
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Thu Dec  5 21:36:59 2024
// Netlist written on Thu Dec  5 21:37:13 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( RGB, data, external_osc, led, buttonout, latch, NESclk, 
                        CTRLclk, ext_osc_test, VSYNC, HSYNC );
  input  data, external_osc;
  output [5:0] RGB;
  output led;
  output [7:0] buttonout;
  output latch, NESclk, CTRLclk, ext_osc_test, VSYNC, HSYNC;
  wire   \thirdblock.n7529 , \thirdblock.fruit_relative_row_2__9__N_400[1] , 
         \row[1] , \thirdblock.fruit_relative_row_2__9__N_400[0] , \row[0] , 
         \thirdblock.fruit_relative_row[2][1] , 
         \thirdblock.fruit_relative_row_2__2__N_443 , 
         \thirdblock.counter_16__N_582[16] , 
         \thirdblock.counter_16__N_582[15] , \thirdblock.n7709 , 
         \thirdblock.counter[16] , \thirdblock.n4888 , 
         \thirdblock.counter[15] , \thirdblock.counter_0__N_631 , 
         \thirdblock.counter_1__N_629 , clk, 
         \thirdblock.counter_16__N_582[14] , 
         \thirdblock.counter_16__N_582[13] , \thirdblock.n7706 , 
         \thirdblock.counter[14] , \thirdblock.n4886 , 
         \thirdblock.counter[13] , \thirdblock.counter_16__N_582[12] , 
         \thirdblock.counter_16__N_582[11] , \thirdblock.n7703 , 
         \thirdblock.counter[12] , \thirdblock.n4884 , 
         \thirdblock.counter[11] , \thirdblock.counter_16__N_582[10] , 
         \thirdblock.counter_16__N_582[9] , \thirdblock.n7700 , 
         \thirdblock.counter[10] , \thirdblock.n4882 , \thirdblock.counter[9] , 
         \thirdblock.counter_16__N_582[8] , \thirdblock.counter_16__N_582[7] , 
         \thirdblock.n7697 , \thirdblock.counter[8] , \thirdblock.n4880 , 
         \thirdblock.counter[7] , \thirdblock.counter_16__N_582[6] , 
         \thirdblock.counter_16__N_582[5] , \thirdblock.n7646 , 
         \thirdblock.counter[6] , \thirdblock.n4878 , \thirdblock.counter[5] , 
         \thirdblock.n7607 , 
         \thirdblock.active_fruit_relative_row_9__N_136[9] , \row[9] , 
         \thirdblock.active_fruit_relative_row_8__N_143 , 
         \thirdblock.active_fruit_relative_row_9__N_136[8] , \row[8] , 
         \thirdblock.active_fruit_relative_row[8] , 
         \thirdblock.active_fruit_relative_row[9] , \thirdblock.n7604 , 
         \thirdblock.active_fruit_relative_row_6__N_156 , \row[7] , 
         \thirdblock.active_fruit_relative_row_6__N_155 , 
         \thirdblock.active_fruit_relative_row_9__N_136[6] , \row[6] , 
         \thirdblock.active_fruit_relative_row[6] , 
         \thirdblock.active_fruit_relative_row[7] , \thirdblock.n7601 , 
         \thirdblock.active_fruit_relative_row_9__N_136[5] , \row[5] , 
         \thirdblock.active_fruit_relative_row_4__N_167 , 
         \thirdblock.active_fruit_relative_row_4__N_166 , \row[4] , 
         \thirdblock.active_fruit_relative_row[4] , 
         \thirdblock.active_fruit_relative_row[5] , \thirdblock.n7598 , 
         \thirdblock.active_fruit_relative_row_9__N_136[3] , \row[3] , 
         \thirdblock.active_fruit_relative_row_2__N_179 , 
         \thirdblock.active_fruit_relative_row_2__N_178 , \row[2] , 
         \thirdblock.active_fruit_relative_row[2] , 
         \thirdblock.active_fruit_relative_row[3] , \thirdblock.n7595 , 
         \thirdblock.active_fruit_relative_row_9__N_136[1] , 
         \thirdblock.active_fruit_relative_row_9__N_136[0] , 
         \thirdblock.active_fruit_relative_row[1] , \thirdblock.n7715 , 
         \thirdblock.n4818 , \thirdblock.n4894 , \thirdblock.n4820 , 
         \thirdblock.n57[3] , \thirdblock.n57[4] , \thirdblock.n4896 , 
         \thirdblock.n7526 , \thirdblock.fruit_relative_col_2__9__N_504[9] , 
         \col[9] , \thirdblock.fruit_relative_col_2__8__N_511 , 
         \thirdblock.fruit_relative_col_2__9__N_504[8] , \col[8] , 
         \thirdblock.fruit_relative_col[2][8] , 
         \thirdblock.fruit_relative_col[2][9] , \thirdblock.n7712 , 
         \thirdblock.n4822 , \thirdblock.n4892 , \thirdblock.n4824 , 
         \thirdblock.n57[1] , \thirdblock.n57[2] , \thirdblock.n7523 , 
         \thirdblock.fruit_relative_col_2__9__N_504[7] , \col[7] , 
         \thirdblock.fruit_relative_col_2__6__N_523 , 
         \thirdblock.fruit_relative_col_2__9__N_504[6] , \col[6] , 
         \thirdblock.fruit_relative_col[2][6] , 
         \thirdblock.fruit_relative_col[2][7] , \thirdblock.n7520 , 
         \thirdblock.fruit_relative_col_2__9__N_504[5] , \col[5] , 
         \thirdblock.fruit_relative_col_2__4__N_535 , 
         \thirdblock.fruit_relative_col_2__9__N_504[4] , \col[4] , 
         \thirdblock.fruit_relative_col[2][4] , 
         \thirdblock.fruit_relative_col[2][5] , \thirdblock.n7517 , 
         \thirdblock.fruit_relative_col_2__9__N_504[3] , \col[3] , 
         \thirdblock.fruit_relative_col_2__2__N_547 , 
         \thirdblock.fruit_relative_col_2__9__N_504[2] , \col[2] , 
         \thirdblock.fruit_relative_col[2][2] , 
         \thirdblock.fruit_relative_col[2][3] , \thirdblock.n7514 , 
         \thirdblock.fruit_relative_col_2__9__N_504[1] , \col[1] , 
         \thirdblock.fruit_relative_col_2__9__N_504[0] , \col[0] , 
         \thirdblock.fruit_relative_col[2][1] , \thirdblock.n7592 , 
         \thirdblock.active_fruit_relative_col_9__N_188[9] , 
         \thirdblock.active_fruit_relative_col_8__N_195 , 
         \thirdblock.active_fruit_relative_col_9__N_188[8] , 
         \thirdblock.active_fruit_relative_col[8] , 
         \thirdblock.active_fruit_relative_col[9] , \thirdblock.n7589 , 
         \thirdblock.active_fruit_relative_col_6__N_208 , 
         \thirdblock.active_fruit_relative_col_6__N_207 , 
         \thirdblock.active_fruit_relative_col_9__N_188[6] , 
         \thirdblock.active_fruit_relative_col[6] , 
         \thirdblock.active_fruit_relative_col[7] , \thirdblock.n7586 , 
         \thirdblock.active_fruit_relative_col_9__N_188[5] , 
         \thirdblock.active_fruit_relative_col_4__N_219 , 
         \thirdblock.active_fruit_relative_col_4__N_218 , 
         \thirdblock.active_fruit_relative_col[4] , 
         \thirdblock.active_fruit_relative_col[5] , \thirdblock.n7739 , 
         \thirdblock.n4993 , \thirdblock.n957 , 
         \thirdblock.active_fruit_tl_col[9] , \thirdblock.n62[10] , 
         \thirdblock.n7583 , 
         \thirdblock.active_fruit_relative_col_9__N_188[3] , 
         \thirdblock.active_fruit_relative_col_2__N_231 , 
         \thirdblock.active_fruit_relative_col_2__N_230 , 
         \thirdblock.active_fruit_relative_col[2] , 
         \thirdblock.active_fruit_relative_col[3] , \thirdblock.n7736 , 
         \thirdblock.active_fruit_tl_col[8] , \thirdblock.n4991 , 
         \thirdblock.active_fruit_tl_col[7] , \thirdblock.n62[8] , 
         \thirdblock.n62[9] , \thirdblock.n7733 , 
         \thirdblock.active_fruit_tl_col[6] , \thirdblock.n4989 , 
         \thirdblock.active_fruit_tl_col[5] , \thirdblock.n62[6] , 
         \thirdblock.n62[7] , \thirdblock.n7580 , 
         \thirdblock.active_fruit_relative_col_9__N_188[1] , 
         \thirdblock.active_fruit_relative_col_9__N_188[0] , 
         \thirdblock.active_fruit_relative_col[1] , \thirdblock.n7730 , 
         \thirdblock.active_fruit_tl_col[4] , \thirdblock.n4987 , 
         \thirdblock.active_fruit_tl_col[3] , \thirdblock.n62[4] , 
         \thirdblock.n62[5] , \thirdblock.n7562 , 
         \thirdblock.fruit_relative_row_1__9__N_348[9] , 
         \thirdblock.fruit_relative_row_1__8__N_355 , 
         \thirdblock.fruit_relative_row_1__9__N_348[8] , 
         \thirdblock.fruit_relative_row[1][8] , 
         \thirdblock.fruit_relative_row[1][9] , \thirdblock.n7547 , 
         \thirdblock.n5241 , \thirdblock.n4826 , \thirdblock.n57[0] , 
         \thirdblock.n7727 , \thirdblock.active_fruit_tl_col[2] , 
         \thirdblock.n4985 , \thirdblock.active_fruit_tl_col[1] , 
         \thirdblock.n62[2] , \thirdblock.n62[3] , \thirdblock.n7559 , 
         \thirdblock.fruit_relative_row_1__9__N_348[7] , 
         \thirdblock.fruit_relative_row_1__6__N_367 , 
         \thirdblock.fruit_relative_row_1__9__N_348[6] , 
         \thirdblock.fruit_relative_row[1][6] , 
         \thirdblock.fruit_relative_row[1][7] , \thirdblock.n7652 , 
         \thirdblock.n3911 , \thirdblock.active_fruit_tl_col[0] , 
         \thirdblock.n62[1] , \thirdblock.n7556 , 
         \thirdblock.fruit_relative_row_1__9__N_348[5] , 
         \thirdblock.fruit_relative_row_1__4__N_379 , 
         \thirdblock.fruit_relative_row_1__9__N_348[4] , 
         \thirdblock.fruit_relative_row[1][4] , 
         \thirdblock.fruit_relative_row[1][5] , 
         \thirdblock.counter_16__N_582[4] , \thirdblock.counter_16__N_582[3] , 
         \thirdblock.n7643 , \thirdblock.counter[4] , \thirdblock.n4876 , 
         \thirdblock.counter[3] , \thirdblock.n7577 , 
         \thirdblock.fruit_relative_col_1__9__N_452[9] , 
         \thirdblock.fruit_relative_col_1__8__N_459 , 
         \thirdblock.fruit_relative_col_1__9__N_452[8] , 
         \thirdblock.fruit_relative_col[1][8] , 
         \thirdblock.fruit_relative_col[1][9] , 
         \thirdblock.counter_16__N_582[2] , \thirdblock.counter_16__N_582[1] , 
         \thirdblock.n7640 , \thirdblock.counter[2] , \thirdblock.n4874 , 
         \thirdblock.counter[1] , \thirdblock.n7574 , 
         \thirdblock.fruit_relative_col_1__9__N_452[7] , 
         \thirdblock.fruit_relative_col_1__6__N_471 , 
         \thirdblock.fruit_relative_col_1__9__N_452[6] , 
         \thirdblock.fruit_relative_col[1][6] , 
         \thirdblock.fruit_relative_col[1][7] , \thirdblock.n7553 , 
         \thirdblock.fruit_relative_row_1__9__N_348[3] , 
         \thirdblock.fruit_relative_row_1__2__N_391 , 
         \thirdblock.fruit_relative_row_1__9__N_348[2] , 
         \thirdblock.fruit_relative_row[1][2] , 
         \thirdblock.fruit_relative_row[1][3] , \thirdblock.n7550 , 
         \thirdblock.fruit_relative_row_1__9__N_348[1] , 
         \thirdblock.fruit_relative_row_1__9__N_348[0] , 
         \thirdblock.fruit_relative_row[1][1] , \thirdblock.n7571 , 
         \thirdblock.fruit_relative_col_1__9__N_452[5] , 
         \thirdblock.fruit_relative_col_1__4__N_483 , 
         \thirdblock.fruit_relative_col_1__9__N_452[4] , 
         \thirdblock.fruit_relative_col[1][4] , 
         \thirdblock.fruit_relative_col[1][5] , \thirdblock.n7568 , 
         \thirdblock.fruit_relative_col_1__9__N_452[3] , 
         \thirdblock.fruit_relative_col_1__2__N_495 , 
         \thirdblock.fruit_relative_col_1__9__N_452[2] , 
         \thirdblock.fruit_relative_col[1][2] , 
         \thirdblock.fruit_relative_col[1][3] , \thirdblock.n7565 , 
         \thirdblock.fruit_relative_col_1__9__N_452[1] , 
         \thirdblock.fruit_relative_col_1__9__N_452[0] , 
         \thirdblock.fruit_relative_col[1][1] , \thirdblock.n7637 , 
         \RGB_pad[4].vcc , \thirdblock.counter[0] , 
         \thirdblock.counter_16__N_582[0] , \thirdblock.n7541 , 
         \thirdblock.fruit_relative_row_2__9__N_400[9] , 
         \thirdblock.fruit_relative_row_2__8__N_407 , 
         \thirdblock.fruit_relative_row_2__9__N_400[8] , 
         \thirdblock.fruit_relative_row[2][8] , 
         \thirdblock.fruit_relative_row[2][9] , \thirdblock.n7724 , 
         \thirdblock.n4900 , \thirdblock.n4808 , \thirdblock.n57[9] , 
         \thirdblock.n7538 , \thirdblock.fruit_relative_row_2__9__N_400[7] , 
         \thirdblock.fruit_relative_row_2__6__N_419 , 
         \thirdblock.fruit_relative_row_2__9__N_400[6] , 
         \thirdblock.fruit_relative_row[2][6] , 
         \thirdblock.fruit_relative_row[2][7] , \thirdblock.n7535 , 
         \thirdblock.fruit_relative_row_2__9__N_400[5] , 
         \thirdblock.fruit_relative_row_2__4__N_431 , 
         \thirdblock.fruit_relative_row_2__9__N_400[4] , 
         \thirdblock.fruit_relative_row[2][4] , 
         \thirdblock.fruit_relative_row[2][5] , \thirdblock.n7532 , 
         \thirdblock.fruit_relative_row_2__9__N_400[3] , 
         \thirdblock.fruit_relative_row_2__9__N_400[2] , 
         \thirdblock.fruit_relative_row[2][2] , 
         \thirdblock.fruit_relative_row[2][3] , \thirdblock.n7721 , 
         \thirdblock.n4810 , \thirdblock.n4898 , \thirdblock.n4812 , 
         \thirdblock.n57[7] , \thirdblock.n57[8] , \thirdblock.n7718 , 
         \thirdblock.n4814 , \thirdblock.n4816 , \thirdblock.n57[5] , 
         \thirdblock.n57[6] , \secondblock.row_9__N_1[9] , \secondblock.n7634 , 
         \secondblock.n4972 , col_0__N_50, row_0__N_30, 
         \secondblock.col_9__N_31[9] , \secondblock.n7754 , 
         \secondblock.n4911 , \secondblock.row_9__N_1[8] , 
         \secondblock.row_9__N_1[7] , \secondblock.n7631 , \secondblock.n4970 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n7628 , \secondblock.n4968 , 
         \secondblock.col_9__N_31[8] , \secondblock.col_9__N_31[7] , 
         \secondblock.n7751 , \secondblock.n4909 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n7625 , \secondblock.n4966 , 
         \secondblock.row_9__N_1[2] , \secondblock.row_9__N_1[1] , 
         \secondblock.n7622 , \secondblock.n4964 , \secondblock.row_9__N_1[0] , 
         \secondblock.n7619 , \secondblock.col_9__N_31[6] , 
         \secondblock.col_9__N_31[5] , \secondblock.n7748 , 
         \secondblock.n4907 , \secondblock.col_9__N_31[4] , 
         \secondblock.col_9__N_31[3] , \secondblock.n7745 , 
         \secondblock.n4905 , \secondblock.col_9__N_31[2] , 
         \secondblock.col_9__N_31[1] , \secondblock.n7742 , 
         \secondblock.n4903 , \secondblock.col_9__N_31[0] , 
         \secondblock.n7694 , \nesblock.NEScount_7__N_59[16] , 
         \nesblock.NEScount_7__N_59[15] , \nesblock.n7673 , 
         \nesblock.NEScount[7] , \nesblock.n4870 , \nesblock.NEScount[6] , 
         \nesblock.clk , \nesblock.NEScount_7__N_59[14] , 
         \nesblock.NEScount_7__N_59[13] , \nesblock.n7670 , 
         \nesblock.NEScount[5] , \nesblock.n4868 , \nesblock.NEScount[4] , 
         \nesblock.NEScount_7__N_59[12] , \nesblock.NEScount_7__N_59[11] , 
         \nesblock.n7667 , \nesblock.NEScount[3] , \nesblock.n4866 , 
         \nesblock.NEScount[2] , \nesblock.NEScount_7__N_59[10] , 
         \nesblock.NEScount_7__N_59[9] , \nesblock.n7664 , 
         \nesblock.NEScount[1] , \nesblock.n4864 , \nesblock.NEScount[0] , 
         \nesblock.NEScount_7__N_59[8] , \nesblock.NEScount_7__N_59[7] , 
         \nesblock.n7661 , NESclk_c, \nesblock.n4862 , \nesblock.n10 , 
         \nesblock.NEScount_7__N_59[6] , \nesblock.NEScount_7__N_59[5] , 
         \nesblock.n7658 , \nesblock.n11 , \nesblock.n4860 , 
         \nesblock.n12_adj_652 , \nesblock.NEScount_7__N_59[4] , 
         \nesblock.NEScount_7__N_59[3] , \nesblock.n7655 , \nesblock.n13 , 
         \nesblock.n4858 , \nesblock.n14 , \nesblock.NEScount_7__N_59[2] , 
         \nesblock.NEScount_7__N_59[1] , \nesblock.n7613 , \nesblock.n15 , 
         \nesblock.n4856 , \nesblock.n16 , \nesblock.NEScount_7__N_59[0] , 
         \nesblock.n7610 , \nesblock.n17 , 
         \thirdblock.active_fruit_type[1].sig_015.FeedThruLUT , 
         \thirdblock.active_fruit_type[0].sig_000.FeedThruLUT , 
         \thirdblock.active_fruit_type[1] , \thirdblock.active_fruit_type[0] , 
         \thirdblock.fruit_type_1__0__N_330 , \thirdblock.fruit_type[1][0] , 
         \thirdblock.fruit_type[1][1] , 
         \thirdblock.active_fruit_type[1].sig_017.FeedThruLUT , 
         \thirdblock.active_fruit_type[0].sig_001.FeedThruLUT , 
         \thirdblock.fruit_type_2__0__N_333 , \thirdblock.fruit_type[2][0] , 
         \thirdblock.fruit_type[2][1] , \output[1]$n1 , \output[0]$n0 , 
         \nesblock.result[1] , \nesblock.output_0__N_58 , \output[1] , 
         \nesblock.result[0] , \output[0] , \thirdblock.button_prev[0] , 
         \thirdblock.button_prev[1] , 
         \thirdblock.active_fruit_tl_col[1].sig_008.FeedThruLUT , 
         \thirdblock.active_fruit_tl_col[0].sig_002.FeedThruLUT , 
         \thirdblock.fruit_tl_col_1__0__N_306 , 
         \thirdblock.fruit_tl_col_1__0__N_307 , 
         \thirdblock.fruit_tl_col[1][0] , \thirdblock.fruit_tl_col[1][1] , 
         \thirdblock.active_fruit_tl_col[0].sig_021.FeedThruLUT , 
         \thirdblock.active_fruit_tl_col[1].sig_003.FeedThruLUT , 
         \thirdblock.fruit_tl_col_2__0__N_326 , 
         \thirdblock.fruit_tl_col_2__0__N_327 , 
         \thirdblock.fruit_tl_col[2][1] , \thirdblock.fruit_tl_col[2][0] , 
         \thirdblock.fruit_tl_row_1__9__N_248[4] , 
         \thirdblock.fruit_tl_row_1__9__N_248[5] , \thirdblock.n1306 , 
         \thirdblock.n5_adj_673 , \thirdblock.active_fruit_tl_row[4] , 
         \thirdblock.game_state[0] , \thirdblock.active_fruit_tl_row[5] , 
         \thirdblock.fruit_tl_row[1][5] , \thirdblock.fruit_tl_row[1][4] , 
         \thirdblock.active_fruit_tl_col_9__N_102[1] , 
         \thirdblock.active_fruit_tl_col_9__N_102[0] , \thirdblock.n831[1] , 
         \thirdblock.n677 , \thirdblock.n831[0] , 
         \thirdblock.active_fruit_tl_col_0__N_121 , 
         \thirdblock.active_fruit_tl_row[1].sig_011.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row[0].sig_004.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row[1] , 
         \thirdblock.active_fruit_tl_row[0] , \thirdblock.fruit_tl_row[2][0] , 
         \thirdblock.fruit_tl_row[2][1] , 
         \thirdblock.fruit_tl_row_1__9__N_248[2] , 
         \thirdblock.fruit_tl_row_1__9__N_248[3] , 
         \thirdblock.active_fruit_tl_row[2] , 
         \thirdblock.active_fruit_tl_row[3] , \thirdblock.fruit_tl_row[1][3] , 
         \thirdblock.fruit_tl_row[1][2] , \thirdblock.game_state_1__N_67 , 
         \thirdblock.game_state_0__N_69 , \thirdblock.n5783 , \output[7] , 
         \thirdblock.game_state[1] , \thirdblock.n3903 , \thirdblock.n5801 , 
         \thirdblock.game_state_0__N_70 , 
         \thirdblock.active_fruit_tl_row[0].sig_013.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row[1].sig_012.FeedThruLUT , 
         \thirdblock.fruit_tl_row[1][1] , \thirdblock.fruit_tl_row[1][0] , 
         \thirdblock.fruit_tl_row_2__9__N_268[3] , 
         \thirdblock.fruit_tl_row_2__9__N_268[2] , \thirdblock.n5 , 
         \thirdblock.n1304 , \thirdblock.fruit_tl_row[2][2] , 
         \thirdblock.fruit_tl_row[2][3] , 
         \thirdblock.fruit_tl_row_2__9__N_268[5] , 
         \thirdblock.fruit_tl_row_2__9__N_268[4] , 
         \thirdblock.fruit_tl_row[2][4] , \thirdblock.fruit_tl_row[2][5] , 
         \thirdblock.fruit_tl_col_1__9__N_288[3] , 
         \thirdblock.fruit_tl_col_1__9__N_288[2] , \thirdblock.n42 , 
         \thirdblock.fruit_tl_col[1][2] , \thirdblock.fruit_tl_col[1][3] , 
         \thirdblock.fruit_tl_col_1__9__N_288[5] , 
         \thirdblock.fruit_tl_col_1__9__N_288[4] , 
         \thirdblock.fruit_tl_col[1][4] , \thirdblock.fruit_tl_col[1][5] , 
         \thirdblock.fruit_tl_col_2__9__N_308[3] , 
         \thirdblock.fruit_tl_col_2__9__N_308[2] , 
         \thirdblock.fruit_tl_col[2][2] , \thirdblock.fruit_tl_col[2][3] , 
         \thirdblock.fruit_tl_col_2__9__N_308[5] , 
         \thirdblock.fruit_tl_col_2__9__N_308[4] , 
         \thirdblock.fruit_tl_col[2][4] , \thirdblock.fruit_tl_col[2][5] , 
         \thirdblock.swap_fruit_2__N_71[0] , 
         \thirdblock.swap_fruit_2__N_71[1] , \thirdblock.swap_fruit[0] , 
         \thirdblock.swap_fruit[1] , \thirdblock.swap_fruit_1__N_74 , led_c, 
         \output[3]$n3 , \output[2]$n2 , \nesblock.result[3] , \output[3] , 
         \nesblock.result[2] , \output[2] , \thirdblock.button_prev[2] , 
         \thirdblock.button_prev[3] , \output[5]$n5 , \output[4]$n4 , 
         \nesblock.result[5] , \output[5] , \nesblock.result[4] , \output[4] , 
         \thirdblock.button_prev[4] , \thirdblock.button_prev[5] , 
         \output[7]$n7 , \output[6]$n6 , \nesblock.result[7] , 
         \nesblock.result[6] , \output[6] , \thirdblock.button_prev[6] , 
         \thirdblock.button_prev[7] , 
         \thirdblock.active_fruit_tl_col_9__N_102[3] , 
         \thirdblock.active_fruit_tl_col_9__N_102[2] , \thirdblock.n831[3] , 
         \thirdblock.n831[2] , \thirdblock.active_fruit_tl_col_9__N_102[5] , 
         \thirdblock.active_fruit_tl_col_9__N_102[4] , \thirdblock.n831[5] , 
         \thirdblock.n831[4] , \thirdblock.active_fruit_tl_col_9__N_102[7] , 
         \thirdblock.active_fruit_tl_col_9__N_102[6] , \thirdblock.n831[7] , 
         \thirdblock.n831[6] , \thirdblock.active_fruit_tl_col_9__N_102[9] , 
         \thirdblock.active_fruit_tl_col_9__N_102[8] , \thirdblock.n831[9] , 
         \thirdblock.n831[8] , startscreenRGB_2__N_79, \nesblock.n12_c , n6092, 
         n12, \thirdblock.startscreenRGB[2] , \startscreenRGB_3__N_77$n8 , 
         \thirdblock.start_screen.n10 , \thirdblock.start_screen.n5795 , 
         startscreenRGB_0__N_81, \thirdblock.startscreenRGB[3] , 
         \startscreenRGB_0__N_81$n9 , startscreenRGB_1__N_80, 
         startscreenRGB_3__N_77, \thirdblock.startscreenRGB[1] , 
         \thirdblock.startscreenRGB[0] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[0] 
         , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[1] 
         , \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[0] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[0] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[1] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[1] , 
         \thirdblock.fruit_rgb_vals[2][1] , \thirdblock.fruit_rgb_vals[2][0] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[3] 
         , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[2] 
         , \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[3] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[3] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[2] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[2] , 
         \thirdblock.fruit_rgb_vals[2][2] , \thirdblock.fruit_rgb_vals[2][3] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[5] 
         , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[4] 
         , \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[5] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[5] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[4] , 
         \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[4] , 
         \thirdblock.fruit_rgb_vals[2][4] , \thirdblock.fruit_rgb_vals[2][5] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[0] 
         , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[1] 
         , \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[0] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[0] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[1] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[1] , 
         \thirdblock.fruit_rgb_vals[1][1] , \thirdblock.fruit_rgb_vals[1][0] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[3] 
         , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[2] 
         , \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[3] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[3] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[2] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[2] , 
         \thirdblock.fruit_rgb_vals[1][2] , \thirdblock.fruit_rgb_vals[1][3] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[5] 
         , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[4] 
         , \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[5] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[5] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[4] , 
         \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[4] , 
         \thirdblock.fruit_rgb_vals[1][4] , \thirdblock.fruit_rgb_vals[1][5] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128[0] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128[1] , 
         \thirdblock.active_fruit.watermelonRGB[0] , 
         \thirdblock.active_fruit.blueberryRGB[0] , 
         \thirdblock.active_fruit.n5759 , 
         \thirdblock.active_fruit.watermelonRGB[1] , 
         \thirdblock.active_fruit.blueberryRGB[1] , 
         \thirdblock.active_fruit_RGB[1] , \thirdblock.active_fruit_RGB[0] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128[3] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128[2] , 
         \thirdblock.active_fruit.watermelonRGB[3] , 
         \thirdblock.active_fruit.blueberryRGB[3] , 
         \thirdblock.active_fruit.watermelonRGB[2] , 
         \thirdblock.active_fruit.blueberryRGB[2] , 
         \thirdblock.active_fruit_RGB[2] , \thirdblock.active_fruit_RGB[3] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128[5] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128[4] , 
         \thirdblock.active_fruit.watermelonRGB[5] , 
         \thirdblock.active_fruit.blueberryRGB[5] , 
         \thirdblock.active_fruit.blueberryRGB[4] , 
         \thirdblock.active_fruit.watermelonRGB[4] , 
         \thirdblock.active_fruit_RGB[4] , \thirdblock.active_fruit_RGB[5] , 
         \nesblock.result[0].sig_028.FeedThruLUT , 
         \nesblock.result[1].sig_022.FeedThruLUT , CTRLclk_c, 
         \nesblock.result[3].sig_024.FeedThruLUT , 
         \nesblock.result[2].sig_023.FeedThruLUT , 
         \nesblock.result[5].sig_026.FeedThruLUT , 
         \nesblock.result[4].sig_025.FeedThruLUT , 
         \nesblock.result[6].sig_027.FeedThruLUT , \thirdblock.RGB_c_0_N_643 , 
         n5798, n2268, \thirdblock.RGB_c_1_N_641 , \secondblock.n5502 , 
         \secondblock.n8 , buttonout_c_7, buttonout_c_4, \thirdblock.n14 , 
         buttonout_c_1, \nesblock.n7 , buttonout_c_0, \thirdblock.n3612 , 
         \thirdblock.n5781 , \thirdblock.n6341 , \thirdblock.n332 , 
         \thirdblock.n5_adj_658 , \thirdblock.n565 , 
         \thirdblock.RGB_c_5_N_635 , \thirdblock.n340 , \thirdblock.n5549 , 
         \thirdblock.n201 , \thirdblock.n2319 , \thirdblock.swap_fruit[2] , 
         HSYNC_c_N_645, HSYNC_c, n48, \secondblock.n3 , n46, buttonout_c_6, 
         buttonout_c_5, buttonout_c_3, buttonout_c_2, \thirdblock.n10 , 
         \thirdblock.RGB_c_5_N_634 , RGB_c_5, \thirdblock.n10_adj_656 , 
         \thirdblock.n10_adj_653 , \thirdblock.n566 , \thirdblock.n684 , 
         \thirdblock.n4_adj_661 , \thirdblock.n4_adj_654 , 
         \thirdblock.active_fruit_type[2] , \thirdblock.fruit_type[1][2] , 
         \thirdblock.fruit_RGB[3] , RGB_c_3, \thirdblock.fruit_RGB_3__N_576 , 
         \thirdblock.n10_adj_655 , \thirdblock.active_fruit_rom_col_0__N_247 , 
         \thirdblock.active_fruit_rom_col[0] , 
         \thirdblock.active_fruit_rom_row_0__N_242 , 
         \thirdblock.active_fruit_rom_row[0] , \thirdblock.RGB_c_2_N_640 , 
         RGB_c_2, \thirdblock.fruit_RGB[0] , RGB_c_0, 
         \thirdblock.fruit_RGB_4__N_574 , \thirdblock.fruit_RGB[4] , 
         \thirdblock.fruit_tl_row_2__9__N_268[9] , 
         \thirdblock.active_fruit_tl_row[9] , \thirdblock.fruit_tl_row[2][9] , 
         \thirdblock.RGB_c_1_N_642 , RGB_c_4, \thirdblock.fruit_RGB[1] , 
         RGB_c_1, \thirdblock.fruit_rom_col_1__0__N_568 , 
         \thirdblock.fruit_rom_col[1][0] , 
         \thirdblock.fruit_rom_row_1__0__N_558 , 
         \thirdblock.fruit_rom_row[1][0] , \thirdblock.n2168 , 
         \thirdblock.fruit_RGB_1__N_578 , \thirdblock.n4_adj_657 , 
         \thirdblock.fruit_type[2][2] , \thirdblock.fruit_RGB_0__N_580 , 
         \thirdblock.n6062 , \thirdblock.n2404 , \thirdblock.n12 , 
         \thirdblock.n4_adj_664 , \thirdblock.n6085 , \thirdblock.n16_adj_674 , 
         \thirdblock.fruit_rom_row_2__0__N_563 , 
         \thirdblock.fruit_rom_row[2][0] , 
         \thirdblock.fruit_rom_col_2__0__N_573 , 
         \thirdblock.fruit_rom_col[2][0] , \thirdblock.swap_fruit_2__N_71[2] , 
         \thirdblock.n1560 , \thirdblock.n338 , \thirdblock.n5_adj_659 , 
         \thirdblock.n13_adj_672 , \thirdblock.n6064 , 
         \thirdblock.n10_adj_662 , \thirdblock.n4_adj_663 , 
         \thirdblock.counter_0__N_632 , \thirdblock.active_fruit_tl_row[6] , 
         \thirdblock.n5550 , \thirdblock.active_fruit_tl_row[7] , 
         \thirdblock.n4_adj_660 , \thirdblock.n5807 , \thirdblock.n14_adj_665 , 
         \thirdblock.n13 , \thirdblock.n8 , \thirdblock.n818 , 
         \thirdblock.n6054 , \thirdblock.n26 , \thirdblock.n24 , 
         \thirdblock.n20 , \thirdblock.n5809 , \thirdblock.n830 , 
         \thirdblock.counter_0__N_630[0] , \thirdblock.n16 , \thirdblock.n22 , 
         \thirdblock.n7 , \thirdblock.n6 , \thirdblock.start_screen.n2379 , 
         \secondblock.n2429 , \secondblock.n4 , n3901, 
         \secondblock.VSYNC_c_N_646 , \secondblock.n6088 , 
         \nesblock.CTRLclk_c_N_647 , \nesblock.latch_c_N_650 , 
         \nesblock.latch_c_N_649 , latch_c, 
         \thirdblock.active_fruit_type[2].sig_016.FeedThruLUT , 
         \thirdblock.active_fruit_type_2__N_122 , 
         \thirdblock.active_fruit_type_2__N_123 , 
         \thirdblock.active_fruit_tl_row_7__N_87 , 
         \thirdblock.active_fruit_tl_col[6].sig_019.FeedThruLUT , 
         \thirdblock.fruit_tl_col[2][6] , \thirdblock.fruit_tl_col[1][6] , 
         \thirdblock.fruit_tl_col_2__9__N_308[7] , 
         \thirdblock.fruit_tl_col[1][7] , \thirdblock.fruit_tl_col[2][7] , 
         \thirdblock.active_fruit_tl_col[8].sig_020.FeedThruLUT , 
         \thirdblock.fruit_tl_col[2][8] , \thirdblock.fruit_tl_col[1][8] , 
         \thirdblock.fruit_tl_col_2__9__N_308[9] , 
         \thirdblock.fruit_tl_col[1][9] , \thirdblock.fruit_tl_col[2][9] , 
         VSYNC_c, \thirdblock.active_fruit_tl_row[8] , 
         \thirdblock.fruit_rom_col[2][1] , \thirdblock.fruit_rom_col[2][2] , 
         \thirdblock.fruit_rom_col[2][3] , \thirdblock.fruit_rom_col[2][4] , 
         \thirdblock.fruit_rom_row[2][1] , \thirdblock.fruit_rom_row[2][2] , 
         \thirdblock.fruit_rom_row[2][3] , \thirdblock.fruit_rom_row[2][4] , 
         \thirdblock.fruit_rom_row[1][1] , \thirdblock.fruit_rom_row[1][2] , 
         \thirdblock.fruit_rom_row[1][3] , \thirdblock.fruit_rom_row[1][4] , 
         \thirdblock.fruit_rom_col[1][1] , \thirdblock.fruit_rom_col[1][2] , 
         \thirdblock.fruit_rom_col[1][3] , \thirdblock.fruit_rom_col[1][4] , 
         \thirdblock.active_fruit_rom_col[1] , 
         \thirdblock.active_fruit_rom_col[2] , 
         \thirdblock.active_fruit_rom_col[3] , 
         \thirdblock.active_fruit_rom_col[4] , 
         \thirdblock.active_fruit_rom_row[1] , 
         \thirdblock.active_fruit_rom_row[2] , 
         \thirdblock.active_fruit_rom_row[3] , 
         \thirdblock.active_fruit_rom_row[4] , 
         \thirdblock.active_fruit_tl_row[6].sig_014.FeedThruLUT , 
         \thirdblock.fruit_tl_row[1][6] , 
         \thirdblock.active_fruit_tl_row[8].sig_007.FeedThruLUT , 
         \thirdblock.fruit_tl_row[1][8] , 
         \thirdblock.fruit_tl_row_1__9__N_248[7] , 
         \thirdblock.fruit_tl_row[1][7] , 
         \thirdblock.fruit_tl_row_2__9__N_268[7] , 
         \thirdblock.fruit_tl_row[2][7] , 
         \thirdblock.active_fruit_tl_row_1__N_98 , 
         \thirdblock.active_fruit_tl_row_1__N_99 , 
         \thirdblock.active_fruit_tl_row[6].sig_010.FeedThruLUT , 
         \thirdblock.fruit_tl_row[2][6] , 
         \thirdblock.fruit_tl_row_1__9__N_248[9] , 
         \thirdblock.fruit_tl_row[1][9] , 
         \thirdblock.active_fruit_tl_row[8].sig_009.FeedThruLUT , 
         \thirdblock.fruit_tl_row[2][8] , 
         \thirdblock.active_fruit_tl_row_4__N_92 , 
         \thirdblock.active_fruit_tl_row_4__N_93 , 
         \thirdblock.active_fruit_tl_row_7__N_86 , 
         \thirdblock.fruit_tl_col_1__9__N_288[7] , 
         \thirdblock.active_fruit_tl_col[6].sig_006.FeedThruLUT , 
         \thirdblock.fruit_tl_col_1__9__N_288[9] , 
         \thirdblock.active_fruit_tl_col[8].sig_005.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row_0__N_100 , 
         \thirdblock.active_fruit_tl_row_0__N_101 , 
         \thirdblock.active_fruit_tl_row_2__N_96 , 
         \thirdblock.active_fruit_tl_row_2__N_97 , 
         \thirdblock.active_fruit_tl_row_3__N_94 , 
         \thirdblock.active_fruit_tl_row_3__N_95 , 
         \thirdblock.active_fruit_tl_row_5__N_90 , 
         \thirdblock.active_fruit_tl_row_5__N_91 , 
         \thirdblock.active_fruit_tl_row_6__N_88 , 
         \thirdblock.active_fruit_tl_row_6__N_89 , 
         \thirdblock.active_fruit_tl_row_8__N_84 , 
         \thirdblock.active_fruit_tl_row_8__N_85 , 
         \thirdblock.active_fruit_tl_row_9__N_82 , 
         \thirdblock.active_fruit_tl_row_9__N_83 , 
         \thirdblock.active_fruit_type_1__N_124 , 
         \thirdblock.active_fruit_type_1__N_125 , 
         \thirdblock.active_fruit_type_0__N_126 , \thirdblock.n4 , 
         \thirdblock.active_fruit_type_0__N_127 , 
         \thirdblock.active_fruit_type[2].sig_018.FeedThruLUT , external_osc_c, 
         \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c, data_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n7529 ), 
    .C1(\thirdblock.fruit_relative_row_2__9__N_400[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_relative_row_2__9__N_400[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7529 ), .F1(\thirdblock.fruit_relative_row[2][1] ), 
    .COUT1(\thirdblock.fruit_relative_row_2__2__N_443 ), 
    .COUT0(\thirdblock.n7529 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( 
    .DI1(\thirdblock.counter_16__N_582[16] ), 
    .DI0(\thirdblock.counter_16__N_582[15] ), .D1(\thirdblock.n7709 ), 
    .B1(\thirdblock.counter[16] ), .D0(\thirdblock.n4888 ), 
    .B0(\thirdblock.counter[15] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4888 ), 
    .CIN1(\thirdblock.n7709 ), .Q0(\thirdblock.counter[15] ), 
    .Q1(\thirdblock.counter[16] ), .F0(\thirdblock.counter_16__N_582[15] ), 
    .F1(\thirdblock.counter_16__N_582[16] ), .COUT0(\thirdblock.n7709 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( 
    .DI1(\thirdblock.counter_16__N_582[14] ), 
    .DI0(\thirdblock.counter_16__N_582[13] ), .D1(\thirdblock.n7706 ), 
    .B1(\thirdblock.counter[14] ), .D0(\thirdblock.n4886 ), 
    .B0(\thirdblock.counter[13] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4886 ), 
    .CIN1(\thirdblock.n7706 ), .Q0(\thirdblock.counter[13] ), 
    .Q1(\thirdblock.counter[14] ), .F0(\thirdblock.counter_16__N_582[13] ), 
    .F1(\thirdblock.counter_16__N_582[14] ), .COUT1(\thirdblock.n4888 ), 
    .COUT0(\thirdblock.n7706 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( 
    .DI1(\thirdblock.counter_16__N_582[12] ), 
    .DI0(\thirdblock.counter_16__N_582[11] ), .D1(\thirdblock.n7703 ), 
    .B1(\thirdblock.counter[12] ), .D0(\thirdblock.n4884 ), 
    .B0(\thirdblock.counter[11] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4884 ), 
    .CIN1(\thirdblock.n7703 ), .Q0(\thirdblock.counter[11] ), 
    .Q1(\thirdblock.counter[12] ), .F0(\thirdblock.counter_16__N_582[11] ), 
    .F1(\thirdblock.counter_16__N_582[12] ), .COUT1(\thirdblock.n4886 ), 
    .COUT0(\thirdblock.n7703 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( 
    .DI1(\thirdblock.counter_16__N_582[10] ), 
    .DI0(\thirdblock.counter_16__N_582[9] ), .D1(\thirdblock.n7700 ), 
    .B1(\thirdblock.counter[10] ), .D0(\thirdblock.n4882 ), 
    .B0(\thirdblock.counter[9] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4882 ), 
    .CIN1(\thirdblock.n7700 ), .Q0(\thirdblock.counter[9] ), 
    .Q1(\thirdblock.counter[10] ), .F0(\thirdblock.counter_16__N_582[9] ), 
    .F1(\thirdblock.counter_16__N_582[10] ), .COUT1(\thirdblock.n4884 ), 
    .COUT0(\thirdblock.n7700 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( 
    .DI1(\thirdblock.counter_16__N_582[8] ), 
    .DI0(\thirdblock.counter_16__N_582[7] ), .D1(\thirdblock.n7697 ), 
    .B1(\thirdblock.counter[8] ), .D0(\thirdblock.n4880 ), 
    .B0(\thirdblock.counter[7] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4880 ), 
    .CIN1(\thirdblock.n7697 ), .Q0(\thirdblock.counter[7] ), 
    .Q1(\thirdblock.counter[8] ), .F0(\thirdblock.counter_16__N_582[7] ), 
    .F1(\thirdblock.counter_16__N_582[8] ), .COUT1(\thirdblock.n4882 ), 
    .COUT0(\thirdblock.n7697 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( 
    .DI1(\thirdblock.counter_16__N_582[6] ), 
    .DI0(\thirdblock.counter_16__N_582[5] ), .D1(\thirdblock.n7646 ), 
    .B1(\thirdblock.counter[6] ), .D0(\thirdblock.n4878 ), 
    .B0(\thirdblock.counter[5] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4878 ), 
    .CIN1(\thirdblock.n7646 ), .Q0(\thirdblock.counter[5] ), 
    .Q1(\thirdblock.counter[6] ), .F0(\thirdblock.counter_16__N_582[5] ), 
    .F1(\thirdblock.counter_16__N_582[6] ), .COUT1(\thirdblock.n4880 ), 
    .COUT0(\thirdblock.n7646 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( .D1(\thirdblock.n7607 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.active_fruit_relative_row_8__N_143 ), 
    .C0(\thirdblock.active_fruit_relative_row_9__N_136[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_8__N_143 ), 
    .CIN1(\thirdblock.n7607 ), .F0(\thirdblock.active_fruit_relative_row[8] ), 
    .F1(\thirdblock.active_fruit_relative_row[9] ), .COUT0(\thirdblock.n7607 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n7604 ), 
    .C1(\thirdblock.active_fruit_relative_row_6__N_156 ), .B1(\row[7] ), 
    .D0(\thirdblock.active_fruit_relative_row_6__N_155 ), 
    .C0(\thirdblock.active_fruit_relative_row_9__N_136[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_6__N_155 ), 
    .CIN1(\thirdblock.n7604 ), .F0(\thirdblock.active_fruit_relative_row[6] ), 
    .F1(\thirdblock.active_fruit_relative_row[7] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_8__N_143 ), 
    .COUT0(\thirdblock.n7604 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n7601 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.active_fruit_relative_row_4__N_167 ), 
    .C0(\thirdblock.active_fruit_relative_row_4__N_166 ), .B0(\row[4] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_4__N_167 ), 
    .CIN1(\thirdblock.n7601 ), .F0(\thirdblock.active_fruit_relative_row[4] ), 
    .F1(\thirdblock.active_fruit_relative_row[5] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_6__N_155 ), 
    .COUT0(\thirdblock.n7601 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n7598 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.active_fruit_relative_row_2__N_179 ), 
    .C0(\thirdblock.active_fruit_relative_row_2__N_178 ), .B0(\row[2] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_2__N_179 ), 
    .CIN1(\thirdblock.n7598 ), .F0(\thirdblock.active_fruit_relative_row[2] ), 
    .F1(\thirdblock.active_fruit_relative_row[3] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_4__N_167 ), 
    .COUT0(\thirdblock.n7598 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n7595 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.active_fruit_relative_row_9__N_136[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7595 ), .F1(\thirdblock.active_fruit_relative_row[1] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_2__N_179 ), 
    .COUT0(\thirdblock.n7595 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n7715 ), 
    .B1(\thirdblock.n4818 ), .D0(\thirdblock.n4894 ), .B0(\thirdblock.n4820 ), 
    .CIN0(\thirdblock.n4894 ), .CIN1(\thirdblock.n7715 ), 
    .F0(\thirdblock.n57[3] ), .F1(\thirdblock.n57[4] ), 
    .COUT1(\thirdblock.n4896 ), .COUT0(\thirdblock.n7715 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( .D1(\thirdblock.n7526 ), 
    .C1(\thirdblock.fruit_relative_col_2__9__N_504[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_relative_col_2__8__N_511 ), 
    .C0(\thirdblock.fruit_relative_col_2__9__N_504[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_relative_col_2__8__N_511 ), 
    .CIN1(\thirdblock.n7526 ), .F0(\thirdblock.fruit_relative_col[2][8] ), 
    .F1(\thirdblock.fruit_relative_col[2][9] ), .COUT0(\thirdblock.n7526 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( .D1(\thirdblock.n7712 ), 
    .B1(\thirdblock.n4822 ), .D0(\thirdblock.n4892 ), .B0(\thirdblock.n4824 ), 
    .CIN0(\thirdblock.n4892 ), .CIN1(\thirdblock.n7712 ), 
    .F0(\thirdblock.n57[1] ), .F1(\thirdblock.n57[2] ), 
    .COUT1(\thirdblock.n4894 ), .COUT0(\thirdblock.n7712 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( .D1(\thirdblock.n7523 ), 
    .C1(\thirdblock.fruit_relative_col_2__9__N_504[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_relative_col_2__6__N_523 ), 
    .C0(\thirdblock.fruit_relative_col_2__9__N_504[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_relative_col_2__6__N_523 ), 
    .CIN1(\thirdblock.n7523 ), .F0(\thirdblock.fruit_relative_col[2][6] ), 
    .F1(\thirdblock.fruit_relative_col[2][7] ), 
    .COUT1(\thirdblock.fruit_relative_col_2__8__N_511 ), 
    .COUT0(\thirdblock.n7523 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( .D1(\thirdblock.n7520 ), 
    .C1(\thirdblock.fruit_relative_col_2__9__N_504[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_relative_col_2__4__N_535 ), 
    .C0(\thirdblock.fruit_relative_col_2__9__N_504[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_relative_col_2__4__N_535 ), 
    .CIN1(\thirdblock.n7520 ), .F0(\thirdblock.fruit_relative_col[2][4] ), 
    .F1(\thirdblock.fruit_relative_col[2][5] ), 
    .COUT1(\thirdblock.fruit_relative_col_2__6__N_523 ), 
    .COUT0(\thirdblock.n7520 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( .D1(\thirdblock.n7517 ), 
    .C1(\thirdblock.fruit_relative_col_2__9__N_504[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_relative_col_2__2__N_547 ), 
    .C0(\thirdblock.fruit_relative_col_2__9__N_504[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_relative_col_2__2__N_547 ), 
    .CIN1(\thirdblock.n7517 ), .F0(\thirdblock.fruit_relative_col[2][2] ), 
    .F1(\thirdblock.fruit_relative_col[2][3] ), 
    .COUT1(\thirdblock.fruit_relative_col_2__4__N_535 ), 
    .COUT0(\thirdblock.n7517 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n7514 ), 
    .C1(\thirdblock.fruit_relative_col_2__9__N_504[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_relative_col_2__9__N_504[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7514 ), .F1(\thirdblock.fruit_relative_col[2][1] ), 
    .COUT1(\thirdblock.fruit_relative_col_2__2__N_547 ), 
    .COUT0(\thirdblock.n7514 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( .D1(\thirdblock.n7592 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.active_fruit_relative_col_8__N_195 ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_8__N_195 ), 
    .CIN1(\thirdblock.n7592 ), .F0(\thirdblock.active_fruit_relative_col[8] ), 
    .F1(\thirdblock.active_fruit_relative_col[9] ), .COUT0(\thirdblock.n7592 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( .D1(\thirdblock.n7589 ), 
    .C1(\thirdblock.active_fruit_relative_col_6__N_208 ), .B1(\col[7] ), 
    .D0(\thirdblock.active_fruit_relative_col_6__N_207 ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_6__N_207 ), 
    .CIN1(\thirdblock.n7589 ), .F0(\thirdblock.active_fruit_relative_col[6] ), 
    .F1(\thirdblock.active_fruit_relative_col[7] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_8__N_195 ), 
    .COUT0(\thirdblock.n7589 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n7586 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.active_fruit_relative_col_4__N_219 ), 
    .C0(\thirdblock.active_fruit_relative_col_4__N_218 ), .B0(\col[4] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_4__N_219 ), 
    .CIN1(\thirdblock.n7586 ), .F0(\thirdblock.active_fruit_relative_col[4] ), 
    .F1(\thirdblock.active_fruit_relative_col[5] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_6__N_207 ), 
    .COUT0(\thirdblock.n7586 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( .D1(\thirdblock.n7739 ), 
    .D0(\thirdblock.n4993 ), .C0(\thirdblock.n957 ), 
    .B0(\thirdblock.active_fruit_tl_col[9] ), .CIN0(\thirdblock.n4993 ), 
    .CIN1(\thirdblock.n7739 ), .F0(\thirdblock.n62[10] ), 
    .COUT0(\thirdblock.n7739 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n7583 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.active_fruit_relative_col_2__N_231 ), 
    .C0(\thirdblock.active_fruit_relative_col_2__N_230 ), .B0(\col[2] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_2__N_231 ), 
    .CIN1(\thirdblock.n7583 ), .F0(\thirdblock.active_fruit_relative_col[2] ), 
    .F1(\thirdblock.active_fruit_relative_col[3] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_4__N_219 ), 
    .COUT0(\thirdblock.n7583 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n7736 ), 
    .C1(\thirdblock.n957 ), .B1(\thirdblock.active_fruit_tl_col[8] ), 
    .D0(\thirdblock.n4991 ), .C0(\thirdblock.n957 ), 
    .B0(\thirdblock.active_fruit_tl_col[7] ), .CIN0(\thirdblock.n4991 ), 
    .CIN1(\thirdblock.n7736 ), .F0(\thirdblock.n62[8] ), 
    .F1(\thirdblock.n62[9] ), .COUT1(\thirdblock.n4993 ), 
    .COUT0(\thirdblock.n7736 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( .D1(\thirdblock.n7733 ), 
    .C1(\thirdblock.n957 ), .B1(\thirdblock.active_fruit_tl_col[6] ), 
    .D0(\thirdblock.n4989 ), .C0(\thirdblock.n957 ), 
    .B0(\thirdblock.active_fruit_tl_col[5] ), .CIN0(\thirdblock.n4989 ), 
    .CIN1(\thirdblock.n7733 ), .F0(\thirdblock.n62[6] ), 
    .F1(\thirdblock.n62[7] ), .COUT1(\thirdblock.n4991 ), 
    .COUT0(\thirdblock.n7733 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( .D1(\thirdblock.n7580 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7580 ), .F1(\thirdblock.active_fruit_relative_col[1] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_2__N_231 ), 
    .COUT0(\thirdblock.n7580 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( .D1(\thirdblock.n7730 ), 
    .C1(\thirdblock.n957 ), .B1(\thirdblock.active_fruit_tl_col[4] ), 
    .D0(\thirdblock.n4987 ), .C0(\thirdblock.n957 ), 
    .B0(\thirdblock.active_fruit_tl_col[3] ), .CIN0(\thirdblock.n4987 ), 
    .CIN1(\thirdblock.n7730 ), .F0(\thirdblock.n62[4] ), 
    .F1(\thirdblock.n62[5] ), .COUT1(\thirdblock.n4989 ), 
    .COUT0(\thirdblock.n7730 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( .D1(\thirdblock.n7562 ), 
    .C1(\thirdblock.fruit_relative_row_1__9__N_348[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_relative_row_1__8__N_355 ), 
    .C0(\thirdblock.fruit_relative_row_1__9__N_348[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_relative_row_1__8__N_355 ), 
    .CIN1(\thirdblock.n7562 ), .F0(\thirdblock.fruit_relative_row[1][8] ), 
    .F1(\thirdblock.fruit_relative_row[1][9] ), .COUT0(\thirdblock.n7562 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( .D1(\thirdblock.n7547 ), 
    .C1(\thirdblock.n5241 ), .B1(\thirdblock.n4826 ), 
    .CIN1(\thirdblock.n7547 ), .F1(\thirdblock.n57[0] ), 
    .COUT1(\thirdblock.n4892 ), .COUT0(\thirdblock.n7547 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n7727 ), 
    .C1(\thirdblock.n957 ), .B1(\thirdblock.active_fruit_tl_col[2] ), 
    .D0(\thirdblock.n4985 ), .C0(\thirdblock.n957 ), 
    .B0(\thirdblock.active_fruit_tl_col[1] ), .CIN0(\thirdblock.n4985 ), 
    .CIN1(\thirdblock.n7727 ), .F0(\thirdblock.n62[2] ), 
    .F1(\thirdblock.n62[3] ), .COUT1(\thirdblock.n4987 ), 
    .COUT0(\thirdblock.n7727 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n7559 ), 
    .C1(\thirdblock.fruit_relative_row_1__9__N_348[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_relative_row_1__6__N_367 ), 
    .C0(\thirdblock.fruit_relative_row_1__9__N_348[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_relative_row_1__6__N_367 ), 
    .CIN1(\thirdblock.n7559 ), .F0(\thirdblock.fruit_relative_row[1][6] ), 
    .F1(\thirdblock.fruit_relative_row[1][7] ), 
    .COUT1(\thirdblock.fruit_relative_row_1__8__N_355 ), 
    .COUT0(\thirdblock.n7559 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( .D1(\thirdblock.n7652 ), 
    .C1(\thirdblock.n3911 ), .B1(\thirdblock.active_fruit_tl_col[0] ), 
    .B0(\thirdblock.n957 ), .CIN1(\thirdblock.n7652 ), 
    .F1(\thirdblock.n62[1] ), .COUT1(\thirdblock.n4985 ), 
    .COUT0(\thirdblock.n7652 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( .D1(\thirdblock.n7556 ), 
    .C1(\thirdblock.fruit_relative_row_1__9__N_348[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_relative_row_1__4__N_379 ), 
    .C0(\thirdblock.fruit_relative_row_1__9__N_348[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_relative_row_1__4__N_379 ), 
    .CIN1(\thirdblock.n7556 ), .F0(\thirdblock.fruit_relative_row[1][4] ), 
    .F1(\thirdblock.fruit_relative_row[1][5] ), 
    .COUT1(\thirdblock.fruit_relative_row_1__6__N_367 ), 
    .COUT0(\thirdblock.n7556 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( 
    .DI1(\thirdblock.counter_16__N_582[4] ), 
    .DI0(\thirdblock.counter_16__N_582[3] ), .D1(\thirdblock.n7643 ), 
    .B1(\thirdblock.counter[4] ), .D0(\thirdblock.n4876 ), 
    .B0(\thirdblock.counter[3] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4876 ), 
    .CIN1(\thirdblock.n7643 ), .Q0(\thirdblock.counter[3] ), 
    .Q1(\thirdblock.counter[4] ), .F0(\thirdblock.counter_16__N_582[3] ), 
    .F1(\thirdblock.counter_16__N_582[4] ), .COUT1(\thirdblock.n4878 ), 
    .COUT0(\thirdblock.n7643 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( .D1(\thirdblock.n7577 ), 
    .C1(\thirdblock.fruit_relative_col_1__9__N_452[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_relative_col_1__8__N_459 ), 
    .C0(\thirdblock.fruit_relative_col_1__9__N_452[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_relative_col_1__8__N_459 ), 
    .CIN1(\thirdblock.n7577 ), .F0(\thirdblock.fruit_relative_col[1][8] ), 
    .F1(\thirdblock.fruit_relative_col[1][9] ), .COUT0(\thirdblock.n7577 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( 
    .DI1(\thirdblock.counter_16__N_582[2] ), 
    .DI0(\thirdblock.counter_16__N_582[1] ), .D1(\thirdblock.n7640 ), 
    .B1(\thirdblock.counter[2] ), .D0(\thirdblock.n4874 ), 
    .B0(\thirdblock.counter[1] ), .CE(\thirdblock.counter_0__N_631 ), 
    .LSR(\thirdblock.counter_1__N_629 ), .CLK(clk), .CIN0(\thirdblock.n4874 ), 
    .CIN1(\thirdblock.n7640 ), .Q0(\thirdblock.counter[1] ), 
    .Q1(\thirdblock.counter[2] ), .F0(\thirdblock.counter_16__N_582[1] ), 
    .F1(\thirdblock.counter_16__N_582[2] ), .COUT1(\thirdblock.n4876 ), 
    .COUT0(\thirdblock.n7640 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( .D1(\thirdblock.n7574 ), 
    .C1(\thirdblock.fruit_relative_col_1__9__N_452[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_relative_col_1__6__N_471 ), 
    .C0(\thirdblock.fruit_relative_col_1__9__N_452[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_relative_col_1__6__N_471 ), 
    .CIN1(\thirdblock.n7574 ), .F0(\thirdblock.fruit_relative_col[1][6] ), 
    .F1(\thirdblock.fruit_relative_col[1][7] ), 
    .COUT1(\thirdblock.fruit_relative_col_1__8__N_459 ), 
    .COUT0(\thirdblock.n7574 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n7553 ), 
    .C1(\thirdblock.fruit_relative_row_1__9__N_348[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_relative_row_1__2__N_391 ), 
    .C0(\thirdblock.fruit_relative_row_1__9__N_348[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_relative_row_1__2__N_391 ), 
    .CIN1(\thirdblock.n7553 ), .F0(\thirdblock.fruit_relative_row[1][2] ), 
    .F1(\thirdblock.fruit_relative_row[1][3] ), 
    .COUT1(\thirdblock.fruit_relative_row_1__4__N_379 ), 
    .COUT0(\thirdblock.n7553 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n7550 ), 
    .C1(\thirdblock.fruit_relative_row_1__9__N_348[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_relative_row_1__9__N_348[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7550 ), .F1(\thirdblock.fruit_relative_row[1][1] ), 
    .COUT1(\thirdblock.fruit_relative_row_1__2__N_391 ), 
    .COUT0(\thirdblock.n7550 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( .D1(\thirdblock.n7571 ), 
    .C1(\thirdblock.fruit_relative_col_1__9__N_452[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_relative_col_1__4__N_483 ), 
    .C0(\thirdblock.fruit_relative_col_1__9__N_452[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_relative_col_1__4__N_483 ), 
    .CIN1(\thirdblock.n7571 ), .F0(\thirdblock.fruit_relative_col[1][4] ), 
    .F1(\thirdblock.fruit_relative_col[1][5] ), 
    .COUT1(\thirdblock.fruit_relative_col_1__6__N_471 ), 
    .COUT0(\thirdblock.n7571 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( .D1(\thirdblock.n7568 ), 
    .C1(\thirdblock.fruit_relative_col_1__9__N_452[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_relative_col_1__2__N_495 ), 
    .C0(\thirdblock.fruit_relative_col_1__9__N_452[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_relative_col_1__2__N_495 ), 
    .CIN1(\thirdblock.n7568 ), .F0(\thirdblock.fruit_relative_col[1][2] ), 
    .F1(\thirdblock.fruit_relative_col[1][3] ), 
    .COUT1(\thirdblock.fruit_relative_col_1__4__N_483 ), 
    .COUT0(\thirdblock.n7568 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( .D1(\thirdblock.n7565 ), 
    .C1(\thirdblock.fruit_relative_col_1__9__N_452[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_relative_col_1__9__N_452[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7565 ), .F1(\thirdblock.fruit_relative_col[1][1] ), 
    .COUT1(\thirdblock.fruit_relative_col_1__2__N_495 ), 
    .COUT0(\thirdblock.n7565 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( .D1(\thirdblock.n7637 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\thirdblock.counter[0] ), 
    .CIN1(\thirdblock.n7637 ), .F1(\thirdblock.counter_16__N_582[0] ), 
    .COUT1(\thirdblock.n4874 ), .COUT0(\thirdblock.n7637 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( .D1(\thirdblock.n7541 ), 
    .C1(\thirdblock.fruit_relative_row_2__9__N_400[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_relative_row_2__8__N_407 ), 
    .C0(\thirdblock.fruit_relative_row_2__9__N_400[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_relative_row_2__8__N_407 ), 
    .CIN1(\thirdblock.n7541 ), .F0(\thirdblock.fruit_relative_row[2][8] ), 
    .F1(\thirdblock.fruit_relative_row[2][9] ), .COUT0(\thirdblock.n7541 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n7724 ), 
    .D0(\thirdblock.n4900 ), .B0(\thirdblock.n4808 ), 
    .CIN0(\thirdblock.n4900 ), .CIN1(\thirdblock.n7724 ), 
    .F0(\thirdblock.n57[9] ), .COUT0(\thirdblock.n7724 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n7538 ), 
    .C1(\thirdblock.fruit_relative_row_2__9__N_400[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_relative_row_2__6__N_419 ), 
    .C0(\thirdblock.fruit_relative_row_2__9__N_400[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_relative_row_2__6__N_419 ), 
    .CIN1(\thirdblock.n7538 ), .F0(\thirdblock.fruit_relative_row[2][6] ), 
    .F1(\thirdblock.fruit_relative_row[2][7] ), 
    .COUT1(\thirdblock.fruit_relative_row_2__8__N_407 ), 
    .COUT0(\thirdblock.n7538 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( .D1(\thirdblock.n7535 ), 
    .C1(\thirdblock.fruit_relative_row_2__9__N_400[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_relative_row_2__4__N_431 ), 
    .C0(\thirdblock.fruit_relative_row_2__9__N_400[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_relative_row_2__4__N_431 ), 
    .CIN1(\thirdblock.n7535 ), .F0(\thirdblock.fruit_relative_row[2][4] ), 
    .F1(\thirdblock.fruit_relative_row[2][5] ), 
    .COUT1(\thirdblock.fruit_relative_row_2__6__N_419 ), 
    .COUT0(\thirdblock.n7535 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( .D1(\thirdblock.n7532 ), 
    .C1(\thirdblock.fruit_relative_row_2__9__N_400[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_relative_row_2__2__N_443 ), 
    .C0(\thirdblock.fruit_relative_row_2__9__N_400[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_relative_row_2__2__N_443 ), 
    .CIN1(\thirdblock.n7532 ), .F0(\thirdblock.fruit_relative_row[2][2] ), 
    .F1(\thirdblock.fruit_relative_row[2][3] ), 
    .COUT1(\thirdblock.fruit_relative_row_2__4__N_431 ), 
    .COUT0(\thirdblock.n7532 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( .D1(\thirdblock.n7721 ), 
    .B1(\thirdblock.n4810 ), .D0(\thirdblock.n4898 ), .B0(\thirdblock.n4812 ), 
    .CIN0(\thirdblock.n4898 ), .CIN1(\thirdblock.n7721 ), 
    .F0(\thirdblock.n57[7] ), .F1(\thirdblock.n57[8] ), 
    .COUT1(\thirdblock.n4900 ), .COUT0(\thirdblock.n7721 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( .D1(\thirdblock.n7718 ), 
    .B1(\thirdblock.n4814 ), .D0(\thirdblock.n4896 ), .B0(\thirdblock.n4816 ), 
    .CIN0(\thirdblock.n4896 ), .CIN1(\thirdblock.n7718 ), 
    .F0(\thirdblock.n57[5] ), .F1(\thirdblock.n57[6] ), 
    .COUT1(\thirdblock.n4898 ), .COUT0(\thirdblock.n7718 ));
  secondblock_SLICE_51 \secondblock.SLICE_51 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n7634 ), 
    .D0(\secondblock.n4972 ), .B0(\row[9] ), .CE(col_0__N_50), 
    .LSR(row_0__N_30), .CLK(clk), .CIN0(\secondblock.n4972 ), 
    .CIN1(\secondblock.n7634 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n7634 ));
  secondblock_SLICE_52 \secondblock.SLICE_52 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n7754 ), 
    .D0(\secondblock.n4911 ), .C0(\col[9] ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN0(\secondblock.n4911 ), .CIN1(\secondblock.n7754 ), .Q0(\col[9] ), 
    .F0(\secondblock.col_9__N_31[9] ), .COUT0(\secondblock.n7754 ));
  secondblock_SLICE_53 \secondblock.SLICE_53 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n7631 ), .B1(\row[8] ), .D0(\secondblock.n4970 ), 
    .B0(\row[7] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n4970 ), .CIN1(\secondblock.n7631 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\secondblock.row_9__N_1[7] ), 
    .F1(\secondblock.row_9__N_1[8] ), .COUT1(\secondblock.n4972 ), 
    .COUT0(\secondblock.n7631 ));
  secondblock_SLICE_54 \secondblock.SLICE_54 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n7628 ), .B1(\row[6] ), .D0(\secondblock.n4968 ), 
    .B0(\row[5] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n4968 ), .CIN1(\secondblock.n7628 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\secondblock.row_9__N_1[5] ), 
    .F1(\secondblock.row_9__N_1[6] ), .COUT1(\secondblock.n4970 ), 
    .COUT0(\secondblock.n7628 ));
  secondblock_SLICE_55 \secondblock.SLICE_55 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n7751 ), .C1(\col[8] ), .D0(\secondblock.n4909 ), 
    .C0(\col[7] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n4909 ), 
    .CIN1(\secondblock.n7751 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\secondblock.col_9__N_31[7] ), .F1(\secondblock.col_9__N_31[8] ), 
    .COUT1(\secondblock.n4911 ), .COUT0(\secondblock.n7751 ));
  secondblock_SLICE_56 \secondblock.SLICE_56 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n7625 ), .B1(\row[4] ), .D0(\secondblock.n4966 ), 
    .B0(\row[3] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n4966 ), .CIN1(\secondblock.n7625 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\secondblock.row_9__N_1[3] ), 
    .F1(\secondblock.row_9__N_1[4] ), .COUT1(\secondblock.n4968 ), 
    .COUT0(\secondblock.n7625 ));
  secondblock_SLICE_57 \secondblock.SLICE_57 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n7622 ), .B1(\row[2] ), .D0(\secondblock.n4964 ), 
    .B0(\row[1] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n4964 ), .CIN1(\secondblock.n7622 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\secondblock.row_9__N_1[1] ), 
    .F1(\secondblock.row_9__N_1[2] ), .COUT1(\secondblock.n4966 ), 
    .COUT0(\secondblock.n7622 ));
  secondblock_SLICE_58 \secondblock.SLICE_58 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n7619 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\row[0] ), .CE(col_0__N_50), .LSR(row_0__N_30), 
    .CLK(clk), .CIN1(\secondblock.n7619 ), .Q1(\row[0] ), 
    .F1(\secondblock.row_9__N_1[0] ), .COUT1(\secondblock.n4964 ), 
    .COUT0(\secondblock.n7619 ));
  secondblock_SLICE_59 \secondblock.SLICE_59 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n7748 ), .C1(\col[6] ), .D0(\secondblock.n4907 ), 
    .C0(\col[5] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n4907 ), 
    .CIN1(\secondblock.n7748 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\secondblock.col_9__N_31[5] ), .F1(\secondblock.col_9__N_31[6] ), 
    .COUT1(\secondblock.n4909 ), .COUT0(\secondblock.n7748 ));
  secondblock_SLICE_60 \secondblock.SLICE_60 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n7745 ), .C1(\col[4] ), .D0(\secondblock.n4905 ), 
    .C0(\col[3] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n4905 ), 
    .CIN1(\secondblock.n7745 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\secondblock.col_9__N_31[3] ), .F1(\secondblock.col_9__N_31[4] ), 
    .COUT1(\secondblock.n4907 ), .COUT0(\secondblock.n7745 ));
  secondblock_SLICE_61 \secondblock.SLICE_61 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n7742 ), .C1(\col[2] ), .D0(\secondblock.n4903 ), 
    .C0(\col[1] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n4903 ), 
    .CIN1(\secondblock.n7742 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\secondblock.col_9__N_31[1] ), .F1(\secondblock.col_9__N_31[2] ), 
    .COUT1(\secondblock.n4905 ), .COUT0(\secondblock.n7742 ));
  secondblock_SLICE_62 \secondblock.SLICE_62 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n7694 ), 
    .C1(\col[0] ), .B1(\RGB_pad[4].vcc ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN1(\secondblock.n7694 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n4903 ), 
    .COUT0(\secondblock.n7694 ));
  nesblock_SLICE_63 \nesblock.SLICE_63 ( .DI1(\nesblock.NEScount_7__N_59[16] ), 
    .DI0(\nesblock.NEScount_7__N_59[15] ), .D1(\nesblock.n7673 ), 
    .C1(\nesblock.NEScount[7] ), .D0(\nesblock.n4870 ), 
    .C0(\nesblock.NEScount[6] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4870 ), 
    .CIN1(\nesblock.n7673 ), .Q0(\nesblock.NEScount[6] ), 
    .Q1(\nesblock.NEScount[7] ), .F0(\nesblock.NEScount_7__N_59[15] ), 
    .F1(\nesblock.NEScount_7__N_59[16] ), .COUT0(\nesblock.n7673 ));
  nesblock_SLICE_64 \nesblock.SLICE_64 ( .DI1(\nesblock.NEScount_7__N_59[14] ), 
    .DI0(\nesblock.NEScount_7__N_59[13] ), .D1(\nesblock.n7670 ), 
    .C1(\nesblock.NEScount[5] ), .D0(\nesblock.n4868 ), 
    .C0(\nesblock.NEScount[4] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4868 ), 
    .CIN1(\nesblock.n7670 ), .Q0(\nesblock.NEScount[4] ), 
    .Q1(\nesblock.NEScount[5] ), .F0(\nesblock.NEScount_7__N_59[13] ), 
    .F1(\nesblock.NEScount_7__N_59[14] ), .COUT1(\nesblock.n4870 ), 
    .COUT0(\nesblock.n7670 ));
  nesblock_SLICE_65 \nesblock.SLICE_65 ( .DI1(\nesblock.NEScount_7__N_59[12] ), 
    .DI0(\nesblock.NEScount_7__N_59[11] ), .D1(\nesblock.n7667 ), 
    .C1(\nesblock.NEScount[3] ), .D0(\nesblock.n4866 ), 
    .C0(\nesblock.NEScount[2] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4866 ), 
    .CIN1(\nesblock.n7667 ), .Q0(\nesblock.NEScount[2] ), 
    .Q1(\nesblock.NEScount[3] ), .F0(\nesblock.NEScount_7__N_59[11] ), 
    .F1(\nesblock.NEScount_7__N_59[12] ), .COUT1(\nesblock.n4868 ), 
    .COUT0(\nesblock.n7667 ));
  nesblock_SLICE_66 \nesblock.SLICE_66 ( .DI1(\nesblock.NEScount_7__N_59[10] ), 
    .DI0(\nesblock.NEScount_7__N_59[9] ), .D1(\nesblock.n7664 ), 
    .C1(\nesblock.NEScount[1] ), .D0(\nesblock.n4864 ), 
    .C0(\nesblock.NEScount[0] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4864 ), 
    .CIN1(\nesblock.n7664 ), .Q0(\nesblock.NEScount[0] ), 
    .Q1(\nesblock.NEScount[1] ), .F0(\nesblock.NEScount_7__N_59[9] ), 
    .F1(\nesblock.NEScount_7__N_59[10] ), .COUT1(\nesblock.n4866 ), 
    .COUT0(\nesblock.n7664 ));
  nesblock_SLICE_67 \nesblock.SLICE_67 ( .DI1(\nesblock.NEScount_7__N_59[8] ), 
    .DI0(\nesblock.NEScount_7__N_59[7] ), .D1(\nesblock.n7661 ), .C1(NESclk_c), 
    .D0(\nesblock.n4862 ), .C0(\nesblock.n10 ), .CLK(\nesblock.clk ), 
    .CIN0(\nesblock.n4862 ), .CIN1(\nesblock.n7661 ), .Q0(\nesblock.n10 ), 
    .Q1(NESclk_c), .F0(\nesblock.NEScount_7__N_59[7] ), 
    .F1(\nesblock.NEScount_7__N_59[8] ), .COUT1(\nesblock.n4864 ), 
    .COUT0(\nesblock.n7661 ));
  nesblock_SLICE_68 \nesblock.SLICE_68 ( .DI1(\nesblock.NEScount_7__N_59[6] ), 
    .DI0(\nesblock.NEScount_7__N_59[5] ), .D1(\nesblock.n7658 ), 
    .C1(\nesblock.n11 ), .D0(\nesblock.n4860 ), .C0(\nesblock.n12_adj_652 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4860 ), .CIN1(\nesblock.n7658 ), 
    .Q0(\nesblock.n12_adj_652 ), .Q1(\nesblock.n11 ), 
    .F0(\nesblock.NEScount_7__N_59[5] ), .F1(\nesblock.NEScount_7__N_59[6] ), 
    .COUT1(\nesblock.n4862 ), .COUT0(\nesblock.n7658 ));
  nesblock_SLICE_69 \nesblock.SLICE_69 ( .DI1(\nesblock.NEScount_7__N_59[4] ), 
    .DI0(\nesblock.NEScount_7__N_59[3] ), .D1(\nesblock.n7655 ), 
    .C1(\nesblock.n13 ), .D0(\nesblock.n4858 ), .C0(\nesblock.n14 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4858 ), .CIN1(\nesblock.n7655 ), 
    .Q0(\nesblock.n14 ), .Q1(\nesblock.n13 ), 
    .F0(\nesblock.NEScount_7__N_59[3] ), .F1(\nesblock.NEScount_7__N_59[4] ), 
    .COUT1(\nesblock.n4860 ), .COUT0(\nesblock.n7655 ));
  nesblock_SLICE_70 \nesblock.SLICE_70 ( .DI1(\nesblock.NEScount_7__N_59[2] ), 
    .DI0(\nesblock.NEScount_7__N_59[1] ), .D1(\nesblock.n7613 ), 
    .C1(\nesblock.n15 ), .D0(\nesblock.n4856 ), .C0(\nesblock.n16 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4856 ), .CIN1(\nesblock.n7613 ), 
    .Q0(\nesblock.n16 ), .Q1(\nesblock.n15 ), 
    .F0(\nesblock.NEScount_7__N_59[1] ), .F1(\nesblock.NEScount_7__N_59[2] ), 
    .COUT1(\nesblock.n4858 ), .COUT0(\nesblock.n7613 ));
  nesblock_SLICE_71 \nesblock.SLICE_71 ( .DI1(\nesblock.NEScount_7__N_59[0] ), 
    .D1(\nesblock.n7610 ), .C1(\nesblock.n17 ), .B1(\RGB_pad[4].vcc ), 
    .CLK(\nesblock.clk ), .CIN1(\nesblock.n7610 ), .Q1(\nesblock.n17 ), 
    .F1(\nesblock.NEScount_7__N_59[0] ), .COUT1(\nesblock.n4856 ), 
    .COUT0(\nesblock.n7610 ));
  thirdblock_SLICE_74 \thirdblock.SLICE_74 ( 
    .DI1(\thirdblock.active_fruit_type[1].sig_015.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_type[0].sig_000.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_type[1] ), 
    .D0(\thirdblock.active_fruit_type[0] ), 
    .CE(\thirdblock.fruit_type_1__0__N_330 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_type[1][0] ), .Q1(\thirdblock.fruit_type[1][1] ), 
    .F0(\thirdblock.active_fruit_type[0].sig_000.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_type[1].sig_015.FeedThruLUT ));
  thirdblock_SLICE_75 \thirdblock.SLICE_75 ( 
    .DI1(\thirdblock.active_fruit_type[1].sig_017.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_type[0].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_type[1] ), 
    .D0(\thirdblock.active_fruit_type[0] ), 
    .CE(\thirdblock.fruit_type_2__0__N_333 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_type[2][0] ), .Q1(\thirdblock.fruit_type[2][1] ), 
    .F0(\thirdblock.active_fruit_type[0].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_type[1].sig_017.FeedThruLUT ));
  SLICE_76 SLICE_76( .DI1(\output[1]$n1 ), .DI0(\output[0]$n0 ), 
    .D1(\nesblock.result[1] ), .C1(\nesblock.output_0__N_58 ), 
    .B1(\output[1] ), .D0(\nesblock.output_0__N_58 ), 
    .C0(\nesblock.result[0] ), .B0(\output[0] ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[0] ), .Q1(\thirdblock.button_prev[1] ), 
    .F0(\output[0]$n0 ), .F1(\output[1]$n1 ));
  thirdblock_SLICE_77 \thirdblock.SLICE_77 ( 
    .DI1(\thirdblock.active_fruit_tl_col[1].sig_008.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_col[0].sig_002.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[1] ), 
    .D0(\thirdblock.active_fruit_tl_col[0] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .LSR(\thirdblock.fruit_tl_col_1__0__N_307 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_col[1][0] ), .Q1(\thirdblock.fruit_tl_col[1][1] ), 
    .F0(\thirdblock.active_fruit_tl_col[0].sig_002.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_col[1].sig_008.FeedThruLUT ));
  thirdblock_SLICE_79 \thirdblock.SLICE_79 ( 
    .DI1(\thirdblock.active_fruit_tl_col[0].sig_021.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_col[1].sig_003.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[0] ), 
    .D0(\thirdblock.active_fruit_tl_col[1] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .LSR(\thirdblock.fruit_tl_col_2__0__N_327 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_col[2][1] ), .Q1(\thirdblock.fruit_tl_col[2][0] ), 
    .F0(\thirdblock.active_fruit_tl_col[1].sig_003.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_col[0].sig_021.FeedThruLUT ));
  thirdblock_SLICE_80 \thirdblock.SLICE_80 ( 
    .DI1(\thirdblock.fruit_tl_row_1__9__N_248[4] ), 
    .DI0(\thirdblock.fruit_tl_row_1__9__N_248[5] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n5_adj_673 ), .B1(\thirdblock.active_fruit_tl_row[4] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n1306 ), .B0(\thirdblock.active_fruit_tl_row[5] ), 
    .A0(\thirdblock.n5_adj_673 ), .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_tl_row[1][5] ), 
    .Q1(\thirdblock.fruit_tl_row[1][4] ), 
    .F0(\thirdblock.fruit_tl_row_1__9__N_248[5] ), 
    .F1(\thirdblock.fruit_tl_row_1__9__N_248[4] ));
  thirdblock_SLICE_82 \thirdblock.SLICE_82 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[1] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[0] ), 
    .D1(\thirdblock.n831[1] ), .C1(\thirdblock.n677 ), 
    .B1(\thirdblock.n62[2] ), .D0(\thirdblock.n677 ), 
    .C0(\thirdblock.n831[0] ), .B0(\thirdblock.n62[1] ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[0] ), 
    .Q1(\thirdblock.active_fruit_tl_col[1] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[0] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[1] ));
  thirdblock_SLICE_83 \thirdblock.SLICE_83 ( 
    .DI1(\thirdblock.active_fruit_tl_row[1].sig_011.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_row[0].sig_004.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[1] ), 
    .D0(\thirdblock.active_fruit_tl_row[0] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .LSR(\thirdblock.fruit_tl_col_2__0__N_327 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_row[2][0] ), .Q1(\thirdblock.fruit_tl_row[2][1] ), 
    .F0(\thirdblock.active_fruit_tl_row[0].sig_004.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_row[1].sig_011.FeedThruLUT ));
  thirdblock_SLICE_85 \thirdblock.SLICE_85 ( 
    .DI1(\thirdblock.fruit_tl_row_1__9__N_248[2] ), 
    .DI0(\thirdblock.fruit_tl_row_1__9__N_248[3] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n5_adj_673 ), .B1(\thirdblock.active_fruit_tl_row[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n1306 ), .B0(\thirdblock.active_fruit_tl_row[3] ), 
    .A0(\thirdblock.n5_adj_673 ), .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_tl_row[1][3] ), 
    .Q1(\thirdblock.fruit_tl_row[1][2] ), 
    .F0(\thirdblock.fruit_tl_row_1__9__N_248[3] ), 
    .F1(\thirdblock.fruit_tl_row_1__9__N_248[2] ));
  thirdblock_SLICE_87 \thirdblock.SLICE_87 ( 
    .DI1(\thirdblock.game_state_1__N_67 ), 
    .DI0(\thirdblock.game_state_0__N_69 ), .D1(\thirdblock.n5783 ), 
    .C1(\output[7] ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n3903 ), 
    .C0(\thirdblock.n5801 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[0] ), .CE(\thirdblock.game_state_0__N_70 ), 
    .CLK(clk), .Q0(\thirdblock.game_state[0] ), 
    .Q1(\thirdblock.game_state[1] ), .F0(\thirdblock.game_state_0__N_69 ), 
    .F1(\thirdblock.game_state_1__N_67 ));
  thirdblock_SLICE_95 \thirdblock.SLICE_95 ( 
    .DI1(\thirdblock.active_fruit_tl_row[0].sig_013.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_row[1].sig_012.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[0] ), 
    .D0(\thirdblock.active_fruit_tl_row[1] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .LSR(\thirdblock.fruit_tl_col_1__0__N_307 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_row[1][1] ), .Q1(\thirdblock.fruit_tl_row[1][0] ), 
    .F0(\thirdblock.active_fruit_tl_row[1].sig_012.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_row[0].sig_013.FeedThruLUT ));
  thirdblock_SLICE_107 \thirdblock.SLICE_107 ( 
    .DI1(\thirdblock.fruit_tl_row_2__9__N_268[3] ), 
    .DI0(\thirdblock.fruit_tl_row_2__9__N_268[2] ), 
    .D1(\thirdblock.active_fruit_tl_row[3] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n1304 ), 
    .D0(\thirdblock.n1304 ), .C0(\thirdblock.game_state[0] ), 
    .B0(\thirdblock.n5 ), .A0(\thirdblock.active_fruit_tl_row[2] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_row[2][2] ), .Q1(\thirdblock.fruit_tl_row[2][3] ), 
    .F0(\thirdblock.fruit_tl_row_2__9__N_268[2] ), 
    .F1(\thirdblock.fruit_tl_row_2__9__N_268[3] ));
  thirdblock_SLICE_109 \thirdblock.SLICE_109 ( 
    .DI1(\thirdblock.fruit_tl_row_2__9__N_268[5] ), 
    .DI0(\thirdblock.fruit_tl_row_2__9__N_268[4] ), 
    .D1(\thirdblock.active_fruit_tl_row[5] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n1304 ), 
    .D0(\thirdblock.n1304 ), .C0(\thirdblock.game_state[0] ), 
    .B0(\thirdblock.n5 ), .A0(\thirdblock.active_fruit_tl_row[4] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_row[2][4] ), .Q1(\thirdblock.fruit_tl_row[2][5] ), 
    .F0(\thirdblock.fruit_tl_row_2__9__N_268[4] ), 
    .F1(\thirdblock.fruit_tl_row_2__9__N_268[5] ));
  thirdblock_SLICE_115 \thirdblock.SLICE_115 ( 
    .DI1(\thirdblock.fruit_tl_col_1__9__N_288[3] ), 
    .DI0(\thirdblock.fruit_tl_col_1__9__N_288[2] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n42 ), .B1(\thirdblock.active_fruit_tl_col[3] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n5_adj_673 ), 
    .C0(\thirdblock.n1306 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.active_fruit_tl_col[2] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_col[1][2] ), .Q1(\thirdblock.fruit_tl_col[1][3] ), 
    .F0(\thirdblock.fruit_tl_col_1__9__N_288[2] ), 
    .F1(\thirdblock.fruit_tl_col_1__9__N_288[3] ));
  thirdblock_SLICE_117 \thirdblock.SLICE_117 ( 
    .DI1(\thirdblock.fruit_tl_col_1__9__N_288[5] ), 
    .DI0(\thirdblock.fruit_tl_col_1__9__N_288[4] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n5_adj_673 ), .B1(\thirdblock.active_fruit_tl_col[5] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n42 ), 
    .C0(\thirdblock.n1306 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.active_fruit_tl_col[4] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_col[1][4] ), .Q1(\thirdblock.fruit_tl_col[1][5] ), 
    .F0(\thirdblock.fruit_tl_col_1__9__N_288[4] ), 
    .F1(\thirdblock.fruit_tl_col_1__9__N_288[5] ));
  thirdblock_SLICE_121 \thirdblock.SLICE_121 ( 
    .DI1(\thirdblock.fruit_tl_col_2__9__N_308[3] ), 
    .DI0(\thirdblock.fruit_tl_col_2__9__N_308[2] ), 
    .D1(\thirdblock.active_fruit_tl_col[3] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n1304 ), 
    .D0(\thirdblock.n5 ), .C0(\thirdblock.active_fruit_tl_col[2] ), 
    .B0(\thirdblock.n1304 ), .A0(\thirdblock.game_state[0] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_col[2][2] ), .Q1(\thirdblock.fruit_tl_col[2][3] ), 
    .F0(\thirdblock.fruit_tl_col_2__9__N_308[2] ), 
    .F1(\thirdblock.fruit_tl_col_2__9__N_308[3] ));
  thirdblock_SLICE_123 \thirdblock.SLICE_123 ( 
    .DI1(\thirdblock.fruit_tl_col_2__9__N_308[5] ), 
    .DI0(\thirdblock.fruit_tl_col_2__9__N_308[4] ), 
    .D1(\thirdblock.active_fruit_tl_col[5] ), .C1(\thirdblock.game_state[0] ), 
    .B1(\thirdblock.n5 ), .A1(\thirdblock.n1304 ), .D0(\thirdblock.n1304 ), 
    .C0(\thirdblock.n5 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.active_fruit_tl_col[4] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_tl_col[2][4] ), .Q1(\thirdblock.fruit_tl_col[2][5] ), 
    .F0(\thirdblock.fruit_tl_col_2__9__N_308[4] ), 
    .F1(\thirdblock.fruit_tl_col_2__9__N_308[5] ));
  thirdblock_SLICE_129 \thirdblock.SLICE_129 ( 
    .DI1(\thirdblock.swap_fruit_2__N_71[0] ), 
    .DI0(\thirdblock.swap_fruit_2__N_71[1] ), .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.swap_fruit[0] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.swap_fruit[1] ), .A0(\thirdblock.swap_fruit[0] ), 
    .CE(\thirdblock.swap_fruit_1__N_74 ), .LSR(led_c), .CLK(clk), 
    .Q0(\thirdblock.swap_fruit[1] ), .Q1(\thirdblock.swap_fruit[0] ), 
    .F0(\thirdblock.swap_fruit_2__N_71[1] ), 
    .F1(\thirdblock.swap_fruit_2__N_71[0] ));
  SLICE_134 SLICE_134( .DI1(\output[3]$n3 ), .DI0(\output[2]$n2 ), 
    .D1(\nesblock.output_0__N_58 ), .C1(\nesblock.result[3] ), 
    .B1(\output[3] ), .D0(\nesblock.result[2] ), 
    .C0(\nesblock.output_0__N_58 ), .B0(\output[2] ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[2] ), .Q1(\thirdblock.button_prev[3] ), 
    .F0(\output[2]$n2 ), .F1(\output[3]$n3 ));
  SLICE_136 SLICE_136( .DI1(\output[5]$n5 ), .DI0(\output[4]$n4 ), 
    .D1(\nesblock.result[5] ), .C1(\nesblock.output_0__N_58 ), 
    .B1(\output[5] ), .D0(\nesblock.output_0__N_58 ), 
    .C0(\nesblock.result[4] ), .B0(\output[4] ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[4] ), .Q1(\thirdblock.button_prev[5] ), 
    .F0(\output[4]$n4 ), .F1(\output[5]$n5 ));
  SLICE_138 SLICE_138( .DI1(\output[7]$n7 ), .DI0(\output[6]$n6 ), 
    .D1(\nesblock.result[7] ), .C1(\nesblock.output_0__N_58 ), 
    .B1(\output[7] ), .D0(\nesblock.result[6] ), .C0(\output[6] ), 
    .B0(\nesblock.output_0__N_58 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[6] ), .Q1(\thirdblock.button_prev[7] ), 
    .F0(\output[6]$n6 ), .F1(\output[7]$n7 ));
  thirdblock_SLICE_142 \thirdblock.SLICE_142 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[3] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[2] ), 
    .D1(\thirdblock.n831[3] ), .C1(\thirdblock.n677 ), 
    .B1(\thirdblock.n62[4] ), .D0(\thirdblock.n831[2] ), 
    .C0(\thirdblock.n62[3] ), .B0(\thirdblock.n677 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[2] ), 
    .Q1(\thirdblock.active_fruit_tl_col[3] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[2] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[3] ));
  thirdblock_SLICE_144 \thirdblock.SLICE_144 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[5] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[4] ), 
    .D1(\thirdblock.n831[5] ), .C1(\thirdblock.n677 ), 
    .B1(\thirdblock.n62[6] ), .D0(\thirdblock.n831[4] ), 
    .C0(\thirdblock.n62[5] ), .B0(\thirdblock.n677 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[4] ), 
    .Q1(\thirdblock.active_fruit_tl_col[5] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[4] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[5] ));
  thirdblock_SLICE_146 \thirdblock.SLICE_146 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[7] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[6] ), 
    .D1(\thirdblock.n831[7] ), .C1(\thirdblock.n677 ), 
    .B1(\thirdblock.n62[8] ), .D0(\thirdblock.n831[6] ), 
    .C0(\thirdblock.n62[7] ), .B0(\thirdblock.n677 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[6] ), 
    .Q1(\thirdblock.active_fruit_tl_col[7] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[6] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[7] ));
  thirdblock_SLICE_148 \thirdblock.SLICE_148 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[9] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[8] ), 
    .D1(\thirdblock.n831[9] ), .C1(\thirdblock.n677 ), 
    .B1(\thirdblock.n62[10] ), .D0(\thirdblock.n831[8] ), 
    .C0(\thirdblock.n62[9] ), .B0(\thirdblock.n677 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[8] ), 
    .Q1(\thirdblock.active_fruit_tl_col[9] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[8] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[9] ));
  SLICE_154 SLICE_154( .DI0(startscreenRGB_2__N_79), .D0(\nesblock.n12_c ), 
    .C0(n6092), .B0(n12), .A0(\col[5] ), .CLK(clk), 
    .Q0(\thirdblock.startscreenRGB[2] ), .F0(startscreenRGB_2__N_79));
  thirdblock_start_screen_SLICE_155 \thirdblock.start_screen.SLICE_155 ( 
    .DI0(\startscreenRGB_3__N_77$n8 ), .D0(\thirdblock.start_screen.n10 ), 
    .C0(\thirdblock.start_screen.n5795 ), .B0(\col[7] ), .A0(\col[8] ), 
    .LSR(startscreenRGB_0__N_81), .CLK(clk), 
    .Q0(\thirdblock.startscreenRGB[3] ), .F0(\startscreenRGB_3__N_77$n8 ));
  SLICE_156 SLICE_156( .DI1(\startscreenRGB_0__N_81$n9 ), 
    .DI0(startscreenRGB_1__N_80), .D1(n6092), .C1(\nesblock.n12_c ), 
    .B1(\col[5] ), .A1(n12), .D0(startscreenRGB_3__N_77), 
    .C0(startscreenRGB_0__N_81), .CLK(clk), 
    .Q0(\thirdblock.startscreenRGB[1] ), .Q1(\thirdblock.startscreenRGB[0] ), 
    .F0(startscreenRGB_1__N_80), .F1(\startscreenRGB_0__N_81$n9 ));
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_158 
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.SLICE_158 ( 
    .DI1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[0] )
    , 
    .DI0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[1] )
    , .D1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[0] ), 
    .C1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[0] ), 
    .B1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), 
    .D0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[1] ), 
    .C0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[1] ), 
    .A0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_rgb_vals[2][1] ), 
    .Q1(\thirdblock.fruit_rgb_vals[2][0] ), 
    .F0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[1] )
    , 
    .F1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[0] )
    );
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_159 
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.SLICE_159 ( 
    .DI1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[3] )
    , 
    .DI0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[2] )
    , .D1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[3] ), 
    .C1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[3] ), 
    .B1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), 
    .D0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[2] ), 
    .C0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[2] ), 
    .A0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_rgb_vals[2][2] ), 
    .Q1(\thirdblock.fruit_rgb_vals[2][3] ), 
    .F0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[2] )
    , 
    .F1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[3] )
    );
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_161 
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.SLICE_161 ( 
    .DI1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[5] )
    , 
    .DI0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[4] )
    , .D1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[5] ), 
    .C1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[5] ), 
    .B1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), 
    .D0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[4] ), 
    .C0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[4] ), 
    .A0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_rgb_vals[2][4] ), 
    .Q1(\thirdblock.fruit_rgb_vals[2][5] ), 
    .F0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[4] )
    , 
    .F1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.fruit_rgb_vals_2__5__N_340[5] )
    );
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_164 
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.SLICE_164 ( 
    .DI1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[0] )
    , 
    .DI0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[1] )
    , .D1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[0] ), 
    .C1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[0] ), 
    .B1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), 
    .D0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[1] ), 
    .C0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[1] ), 
    .A0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_rgb_vals[1][1] ), 
    .Q1(\thirdblock.fruit_rgb_vals[1][0] ), 
    .F0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[1] )
    , 
    .F1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[0] )
    );
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_165 
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.SLICE_165 ( 
    .DI1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[3] )
    , 
    .DI0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[2] )
    , .D1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[3] ), 
    .C1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[3] ), 
    .B1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), 
    .D0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[2] ), 
    .C0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[2] ), 
    .A0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_rgb_vals[1][2] ), 
    .Q1(\thirdblock.fruit_rgb_vals[1][3] ), 
    .F0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[2] )
    , 
    .F1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[3] )
    );
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_167 
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.SLICE_167 ( 
    .DI1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[5] )
    , 
    .DI0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[4] )
    , .D1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[5] ), 
    .C1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[5] ), 
    .B1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), 
    .D0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[4] ), 
    .C0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[4] ), 
    .A0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_rgb_vals[1][4] ), 
    .Q1(\thirdblock.fruit_rgb_vals[1][5] ), 
    .F0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[4] )
    , 
    .F1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.fruit_rgb_vals_1__5__N_334[5] )
    );
  thirdblock_active_fruit_SLICE_170 \thirdblock.active_fruit.SLICE_170 ( 
    .DI1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[0] ), 
    .DI0(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[1] ), 
    .D1(\thirdblock.active_fruit.watermelonRGB[0] ), 
    .C1(\thirdblock.active_fruit.blueberryRGB[0] ), 
    .B1(\thirdblock.active_fruit.n5759 ), 
    .D0(\thirdblock.active_fruit.watermelonRGB[1] ), 
    .C0(\thirdblock.active_fruit.blueberryRGB[1] ), 
    .A0(\thirdblock.active_fruit.n5759 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_RGB[1] ), 
    .Q1(\thirdblock.active_fruit_RGB[0] ), 
    .F0(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[1] ), 
    .F1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[0] ));
  thirdblock_active_fruit_SLICE_171 \thirdblock.active_fruit.SLICE_171 ( 
    .DI1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[3] ), 
    .DI0(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[2] ), 
    .D1(\thirdblock.active_fruit.n5759 ), 
    .C1(\thirdblock.active_fruit.watermelonRGB[3] ), 
    .B1(\thirdblock.active_fruit.blueberryRGB[3] ), 
    .D0(\thirdblock.active_fruit.watermelonRGB[2] ), 
    .C0(\thirdblock.active_fruit.n5759 ), 
    .B0(\thirdblock.active_fruit.blueberryRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_RGB[2] ), 
    .Q1(\thirdblock.active_fruit_RGB[3] ), 
    .F0(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[2] ), 
    .F1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[3] ));
  thirdblock_active_fruit_SLICE_173 \thirdblock.active_fruit.SLICE_173 ( 
    .DI1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[5] ), 
    .DI0(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[4] ), 
    .D1(\thirdblock.active_fruit.n5759 ), 
    .C1(\thirdblock.active_fruit.watermelonRGB[5] ), 
    .B1(\thirdblock.active_fruit.blueberryRGB[5] ), 
    .D0(\thirdblock.active_fruit.blueberryRGB[4] ), 
    .C0(\thirdblock.active_fruit.watermelonRGB[4] ), 
    .A0(\thirdblock.active_fruit.n5759 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_RGB[4] ), 
    .Q1(\thirdblock.active_fruit_RGB[5] ), 
    .F0(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[4] ), 
    .F1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128[5] ));
  nesblock_SLICE_177 \nesblock.SLICE_177 ( 
    .DI1(\nesblock.result[0].sig_028.FeedThruLUT ), 
    .DI0(\nesblock.result[1].sig_022.FeedThruLUT ), .D1(\nesblock.result[0] ), 
    .D0(\nesblock.result[1] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[2] ), 
    .Q1(\nesblock.result[1] ), .F0(\nesblock.result[1].sig_022.FeedThruLUT ), 
    .F1(\nesblock.result[0].sig_028.FeedThruLUT ));
  nesblock_SLICE_178 \nesblock.SLICE_178 ( 
    .DI1(\nesblock.result[3].sig_024.FeedThruLUT ), 
    .DI0(\nesblock.result[2].sig_023.FeedThruLUT ), .D1(\nesblock.result[3] ), 
    .D0(\nesblock.result[2] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[3] ), 
    .Q1(\nesblock.result[4] ), .F0(\nesblock.result[2].sig_023.FeedThruLUT ), 
    .F1(\nesblock.result[3].sig_024.FeedThruLUT ));
  nesblock_SLICE_180 \nesblock.SLICE_180 ( 
    .DI1(\nesblock.result[5].sig_026.FeedThruLUT ), 
    .DI0(\nesblock.result[4].sig_025.FeedThruLUT ), .D1(\nesblock.result[5] ), 
    .D0(\nesblock.result[4] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[5] ), 
    .Q1(\nesblock.result[6] ), .F0(\nesblock.result[4].sig_025.FeedThruLUT ), 
    .F1(\nesblock.result[5].sig_026.FeedThruLUT ));
  nesblock_SLICE_182 \nesblock.SLICE_182 ( 
    .DI0(\nesblock.result[6].sig_027.FeedThruLUT ), .D0(\nesblock.result[6] ), 
    .CLK(CTRLclk_c), .Q0(\nesblock.result[7] ), 
    .F0(\nesblock.result[6].sig_027.FeedThruLUT ));
  thirdblock_SLICE_184 \thirdblock.SLICE_184 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.RGB_c_0_N_643 ), .B1(\thirdblock.game_state[0] ), 
    .D0(row_0__N_30), .C0(n5798), .B0(\row[9] ), .A0(n2268), 
    .F0(\thirdblock.RGB_c_0_N_643 ), .F1(\thirdblock.RGB_c_1_N_641 ));
  secondblock_SLICE_185 \secondblock.SLICE_185 ( .D1(\secondblock.n5502 ), 
    .C1(\secondblock.n8 ), .B1(\row[5] ), .A1(\row[9] ), .D0(\row[4] ), 
    .C0(\row[7] ), .B0(\row[6] ), .A0(\row[8] ), .F0(\secondblock.n8 ), 
    .F1(row_0__N_30));
  thirdblock_SLICE_186 \thirdblock.SLICE_186 ( .C1(\output[7] ), 
    .D0(\nesblock.output_0__N_58 ), .C0(\nesblock.result[7] ), 
    .A0(\output[7] ), .F0(\output[7] ), .F1(buttonout_c_7));
  thirdblock_SLICE_188 \thirdblock.SLICE_188 ( .D0(\output[4] ), 
    .F0(buttonout_c_4));
  nesblock_SLICE_189 \nesblock.SLICE_189 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\output[4] ), .A1(\output[7] ), .D0(\nesblock.result[4] ), 
    .C0(\nesblock.output_0__N_58 ), .B0(\output[4] ), .F0(\output[4] ), 
    .F1(\thirdblock.n14 ));
  thirdblock_SLICE_190 \thirdblock.SLICE_190 ( .D0(\output[1] ), 
    .F0(buttonout_c_1));
  nesblock_SLICE_191 \nesblock.SLICE_191 ( .D1(\nesblock.result[1] ), 
    .C1(\nesblock.output_0__N_58 ), .B1(\output[1] ), 
    .D0(\nesblock.NEScount[0] ), .C0(\nesblock.n7 ), 
    .B0(\nesblock.NEScount[3] ), .A0(\nesblock.NEScount[2] ), 
    .F0(\nesblock.output_0__N_58 ), .F1(\output[1] ));
  thirdblock_SLICE_192 \thirdblock.SLICE_192 ( .C1(\output[0] ), 
    .D0(\nesblock.output_0__N_58 ), .C0(\nesblock.result[0] ), 
    .B0(\output[0] ), .F0(\output[0] ), .F1(buttonout_c_0));
  thirdblock_SLICE_194 \thirdblock.SLICE_194 ( .D1(\thirdblock.n3612 ), 
    .C1(\thirdblock.n957 ), .B1(\output[1] ), .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.n5781 ), .C0(\thirdblock.n3612 ), .B0(\output[0] ), 
    .A0(\thirdblock.active_fruit_tl_col[9] ), .F0(\thirdblock.n957 ), 
    .F1(\thirdblock.n6341 ));
  thirdblock_SLICE_196 \thirdblock.SLICE_196 ( .D0(\thirdblock.n332 ), 
    .C0(\thirdblock.n5_adj_658 ), .B0(\thirdblock.n565 ), 
    .A0(\thirdblock.RGB_c_5_N_635 ), .F0(\thirdblock.n340 ));
  thirdblock_SLICE_197 \thirdblock.SLICE_197 ( .D1(\thirdblock.n5549 ), 
    .C1(\thirdblock.n332 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n201 ), 
    .C0(\thirdblock.n2319 ), .B0(\thirdblock.n565 ), .F0(\thirdblock.n332 ), 
    .F1(\thirdblock.fruit_tl_col_1__0__N_306 ));
  thirdblock_SLICE_199 \thirdblock.SLICE_199 ( 
    .D1(\thirdblock.fruit_tl_col_1__0__N_306 ), .C1(\thirdblock.n5_adj_673 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.swap_fruit[0] ), 
    .C0(\thirdblock.swap_fruit[1] ), .B0(\thirdblock.swap_fruit[2] ), 
    .F0(\thirdblock.n5_adj_673 ), .F1(\thirdblock.fruit_tl_col_1__0__N_307 ));
  thirdblock_start_screen_SLICE_200 \thirdblock.start_screen.SLICE_200 ( 
    .D1(\col[7] ), .C1(HSYNC_c_N_645), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[5] ), .C0(\col[4] ), .B0(\col[6] ), .A0(\col[7] ), 
    .F0(HSYNC_c_N_645), .F1(HSYNC_c));
  thirdblock_start_screen_SLICE_202 \thirdblock.start_screen.SLICE_202 ( 
    .D0(\col[2] ), .C0(\col[3] ), .B0(\col[4] ), .A0(\row[2] ), .F0(n48));
  secondblock_SLICE_203 \secondblock.SLICE_203 ( .D1(\row[2] ), 
    .C1(\secondblock.n3 ), .B1(\col[5] ), .A1(n48), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\col[4] ), .A0(\col[5] ), .F0(\secondblock.n3 ), 
    .F1(n46));
  SLICE_204 SLICE_204( .C1(\output[6] ), .D0(\nesblock.result[6] ), 
    .C0(\output[6] ), .B0(\nesblock.output_0__N_58 ), .F0(\output[6] ), 
    .F1(buttonout_c_6));
  SLICE_206 SLICE_206( .C1(\output[5] ), .D0(\nesblock.output_0__N_58 ), 
    .C0(\nesblock.result[5] ), .B0(\output[5] ), .F0(\output[5] ), 
    .F1(buttonout_c_5));
  SLICE_208 SLICE_208( .C1(\output[3] ), .D0(\nesblock.result[3] ), 
    .C0(\nesblock.output_0__N_58 ), .A0(\output[3] ), .F0(\output[3] ), 
    .F1(buttonout_c_3));
  SLICE_210 SLICE_210( .C1(\output[2] ), .D0(\nesblock.result[2] ), 
    .C0(\nesblock.output_0__N_58 ), .B0(\output[2] ), .F0(\output[2] ), 
    .F1(buttonout_c_2));
  thirdblock_SLICE_212 \thirdblock.SLICE_212 ( .D1(\thirdblock.swap_fruit[0] ), 
    .C1(\thirdblock.n10 ), .A1(\thirdblock.swap_fruit[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.swap_fruit[2] ), .F0(\thirdblock.n10 ), 
    .F1(\thirdblock.fruit_type_2__0__N_333 ));
  thirdblock_SLICE_214 \thirdblock.SLICE_214 ( .D1(\thirdblock.RGB_c_5_N_635 ), 
    .C1(\thirdblock.RGB_c_5_N_634 ), .B1(\thirdblock.fruit_rgb_vals[2][5] ), 
    .A1(\thirdblock.RGB_c_1_N_641 ), .D0(\thirdblock.n201 ), 
    .C0(\thirdblock.fruit_rgb_vals[1][5] ), 
    .B0(\thirdblock.active_fruit_RGB[5] ), .F0(\thirdblock.RGB_c_5_N_634 ), 
    .F1(RGB_c_5));
  thirdblock_SLICE_215 \thirdblock.SLICE_215 ( 
    .D1(\thirdblock.fruit_rgb_vals[1][4] ), .C1(\thirdblock.n10_adj_656 ), 
    .A1(\thirdblock.fruit_rgb_vals[1][3] ), 
    .D0(\thirdblock.fruit_rgb_vals[1][1] ), 
    .C0(\thirdblock.fruit_rgb_vals[1][0] ), 
    .B0(\thirdblock.fruit_rgb_vals[1][5] ), 
    .A0(\thirdblock.fruit_rgb_vals[1][2] ), .F0(\thirdblock.n10_adj_656 ), 
    .F1(\thirdblock.n201 ));
  thirdblock_SLICE_218 \thirdblock.SLICE_218 ( 
    .D1(\thirdblock.active_fruit_RGB[4] ), .C1(\thirdblock.n10_adj_653 ), 
    .B1(\thirdblock.active_fruit_RGB[3] ), 
    .D0(\thirdblock.active_fruit_RGB[1] ), 
    .C0(\thirdblock.active_fruit_RGB[0] ), 
    .B0(\thirdblock.active_fruit_RGB[2] ), 
    .A0(\thirdblock.active_fruit_RGB[5] ), .F0(\thirdblock.n10_adj_653 ), 
    .F1(\thirdblock.n565 ));
  thirdblock_SLICE_219 \thirdblock.SLICE_219 ( .D1(\thirdblock.n5_adj_658 ), 
    .C1(\thirdblock.n566 ), .B1(\thirdblock.n2319 ), .A1(\thirdblock.n684 ), 
    .D0(\thirdblock.active_fruit_RGB[4] ), 
    .C0(\thirdblock.active_fruit_RGB[3] ), .B0(\thirdblock.n10_adj_653 ), 
    .A0(\thirdblock.n201 ), .F0(\thirdblock.n566 ), 
    .F1(\thirdblock.n4_adj_661 ));
  thirdblock_SLICE_221 \thirdblock.SLICE_221 ( .D1(\thirdblock.n2319 ), 
    .C1(\thirdblock.n565 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n201 ), .D0(\thirdblock.n201 ), .C0(\thirdblock.n2319 ), 
    .B0(\thirdblock.n565 ), .A0(\thirdblock.n3612 ), .F0(\thirdblock.n5241 ), 
    .F1(\thirdblock.n1306 ));
  thirdblock_SLICE_222 \thirdblock.SLICE_222 ( 
    .D1(\thirdblock.active_fruit_type[1] ), .C1(\thirdblock.n4_adj_654 ), 
    .B1(\thirdblock.fruit_type[1][1] ), .D0(\thirdblock.active_fruit_type[2] ), 
    .C0(\thirdblock.fruit_type[1][0] ), .B0(\thirdblock.fruit_type[1][2] ), 
    .A0(\thirdblock.active_fruit_type[0] ), .F0(\thirdblock.n4_adj_654 ), 
    .F1(\thirdblock.n2319 ));
  thirdblock_SLICE_224 \thirdblock.SLICE_224 ( .D0(led_c), 
    .C0(\thirdblock.fruit_RGB[3] ), .B0(\thirdblock.RGB_c_0_N_643 ), 
    .A0(\thirdblock.startscreenRGB[3] ), .F0(RGB_c_3));
  thirdblock_SLICE_225 \thirdblock.SLICE_225 ( 
    .D1(\thirdblock.fruit_rgb_vals[2][4] ), 
    .C1(\thirdblock.fruit_RGB_3__N_576 ), 
    .B1(\thirdblock.fruit_rgb_vals[2][3] ), .A1(\thirdblock.n10_adj_655 ), 
    .D0(\thirdblock.fruit_rgb_vals[1][4] ), .C0(\thirdblock.n10_adj_656 ), 
    .B0(\thirdblock.active_fruit_RGB[3] ), 
    .A0(\thirdblock.fruit_rgb_vals[1][3] ), 
    .F0(\thirdblock.fruit_RGB_3__N_576 ), .F1(\thirdblock.fruit_RGB[3] ));
  thirdblock_SLICE_226 \thirdblock.SLICE_226 ( 
    .D1(\thirdblock.active_fruit_relative_col[1] ), 
    .C1(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .D0(\thirdblock.active_fruit_relative_col[7] ), 
    .C0(\thirdblock.active_fruit_relative_col[9] ), 
    .B0(\thirdblock.active_fruit_relative_col[8] ), 
    .A0(\thirdblock.active_fruit_relative_col[6] ), 
    .F0(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .F1(\thirdblock.active_fruit_rom_col[0] ));
  thirdblock_SLICE_228 \thirdblock.SLICE_228 ( 
    .D1(\thirdblock.active_fruit_relative_row[1] ), 
    .C1(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .D0(\thirdblock.active_fruit_relative_row[7] ), 
    .C0(\thirdblock.active_fruit_relative_row[9] ), 
    .B0(\thirdblock.active_fruit_relative_row[8] ), 
    .A0(\thirdblock.active_fruit_relative_row[6] ), 
    .F0(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .F1(\thirdblock.active_fruit_rom_row[0] ));
  thirdblock_SLICE_230 \thirdblock.SLICE_230 ( 
    .D1(\thirdblock.startscreenRGB[2] ), .C1(led_c), 
    .B1(\thirdblock.RGB_c_0_N_643 ), .A1(\thirdblock.RGB_c_2_N_640 ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[0] ), 
    .F0(led_c), .F1(RGB_c_2));
  thirdblock_SLICE_231 \thirdblock.SLICE_231 ( 
    .D0(\thirdblock.startscreenRGB[0] ), .C0(\thirdblock.fruit_RGB[0] ), 
    .B0(led_c), .A0(\thirdblock.RGB_c_0_N_643 ), .F0(RGB_c_0));
  thirdblock_SLICE_232 \thirdblock.SLICE_232 ( 
    .D1(\thirdblock.fruit_rgb_vals[2][4] ), .C1(\thirdblock.n10_adj_655 ), 
    .B1(\thirdblock.fruit_rgb_vals[2][3] ), 
    .D0(\thirdblock.fruit_rgb_vals[2][1] ), 
    .C0(\thirdblock.fruit_rgb_vals[2][0] ), 
    .B0(\thirdblock.fruit_rgb_vals[2][2] ), 
    .A0(\thirdblock.fruit_rgb_vals[2][5] ), .F0(\thirdblock.n10_adj_655 ), 
    .F1(\thirdblock.RGB_c_5_N_635 ));
  thirdblock_SLICE_233 \thirdblock.SLICE_233 ( 
    .D1(\thirdblock.fruit_rgb_vals[2][4] ), 
    .C1(\thirdblock.fruit_RGB_4__N_574 ), .B1(\thirdblock.n10_adj_655 ), 
    .A1(\thirdblock.fruit_rgb_vals[2][3] ), .D0(\thirdblock.n10_adj_656 ), 
    .C0(\thirdblock.fruit_rgb_vals[1][4] ), 
    .B0(\thirdblock.fruit_rgb_vals[1][3] ), 
    .A0(\thirdblock.active_fruit_RGB[4] ), 
    .F0(\thirdblock.fruit_RGB_4__N_574 ), .F1(\thirdblock.fruit_RGB[4] ));
  thirdblock_SLICE_235 \thirdblock.SLICE_235 ( 
    .DI1(\thirdblock.fruit_tl_row_2__9__N_268[9] ), 
    .D1(\thirdblock.active_fruit_tl_row[9] ), .C1(\thirdblock.n1304 ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n5 ), 
    .D0(\thirdblock.n5_adj_658 ), .C0(\thirdblock.RGB_c_5_N_635 ), 
    .B0(\thirdblock.n565 ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[2][9] ), .F0(\thirdblock.n1304 ), 
    .F1(\thirdblock.fruit_tl_row_2__9__N_268[9] ));
  thirdblock_SLICE_238 \thirdblock.SLICE_238 ( .D0(\thirdblock.RGB_c_1_N_642 ), 
    .C0(\thirdblock.fruit_RGB[4] ), .B0(\thirdblock.RGB_c_1_N_641 ), 
    .F0(RGB_c_4));
  thirdblock_SLICE_239 \thirdblock.SLICE_239 ( .D1(\thirdblock.fruit_RGB[1] ), 
    .C1(\thirdblock.RGB_c_1_N_642 ), .A1(\thirdblock.RGB_c_1_N_641 ), 
    .D0(\thirdblock.startscreenRGB[1] ), .C0(\thirdblock.RGB_c_0_N_643 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.RGB_c_1_N_642 ), .F1(RGB_c_1));
  thirdblock_SLICE_240 \thirdblock.SLICE_240 ( 
    .C1(\thirdblock.fruit_rom_col_1__0__N_568 ), 
    .A1(\thirdblock.fruit_relative_col[1][1] ), 
    .D0(\thirdblock.fruit_relative_col[1][9] ), 
    .C0(\thirdblock.fruit_relative_col[1][7] ), 
    .B0(\thirdblock.fruit_relative_col[1][8] ), 
    .A0(\thirdblock.fruit_relative_col[1][6] ), 
    .F0(\thirdblock.fruit_rom_col_1__0__N_568 ), 
    .F1(\thirdblock.fruit_rom_col[1][0] ));
  thirdblock_SLICE_242 \thirdblock.SLICE_242 ( 
    .D1(\thirdblock.fruit_relative_row[1][1] ), 
    .C1(\thirdblock.fruit_rom_row_1__0__N_558 ), 
    .D0(\thirdblock.fruit_relative_row[1][9] ), 
    .C0(\thirdblock.fruit_relative_row[1][7] ), 
    .B0(\thirdblock.fruit_relative_row[1][8] ), 
    .A0(\thirdblock.fruit_relative_row[1][6] ), 
    .F0(\thirdblock.fruit_rom_row_1__0__N_558 ), 
    .F1(\thirdblock.fruit_rom_row[1][0] ));
  thirdblock_SLICE_244 \thirdblock.SLICE_244 ( 
    .D1(\thirdblock.fruit_rgb_vals[2][2] ), .C1(\thirdblock.n2168 ), 
    .B1(\thirdblock.RGB_c_5_N_635 ), .D0(\thirdblock.fruit_rgb_vals[1][2] ), 
    .C0(\thirdblock.active_fruit_RGB[2] ), .A0(\thirdblock.n201 ), 
    .F0(\thirdblock.n2168 ), .F1(\thirdblock.RGB_c_2_N_640 ));
  thirdblock_SLICE_246 \thirdblock.SLICE_246 ( 
    .D1(\thirdblock.fruit_rgb_vals[2][1] ), 
    .C1(\thirdblock.fruit_RGB_1__N_578 ), .A1(\thirdblock.RGB_c_5_N_635 ), 
    .D0(\thirdblock.fruit_rgb_vals[1][1] ), 
    .C0(\thirdblock.active_fruit_RGB[1] ), .B0(\thirdblock.n201 ), 
    .F0(\thirdblock.fruit_RGB_1__N_578 ), .F1(\thirdblock.fruit_RGB[1] ));
  thirdblock_SLICE_248 \thirdblock.SLICE_248 ( 
    .D1(\thirdblock.fruit_type[2][1] ), .C1(\thirdblock.n4_adj_657 ), 
    .B1(\thirdblock.active_fruit_type[1] ), .D0(\thirdblock.fruit_type[2][2] ), 
    .C0(\thirdblock.fruit_type[2][0] ), .B0(\thirdblock.active_fruit_type[2] ), 
    .A0(\thirdblock.active_fruit_type[0] ), .F0(\thirdblock.n4_adj_657 ), 
    .F1(\thirdblock.n5_adj_658 ));
  thirdblock_SLICE_250 \thirdblock.SLICE_250 ( 
    .D1(\thirdblock.fruit_rgb_vals[2][0] ), 
    .C1(\thirdblock.fruit_RGB_0__N_580 ), .B1(\thirdblock.RGB_c_5_N_635 ), 
    .D0(\thirdblock.active_fruit_RGB[0] ), .C0(\thirdblock.n201 ), 
    .A0(\thirdblock.fruit_rgb_vals[1][0] ), 
    .F0(\thirdblock.fruit_RGB_0__N_580 ), .F1(\thirdblock.fruit_RGB[0] ));
  thirdblock_SLICE_252 \thirdblock.SLICE_252 ( .D1(\thirdblock.n6062 ), 
    .C1(\thirdblock.n2404 ), .B1(\thirdblock.button_prev[0] ), 
    .A1(\thirdblock.n12 ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .F0(\thirdblock.n2404 ), 
    .F1(\thirdblock.n4_adj_664 ));
  thirdblock_SLICE_253 \thirdblock.SLICE_253 ( .D1(\thirdblock.n6085 ), 
    .C1(\thirdblock.n16_adj_674 ), .B1(\thirdblock.button_prev[1] ), 
    .A1(\thirdblock.counter_0__N_631 ), .D0(\thirdblock.n12 ), 
    .C0(\thirdblock.n6062 ), .B0(\thirdblock.n2404 ), 
    .A0(\thirdblock.button_prev[0] ), .F0(\thirdblock.n16_adj_674 ), 
    .F1(\thirdblock.counter_1__N_629 ));
  thirdblock_SLICE_254 \thirdblock.SLICE_254 ( 
    .D1(\thirdblock.fruit_relative_row[2][1] ), 
    .C1(\thirdblock.fruit_rom_row_2__0__N_563 ), 
    .D0(\thirdblock.fruit_relative_row[2][7] ), 
    .C0(\thirdblock.fruit_relative_row[2][9] ), 
    .B0(\thirdblock.fruit_relative_row[2][6] ), 
    .A0(\thirdblock.fruit_relative_row[2][8] ), 
    .F0(\thirdblock.fruit_rom_row_2__0__N_563 ), 
    .F1(\thirdblock.fruit_rom_row[2][0] ));
  thirdblock_SLICE_256 \thirdblock.SLICE_256 ( 
    .D1(\thirdblock.fruit_relative_col[2][1] ), 
    .C1(\thirdblock.fruit_rom_col_2__0__N_573 ), 
    .D0(\thirdblock.fruit_relative_col[2][9] ), 
    .C0(\thirdblock.fruit_relative_col[2][7] ), 
    .B0(\thirdblock.fruit_relative_col[2][8] ), 
    .A0(\thirdblock.fruit_relative_col[2][6] ), 
    .F0(\thirdblock.fruit_rom_col_2__0__N_573 ), 
    .F1(\thirdblock.fruit_rom_col[2][0] ));
  thirdblock_SLICE_258 \thirdblock.SLICE_258 ( 
    .DI1(\thirdblock.swap_fruit_2__N_71[2] ), .D1(\thirdblock.n1560 ), 
    .C1(\thirdblock.swap_fruit[1] ), .A1(\thirdblock.swap_fruit[2] ), 
    .D0(\thirdblock.swap_fruit[1] ), .C0(\thirdblock.swap_fruit[0] ), 
    .B0(\thirdblock.swap_fruit[2] ), .CE(\thirdblock.swap_fruit_1__N_74 ), 
    .LSR(led_c), .CLK(clk), .Q1(\thirdblock.swap_fruit[2] ), 
    .F0(\thirdblock.n5 ), .F1(\thirdblock.swap_fruit_2__N_71[2] ));
  thirdblock_SLICE_259 \thirdblock.SLICE_259 ( .D1(\thirdblock.n14 ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.n5783 ), 
    .D0(\thirdblock.n338 ), .C0(\thirdblock.n5 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .F1(\thirdblock.game_state_0__N_70 ));
  thirdblock_SLICE_260 \thirdblock.SLICE_260 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\output[1] ), .B1(\output[0] ), .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n5_adj_659 ), .F1(\thirdblock.counter_0__N_631 ));
  thirdblock_SLICE_261 \thirdblock.SLICE_261 ( 
    .D1(\thirdblock.button_prev[1] ), .C1(\thirdblock.n6085 ), 
    .D0(\output[1] ), .C0(\thirdblock.n13_adj_672 ), 
    .B0(\thirdblock.n5_adj_659 ), .A0(\output[0] ), .F0(\thirdblock.n6085 ), 
    .F1(\thirdblock.n6064 ));
  thirdblock_SLICE_262 \thirdblock.SLICE_262 ( .C0(\thirdblock.n5783 ), 
    .A0(\output[7] ), .F0(\thirdblock.n5801 ));
  thirdblock_SLICE_263 \thirdblock.SLICE_263 ( .D1(\thirdblock.n10_adj_662 ), 
    .C1(\thirdblock.n4_adj_663 ), .B1(\thirdblock.button_prev[3] ), 
    .A1(\thirdblock.button_prev[6] ), .D0(\thirdblock.button_prev[1] ), 
    .C0(\thirdblock.button_prev[0] ), .F0(\thirdblock.n4_adj_663 ), 
    .F1(\thirdblock.n5783 ));
  thirdblock_SLICE_265 \thirdblock.SLICE_265 ( .D1(\thirdblock.n6064 ), 
    .C1(\thirdblock.n12 ), .B1(\thirdblock.counter_0__N_631 ), 
    .A1(\thirdblock.button_prev[0] ), .D0(\thirdblock.n13_adj_672 ), 
    .C0(\output[0] ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n12 ), 
    .F1(\thirdblock.counter_0__N_632 ));
  thirdblock_SLICE_266 \thirdblock.SLICE_266 ( 
    .D1(\thirdblock.active_fruit_tl_row[6] ), .C1(\thirdblock.n5550 ), 
    .B1(\thirdblock.active_fruit_tl_row[5] ), 
    .A1(\thirdblock.active_fruit_tl_row[7] ), 
    .D0(\thirdblock.active_fruit_tl_row[1] ), 
    .C0(\thirdblock.active_fruit_tl_row[2] ), 
    .B0(\thirdblock.active_fruit_tl_row[3] ), 
    .A0(\thirdblock.active_fruit_tl_row[4] ), .F0(\thirdblock.n5550 ), 
    .F1(\thirdblock.n4_adj_660 ));
  thirdblock_SLICE_269 \thirdblock.SLICE_269 ( .D1(\thirdblock.n332 ), 
    .C1(\thirdblock.n684 ), .B1(\thirdblock.n5_adj_658 ), 
    .A1(\thirdblock.active_fruit_type[0] ), 
    .D0(\thirdblock.active_fruit_RGB[4] ), 
    .C0(\thirdblock.active_fruit_RGB[3] ), .B0(\thirdblock.n10_adj_653 ), 
    .A0(\thirdblock.RGB_c_5_N_635 ), .F0(\thirdblock.n684 ), 
    .F1(\thirdblock.n5807 ));
  thirdblock_SLICE_274 \thirdblock.SLICE_274 ( 
    .D1(\thirdblock.active_fruit_tl_col[2] ), .C1(\thirdblock.n5781 ), 
    .B1(\thirdblock.active_fruit_tl_col[5] ), 
    .A1(\thirdblock.active_fruit_tl_col[1] ), 
    .D0(\thirdblock.active_fruit_tl_col[6] ), 
    .C0(\thirdblock.active_fruit_tl_col[8] ), 
    .B0(\thirdblock.active_fruit_tl_col[7] ), .F0(\thirdblock.n5781 ), 
    .F1(\thirdblock.n14_adj_665 ));
  thirdblock_SLICE_276 \thirdblock.SLICE_276 ( .D1(\thirdblock.n14_adj_665 ), 
    .C1(\thirdblock.n13 ), .A1(\thirdblock.n957 ), 
    .D0(\thirdblock.active_fruit_tl_col[3] ), 
    .C0(\thirdblock.active_fruit_tl_col[0] ), 
    .B0(\thirdblock.active_fruit_tl_col[4] ), 
    .A0(\thirdblock.active_fruit_tl_col[9] ), .F0(\thirdblock.n13 ), 
    .F1(\thirdblock.n3911 ));
  thirdblock_SLICE_278 \thirdblock.SLICE_278 ( .D1(\thirdblock.n5_adj_658 ), 
    .C1(\thirdblock.n8 ), .B1(\thirdblock.n201 ), 
    .A1(\thirdblock.RGB_c_5_N_635 ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n565 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.n2319 ), .F0(\thirdblock.n8 ), .F1(\thirdblock.n818 ));
  thirdblock_SLICE_280 \thirdblock.SLICE_280 ( .D0(\thirdblock.counter[9] ), 
    .B0(\thirdblock.counter[16] ), .F0(\thirdblock.n6054 ));
  thirdblock_SLICE_281 \thirdblock.SLICE_281 ( .D1(\thirdblock.counter[15] ), 
    .C1(\thirdblock.n26 ), .B1(\thirdblock.counter[7] ), 
    .A1(\thirdblock.n6054 ), .D0(\thirdblock.counter[11] ), 
    .C0(\thirdblock.n24 ), .B0(\thirdblock.counter[2] ), .A0(\thirdblock.n20 ), 
    .F0(\thirdblock.n26 ), .F1(\thirdblock.n3612 ));
  thirdblock_SLICE_282 \thirdblock.SLICE_282 ( .D1(\thirdblock.n6341 ), 
    .C1(\thirdblock.n5809 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n332 ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n5_adj_658 ), .B0(\thirdblock.RGB_c_5_N_635 ), 
    .A0(\thirdblock.n565 ), .F0(\thirdblock.n5809 ), 
    .F1(\thirdblock.active_fruit_tl_col_0__N_121 ));
  thirdblock_SLICE_284 \thirdblock.SLICE_284 ( 
    .D1(\thirdblock.fruit_tl_col[2][0] ), .D0(\thirdblock.n830 ), 
    .C0(\thirdblock.n818 ), .B0(\thirdblock.fruit_tl_col[1][0] ), 
    .A0(\thirdblock.fruit_tl_col[2][0] ), .F0(\thirdblock.n831[0] ), 
    .F1(\thirdblock.fruit_relative_col_2__9__N_504[0] ));
  thirdblock_SLICE_285 \thirdblock.SLICE_285 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n338 ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.n565 ), .C0(\thirdblock.n5_adj_658 ), 
    .B0(\thirdblock.RGB_c_5_N_635 ), .F0(\thirdblock.n338 ), 
    .F1(\thirdblock.n830 ));
  thirdblock_SLICE_286 \thirdblock.SLICE_286 ( 
    .DI1(\thirdblock.counter_0__N_630[0] ), 
    .D1(\thirdblock.counter_16__N_582[0] ), .C1(\thirdblock.n4_adj_664 ), 
    .B1(\thirdblock.n6085 ), .A1(\thirdblock.button_prev[1] ), 
    .D0(\thirdblock.counter[0] ), .C0(\thirdblock.counter[8] ), 
    .CE(\thirdblock.counter_0__N_631 ), .LSR(\thirdblock.counter_0__N_632 ), 
    .CLK(clk), .Q1(\thirdblock.counter[0] ), .F0(\thirdblock.n16 ), 
    .F1(\thirdblock.counter_0__N_630[0] ));
  thirdblock_SLICE_287 \thirdblock.SLICE_287 ( .D1(\thirdblock.n16 ), 
    .C1(\thirdblock.n22 ), .B1(\thirdblock.counter[1] ), 
    .A1(\thirdblock.counter[13] ), .D0(\thirdblock.counter[6] ), 
    .C0(\thirdblock.counter[3] ), .B0(\thirdblock.counter[4] ), 
    .A0(\thirdblock.counter[14] ), .F0(\thirdblock.n22 ), 
    .F1(\thirdblock.n24 ));
  thirdblock_SLICE_288 \thirdblock.SLICE_288 ( .D0(\thirdblock.counter[10] ), 
    .C0(\thirdblock.counter[5] ), .B0(\thirdblock.counter[12] ), 
    .F0(\thirdblock.n20 ));
  thirdblock_SLICE_290 \thirdblock.SLICE_290 ( .D1(\thirdblock.counter[16] ), 
    .C1(\thirdblock.n7 ), .B1(\thirdblock.counter[7] ), .A1(\thirdblock.n26 ), 
    .D0(\thirdblock.counter[9] ), .C0(\thirdblock.counter[15] ), 
    .F0(\thirdblock.n7 ), .F1(\thirdblock.n13_adj_672 ));
  thirdblock_SLICE_292 \thirdblock.SLICE_292 ( .D1(\thirdblock.n13_adj_672 ), 
    .C1(\thirdblock.n6 ), .D0(\output[0] ), .C0(\output[1] ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n6 ), .F1(\thirdblock.n6062 ));
  thirdblock_SLICE_296 \thirdblock.SLICE_296 ( .D1(\thirdblock.n338 ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.n332 ), .C0(\thirdblock.n338 ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n677 ), .F1(\thirdblock.fruit_tl_col_2__0__N_327 ));
  thirdblock_start_screen_SLICE_298 \thirdblock.start_screen.SLICE_298 ( 
    .D1(\col[6] ), .C1(\thirdblock.start_screen.n2379 ), .B1(\row[9] ), 
    .A1(\row[3] ), .D0(\row[5] ), .C0(\row[6] ), .B0(\row[7] ), 
    .F0(\thirdblock.start_screen.n2379 ), .F1(\thirdblock.start_screen.n10 ));
  thirdblock_start_screen_SLICE_300 \thirdblock.start_screen.SLICE_300 ( 
    .D1(n46), .C1(\row[4] ), .B1(\col[9] ), .A1(\row[8] ), .D0(\col[7] ), 
    .C0(\col[8] ), .B0(\thirdblock.start_screen.n10 ), 
    .A0(\thirdblock.start_screen.n5795 ), .F0(startscreenRGB_3__N_77), 
    .F1(\thirdblock.start_screen.n5795 ));
  secondblock_SLICE_302 \secondblock.SLICE_302 ( .D1(\col[9] ), 
    .C1(\secondblock.n2429 ), .B1(\col[8] ), .A1(\row[2] ), .D0(\row[4] ), 
    .B0(\row[8] ), .F0(\secondblock.n2429 ), .F1(n12));
  secondblock_SLICE_304 \secondblock.SLICE_304 ( .D1(\col[7] ), 
    .C1(\secondblock.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .F0(\secondblock.n4 ), .F1(n5798));
  secondblock_SLICE_306 \secondblock.SLICE_306 ( .C1(n3901), .A1(row_0__N_30), 
    .D0(\secondblock.n4 ), .C0(\col[7] ), .B0(\col[8] ), .A0(\col[9] ), 
    .F0(n3901), .F1(col_0__N_50));
  secondblock_SLICE_308 \secondblock.SLICE_308 ( .D1(\row[1] ), .C1(n2268), 
    .A1(\row[9] ), .D0(\row[6] ), .C0(\row[5] ), .B0(\row[8] ), .A0(\row[7] ), 
    .F0(n2268), .F1(\secondblock.VSYNC_c_N_646 ));
  secondblock_SLICE_310 \secondblock.SLICE_310 ( .D1(\col[7] ), 
    .C1(\secondblock.n6088 ), .B1(\col[6] ), .A1(\row[3] ), .D0(\row[5] ), 
    .C0(\row[6] ), .B0(\row[7] ), .A0(\row[9] ), .F0(\secondblock.n6088 ), 
    .F1(n6092));
  nesblock_SLICE_312 \nesblock.SLICE_312 ( .D1(n6092), .C1(\nesblock.n12_c ), 
    .B1(\col[5] ), .A1(n12), .D0(\col[3] ), .C0(\col[2] ), .B0(\col[4] ), 
    .F0(\nesblock.n12_c ), .F1(startscreenRGB_0__N_81));
  nesblock_SLICE_314 \nesblock.SLICE_314 ( .D1(NESclk_c), 
    .C1(\nesblock.NEScount[3] ), .A1(\nesblock.CTRLclk_c_N_647 ), 
    .D0(\nesblock.NEScount[0] ), .C0(\nesblock.NEScount[4] ), 
    .F0(\nesblock.latch_c_N_650 ), .F1(CTRLclk_c));
  nesblock_SLICE_315 \nesblock.SLICE_315 ( .D1(\nesblock.NEScount[1] ), 
    .C1(\nesblock.latch_c_N_649 ), .B1(\nesblock.latch_c_N_650 ), 
    .A1(\nesblock.NEScount[5] ), .D0(\nesblock.NEScount[2] ), 
    .C0(\nesblock.NEScount[6] ), .B0(\nesblock.NEScount[3] ), 
    .A0(\nesblock.NEScount[7] ), .F0(\nesblock.latch_c_N_649 ), .F1(latch_c));
  nesblock_SLICE_316 \nesblock.SLICE_316 ( .D1(\nesblock.NEScount[1] ), 
    .C1(\nesblock.CTRLclk_c_N_647 ), .D0(\nesblock.NEScount[4] ), 
    .C0(\nesblock.NEScount[5] ), .B0(\nesblock.NEScount[6] ), 
    .A0(\nesblock.NEScount[7] ), .F0(\nesblock.CTRLclk_c_N_647 ), 
    .F1(\nesblock.n7 ));
  thirdblock_SLICE_318 \thirdblock.SLICE_318 ( .D1(\thirdblock.swap_fruit[1] ), 
    .C1(\thirdblock.swap_fruit[0] ), .A1(\thirdblock.swap_fruit[2] ), 
    .D0(\thirdblock.swap_fruit[2] ), .C0(\thirdblock.swap_fruit[1] ), 
    .B0(\thirdblock.swap_fruit[0] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n42 ), .F1(\thirdblock.n5549 ));
  thirdblock_SLICE_320 \thirdblock.SLICE_320 ( 
    .D0(\thirdblock.button_prev[5] ), .C0(\thirdblock.button_prev[7] ), 
    .B0(\thirdblock.button_prev[2] ), .A0(\thirdblock.button_prev[4] ), 
    .F0(\thirdblock.n10_adj_662 ));
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_324 
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.SLICE_324 ( 
    .DI1(\thirdblock.active_fruit_type[2].sig_016.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_type[2] ), .D0(\thirdblock.fruit_type[1][1] ), 
    .C0(\thirdblock.fruit_type[1][0] ), .B0(\thirdblock.fruit_type[1][2] ), 
    .CE(\thirdblock.fruit_type_1__0__N_330 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_type[1][2] ), 
    .F0(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.n9 ), 
    .F1(\thirdblock.active_fruit_type[2].sig_016.FeedThruLUT ));
  thirdblock_active_fruit_SLICE_325 \thirdblock.active_fruit.SLICE_325 ( 
    .DI1(\thirdblock.active_fruit_type_2__N_122 ), .D1(\thirdblock.n5807 ), 
    .C1(\thirdblock.active_fruit_type[1] ), 
    .B1(\thirdblock.active_fruit_type[2] ), .A1(\thirdblock.n2404 ), 
    .D0(\thirdblock.active_fruit_type[1] ), 
    .C0(\thirdblock.active_fruit_type[2] ), 
    .B0(\thirdblock.active_fruit_type[0] ), 
    .LSR(\thirdblock.active_fruit_type_2__N_123 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_type[2] ), 
    .F0(\thirdblock.active_fruit.n5759 ), 
    .F1(\thirdblock.active_fruit_type_2__N_122 ));
  thirdblock_SLICE_327 \thirdblock.SLICE_327 ( .D1(\thirdblock.game_state[1] ), 
    .B1(\thirdblock.game_state[0] ), .D0(\thirdblock.active_fruit_tl_row[7] ), 
    .C0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.active_fruit_tl_row_7__N_87 ), 
    .F1(\thirdblock.swap_fruit_1__N_74 ));
  thirdblock_SLICE_332 \thirdblock.SLICE_332 ( 
    .D1(\thirdblock.fruit_tl_col[1][1] ), .D0(\thirdblock.n818 ), 
    .C0(\thirdblock.n830 ), .B0(\thirdblock.fruit_tl_col[2][1] ), 
    .A0(\thirdblock.fruit_tl_col[1][1] ), .F0(\thirdblock.n831[1] ), 
    .F1(\thirdblock.fruit_relative_col_1__9__N_452[1] ));
  thirdblock_SLICE_333 \thirdblock.SLICE_333 ( .D1(\thirdblock.n830 ), 
    .C1(\thirdblock.n818 ), .B1(\thirdblock.fruit_tl_col[2][3] ), 
    .A1(\thirdblock.fruit_tl_col[1][3] ), .D0(\thirdblock.n818 ), 
    .C0(\thirdblock.n830 ), .B0(\thirdblock.fruit_tl_col[2][2] ), 
    .A0(\thirdblock.fruit_tl_col[1][2] ), .F0(\thirdblock.n831[2] ), 
    .F1(\thirdblock.n831[3] ));
  thirdblock_SLICE_335 \thirdblock.SLICE_335 ( .D1(\thirdblock.n830 ), 
    .C1(\thirdblock.n818 ), .B1(\thirdblock.fruit_tl_col[2][5] ), 
    .A1(\thirdblock.fruit_tl_col[1][5] ), .D0(\thirdblock.n818 ), 
    .C0(\thirdblock.n830 ), .B0(\thirdblock.fruit_tl_col[1][4] ), 
    .A0(\thirdblock.fruit_tl_col[2][4] ), .F0(\thirdblock.n831[4] ), 
    .F1(\thirdblock.n831[5] ));
  thirdblock_SLICE_337 \thirdblock.SLICE_337 ( 
    .DI1(\thirdblock.active_fruit_tl_col[6].sig_019.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_tl_col[6] ), .D0(\thirdblock.n818 ), 
    .C0(\thirdblock.n830 ), .B0(\thirdblock.fruit_tl_col[2][6] ), 
    .A0(\thirdblock.fruit_tl_col[1][6] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .LSR(\thirdblock.fruit_tl_col_2__0__N_327 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[2][6] ), .F0(\thirdblock.n831[6] ), 
    .F1(\thirdblock.active_fruit_tl_col[6].sig_019.FeedThruLUT ));
  thirdblock_SLICE_338 \thirdblock.SLICE_338 ( 
    .DI1(\thirdblock.fruit_tl_col_2__9__N_308[7] ), 
    .D1(\thirdblock.active_fruit_tl_col[7] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n1304 ), 
    .D0(\thirdblock.n830 ), .C0(\thirdblock.n818 ), 
    .B0(\thirdblock.fruit_tl_col[1][7] ), .A0(\thirdblock.fruit_tl_col[2][7] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[2][7] ), .F0(\thirdblock.n831[7] ), 
    .F1(\thirdblock.fruit_tl_col_2__9__N_308[7] ));
  thirdblock_SLICE_339 \thirdblock.SLICE_339 ( 
    .DI1(\thirdblock.active_fruit_tl_col[8].sig_020.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[8] ), .D0(\thirdblock.n818 ), 
    .C0(\thirdblock.n830 ), .B0(\thirdblock.fruit_tl_col[2][8] ), 
    .A0(\thirdblock.fruit_tl_col[1][8] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .LSR(\thirdblock.fruit_tl_col_2__0__N_327 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[2][8] ), .F0(\thirdblock.n831[8] ), 
    .F1(\thirdblock.active_fruit_tl_col[8].sig_020.FeedThruLUT ));
  thirdblock_SLICE_340 \thirdblock.SLICE_340 ( 
    .DI1(\thirdblock.fruit_tl_col_2__9__N_308[9] ), 
    .D1(\thirdblock.game_state[0] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.active_fruit_tl_col[9] ), .A1(\thirdblock.n1304 ), 
    .D0(\thirdblock.n830 ), .C0(\thirdblock.n818 ), 
    .B0(\thirdblock.fruit_tl_col[1][9] ), .A0(\thirdblock.fruit_tl_col[2][9] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[2][9] ), .F0(\thirdblock.n831[9] ), 
    .F1(\thirdblock.fruit_tl_col_2__9__N_308[9] ));
  secondblock_SLICE_343 \secondblock.SLICE_343 ( 
    .D1(\secondblock.VSYNC_c_N_646 ), .C1(\row[3] ), .B1(\row[2] ), 
    .A1(\row[4] ), .D0(\row[3] ), .C0(\row[2] ), .B0(\row[0] ), .A0(\row[1] ), 
    .F0(\secondblock.n5502 ), .F1(VSYNC_c));
  thirdblock_SLICE_344 \thirdblock.SLICE_344 ( 
    .C1(\thirdblock.active_fruit_tl_row[8] ), .D0(\thirdblock.n4_adj_661 ), 
    .C0(\thirdblock.n4_adj_660 ), .B0(\thirdblock.active_fruit_tl_row[8] ), 
    .A0(\thirdblock.active_fruit_tl_row[9] ), .F0(\thirdblock.n3903 ), 
    .F1(\thirdblock.active_fruit_relative_row_9__N_136[8] ));
  thirdblock_SLICE_345 \thirdblock.SLICE_345 ( 
    .D0(\thirdblock.active_fruit_tl_row[6] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[6] ));
  thirdblock_SLICE_348 \thirdblock.SLICE_348 ( 
    .D1(\thirdblock.fruit_relative_col[2][3] ), 
    .C1(\thirdblock.fruit_rom_col_2__0__N_573 ), 
    .D0(\thirdblock.fruit_relative_col[2][2] ), 
    .B0(\thirdblock.fruit_rom_col_2__0__N_573 ), 
    .F0(\thirdblock.fruit_rom_col[2][1] ), 
    .F1(\thirdblock.fruit_rom_col[2][2] ));
  thirdblock_SLICE_350 \thirdblock.SLICE_350 ( 
    .D1(\thirdblock.fruit_relative_col[2][5] ), 
    .C1(\thirdblock.fruit_rom_col_2__0__N_573 ), 
    .D0(\thirdblock.fruit_relative_col[2][4] ), 
    .B0(\thirdblock.fruit_rom_col_2__0__N_573 ), 
    .F0(\thirdblock.fruit_rom_col[2][3] ), 
    .F1(\thirdblock.fruit_rom_col[2][4] ));
  thirdblock_SLICE_352 \thirdblock.SLICE_352 ( 
    .D1(\thirdblock.fruit_relative_row[2][3] ), 
    .C1(\thirdblock.fruit_rom_row_2__0__N_563 ), 
    .D0(\thirdblock.fruit_relative_row[2][2] ), 
    .B0(\thirdblock.fruit_rom_row_2__0__N_563 ), 
    .F0(\thirdblock.fruit_rom_row[2][1] ), 
    .F1(\thirdblock.fruit_rom_row[2][2] ));
  thirdblock_SLICE_354 \thirdblock.SLICE_354 ( 
    .D1(\thirdblock.fruit_relative_row[2][5] ), 
    .C1(\thirdblock.fruit_rom_row_2__0__N_563 ), 
    .D0(\thirdblock.fruit_relative_row[2][4] ), 
    .B0(\thirdblock.fruit_rom_row_2__0__N_563 ), 
    .F0(\thirdblock.fruit_rom_row[2][3] ), 
    .F1(\thirdblock.fruit_rom_row[2][4] ));
  thirdblock_SLICE_356 \thirdblock.SLICE_356 ( 
    .D1(\thirdblock.fruit_relative_row[1][3] ), 
    .C1(\thirdblock.fruit_rom_row_1__0__N_558 ), 
    .D0(\thirdblock.fruit_relative_row[1][2] ), 
    .B0(\thirdblock.fruit_rom_row_1__0__N_558 ), 
    .F0(\thirdblock.fruit_rom_row[1][1] ), 
    .F1(\thirdblock.fruit_rom_row[1][2] ));
  thirdblock_SLICE_358 \thirdblock.SLICE_358 ( 
    .D1(\thirdblock.fruit_relative_row[1][5] ), 
    .C1(\thirdblock.fruit_rom_row_1__0__N_558 ), 
    .D0(\thirdblock.fruit_relative_row[1][4] ), 
    .B0(\thirdblock.fruit_rom_row_1__0__N_558 ), 
    .F0(\thirdblock.fruit_rom_row[1][3] ), 
    .F1(\thirdblock.fruit_rom_row[1][4] ));
  thirdblock_SLICE_360 \thirdblock.SLICE_360 ( 
    .D1(\thirdblock.fruit_relative_col[1][3] ), 
    .C1(\thirdblock.fruit_rom_col_1__0__N_568 ), 
    .D0(\thirdblock.fruit_rom_col_1__0__N_568 ), 
    .C0(\thirdblock.fruit_relative_col[1][2] ), 
    .F0(\thirdblock.fruit_rom_col[1][1] ), 
    .F1(\thirdblock.fruit_rom_col[1][2] ));
  thirdblock_SLICE_362 \thirdblock.SLICE_362 ( 
    .C1(\thirdblock.fruit_relative_col[1][5] ), 
    .A1(\thirdblock.fruit_rom_col_1__0__N_568 ), 
    .D0(\thirdblock.fruit_rom_col_1__0__N_568 ), 
    .C0(\thirdblock.fruit_relative_col[1][4] ), 
    .F0(\thirdblock.fruit_rom_col[1][3] ), 
    .F1(\thirdblock.fruit_rom_col[1][4] ));
  thirdblock_SLICE_364 \thirdblock.SLICE_364 ( 
    .D1(\thirdblock.active_fruit_relative_col[3] ), 
    .C1(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .D0(\thirdblock.active_fruit_relative_col[2] ), 
    .B0(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .F0(\thirdblock.active_fruit_rom_col[1] ), 
    .F1(\thirdblock.active_fruit_rom_col[2] ));
  thirdblock_SLICE_366 \thirdblock.SLICE_366 ( 
    .D1(\thirdblock.active_fruit_relative_col[5] ), 
    .C1(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .D0(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .C0(\thirdblock.active_fruit_relative_col[4] ), 
    .F0(\thirdblock.active_fruit_rom_col[3] ), 
    .F1(\thirdblock.active_fruit_rom_col[4] ));
  thirdblock_SLICE_368 \thirdblock.SLICE_368 ( 
    .D1(\thirdblock.active_fruit_relative_row[3] ), 
    .C1(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .D0(\thirdblock.active_fruit_relative_row[2] ), 
    .B0(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .F0(\thirdblock.active_fruit_rom_row[1] ), 
    .F1(\thirdblock.active_fruit_rom_row[2] ));
  thirdblock_SLICE_370 \thirdblock.SLICE_370 ( 
    .D1(\thirdblock.active_fruit_relative_row[5] ), 
    .C1(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .D0(\thirdblock.active_fruit_relative_row[4] ), 
    .B0(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .F0(\thirdblock.active_fruit_rom_row[3] ), 
    .F1(\thirdblock.active_fruit_rom_row[4] ));
  thirdblock_SLICE_372 \thirdblock.SLICE_372 ( .D0(\thirdblock.n10 ), 
    .C0(\thirdblock.swap_fruit[0] ), .B0(\thirdblock.swap_fruit[1] ), 
    .F0(\thirdblock.fruit_type_1__0__N_330 ));
  thirdblock_SLICE_373 \thirdblock.SLICE_373 ( 
    .C1(\thirdblock.fruit_tl_col[2][7] ), .D0(\thirdblock.fruit_tl_col[2][5] ), 
    .F0(\thirdblock.fruit_relative_col_2__9__N_504[5] ), 
    .F1(\thirdblock.fruit_relative_col_2__9__N_504[7] ));
  thirdblock_SLICE_374 \thirdblock.SLICE_374 ( 
    .D1(\thirdblock.fruit_tl_col[2][8] ), .D0(\thirdblock.fruit_tl_col[2][4] ), 
    .F0(\thirdblock.fruit_relative_col_2__9__N_504[4] ), 
    .F1(\thirdblock.fruit_relative_col_2__9__N_504[8] ));
  thirdblock_SLICE_376 \thirdblock.SLICE_376 ( 
    .D1(\thirdblock.fruit_tl_row[2][4] ), .C0(\thirdblock.fruit_tl_row[2][1] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[1] ), 
    .F1(\thirdblock.fruit_relative_row_2__9__N_400[4] ));
  thirdblock_SLICE_377 \thirdblock.SLICE_377 ( 
    .C1(\thirdblock.fruit_tl_row[2][3] ), .C0(\thirdblock.fruit_tl_row[2][0] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[0] ), 
    .F1(\thirdblock.fruit_relative_row_2__9__N_400[3] ));
  thirdblock_SLICE_378 \thirdblock.SLICE_378 ( 
    .DI1(\thirdblock.active_fruit_tl_row[6].sig_014.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[6] ), .D0(\thirdblock.n332 ), 
    .C0(\thirdblock.fruit_tl_row[1][6] ), 
    .A0(\thirdblock.active_fruit_tl_row[6] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .LSR(\thirdblock.fruit_tl_col_1__0__N_307 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[1][6] ), .F0(\thirdblock.n4814 ), 
    .F1(\thirdblock.active_fruit_tl_row[6].sig_014.FeedThruLUT ));
  thirdblock_SLICE_379 \thirdblock.SLICE_379 ( 
    .C1(\thirdblock.active_fruit_tl_row[5] ), .D0(\thirdblock.n332 ), 
    .C0(\thirdblock.fruit_tl_row[1][5] ), 
    .B0(\thirdblock.active_fruit_tl_row[5] ), .F0(\thirdblock.n4816 ), 
    .F1(\thirdblock.active_fruit_relative_row_9__N_136[5] ));
  thirdblock_SLICE_380 \thirdblock.SLICE_380 ( 
    .DI1(\thirdblock.active_fruit_tl_row[8].sig_007.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_tl_row[8] ), 
    .D0(\thirdblock.fruit_tl_row[1][8] ), .C0(\thirdblock.n332 ), 
    .B0(\thirdblock.active_fruit_tl_row[8] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .LSR(\thirdblock.fruit_tl_col_1__0__N_307 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[1][8] ), .F0(\thirdblock.n4810 ), 
    .F1(\thirdblock.active_fruit_tl_row[8].sig_007.FeedThruLUT ));
  thirdblock_SLICE_381 \thirdblock.SLICE_381 ( 
    .DI1(\thirdblock.fruit_tl_row_1__9__N_248[7] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n5_adj_673 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.active_fruit_tl_row[7] ), .D0(\thirdblock.n332 ), 
    .C0(\thirdblock.fruit_tl_row[1][7] ), 
    .B0(\thirdblock.active_fruit_tl_row[7] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[1][7] ), .F0(\thirdblock.n4812 ), 
    .F1(\thirdblock.fruit_tl_row_1__9__N_248[7] ));
  thirdblock_SLICE_384 \thirdblock.SLICE_384 ( 
    .D0(\thirdblock.fruit_tl_row[2][2] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[2] ));
  thirdblock_SLICE_385 \thirdblock.SLICE_385 ( 
    .D0(\thirdblock.fruit_tl_row[2][5] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[5] ));
  thirdblock_SLICE_386 \thirdblock.SLICE_386 ( 
    .C1(\thirdblock.fruit_tl_col[2][1] ), .D0(\thirdblock.fruit_tl_col[2][6] ), 
    .F0(\thirdblock.fruit_relative_col_2__9__N_504[6] ), 
    .F1(\thirdblock.fruit_relative_col_2__9__N_504[1] ));
  thirdblock_SLICE_387 \thirdblock.SLICE_387 ( 
    .D1(\thirdblock.active_fruit_tl_row[2] ), 
    .D0(\thirdblock.fruit_tl_row[1][2] ), .C0(\thirdblock.n332 ), 
    .A0(\thirdblock.active_fruit_tl_row[2] ), .F0(\thirdblock.n4822 ), 
    .F1(\thirdblock.active_fruit_relative_row_2__N_178 ));
  thirdblock_SLICE_389 \thirdblock.SLICE_389 ( 
    .DI1(\thirdblock.fruit_tl_row_2__9__N_268[7] ), 
    .D1(\thirdblock.active_fruit_tl_row[7] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n1304 ), 
    .D0(\thirdblock.fruit_tl_row[2][7] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[2][7] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[7] ), 
    .F1(\thirdblock.fruit_tl_row_2__9__N_268[7] ));
  thirdblock_SLICE_390 \thirdblock.SLICE_390 ( 
    .DI1(\thirdblock.active_fruit_tl_row_1__N_98 ), .D1(\thirdblock.n57[1] ), 
    .C1(\thirdblock.fruit_tl_row[2][1] ), .B1(\thirdblock.n338 ), 
    .A1(\thirdblock.n2404 ), .D0(\thirdblock.fruit_tl_row[1][1] ), 
    .C0(\thirdblock.active_fruit_tl_row[1] ), .B0(\thirdblock.n332 ), 
    .LSR(\thirdblock.active_fruit_tl_row_1__N_99 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[1] ), .F0(\thirdblock.n4824 ), 
    .F1(\thirdblock.active_fruit_tl_row_1__N_98 ));
  thirdblock_SLICE_391 \thirdblock.SLICE_391 ( 
    .D0(\thirdblock.fruit_tl_col[2][9] ), 
    .F0(\thirdblock.fruit_relative_col_2__9__N_504[9] ));
  thirdblock_SLICE_392 \thirdblock.SLICE_392 ( 
    .DI1(\thirdblock.active_fruit_tl_row[6].sig_010.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[6] ), 
    .D0(\thirdblock.fruit_tl_row[2][6] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .LSR(\thirdblock.fruit_tl_col_2__0__N_327 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[2][6] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[6] ), 
    .F1(\thirdblock.active_fruit_tl_row[6].sig_010.FeedThruLUT ));
  thirdblock_SLICE_393 \thirdblock.SLICE_393 ( 
    .DI1(\thirdblock.fruit_tl_row_1__9__N_248[9] ), 
    .D1(\thirdblock.game_state[0] ), .C1(\thirdblock.n5_adj_673 ), 
    .B1(\thirdblock.active_fruit_tl_row[9] ), .A1(\thirdblock.n1306 ), 
    .D0(\thirdblock.fruit_tl_row[1][9] ), 
    .C0(\thirdblock.active_fruit_tl_row[9] ), .B0(\thirdblock.n332 ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[1][9] ), .F0(\thirdblock.n4808 ), 
    .F1(\thirdblock.fruit_tl_row_1__9__N_248[9] ));
  thirdblock_SLICE_394 \thirdblock.SLICE_394 ( 
    .C1(\thirdblock.active_fruit_tl_col[9] ), 
    .D0(\thirdblock.fruit_tl_row[2][9] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[9] ), 
    .F1(\thirdblock.active_fruit_relative_col_9__N_188[9] ));
  thirdblock_SLICE_395 \thirdblock.SLICE_395 ( 
    .DI1(\thirdblock.active_fruit_tl_row[8].sig_009.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_tl_row[8] ), 
    .D0(\thirdblock.fruit_tl_row[2][8] ), 
    .CE(\thirdblock.fruit_tl_col_2__0__N_326 ), 
    .LSR(\thirdblock.fruit_tl_col_2__0__N_327 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_row[2][8] ), 
    .F0(\thirdblock.fruit_relative_row_2__9__N_400[8] ), 
    .F1(\thirdblock.active_fruit_tl_row[8].sig_009.FeedThruLUT ));
  thirdblock_SLICE_398 \thirdblock.SLICE_398 ( 
    .D1(\thirdblock.fruit_tl_col[1][4] ), .D0(\thirdblock.fruit_tl_col[1][0] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[0] ), 
    .F1(\thirdblock.fruit_relative_col_1__9__N_452[4] ));
  thirdblock_SLICE_399 \thirdblock.SLICE_399 ( 
    .DI1(\thirdblock.active_fruit_tl_row_4__N_92 ), 
    .D1(\thirdblock.fruit_tl_row[2][4] ), .C1(\thirdblock.n57[4] ), 
    .B1(\thirdblock.n338 ), .A1(\thirdblock.n2404 ), .D0(\thirdblock.n332 ), 
    .C0(\thirdblock.active_fruit_tl_row[4] ), 
    .B0(\thirdblock.fruit_tl_row[1][4] ), 
    .LSR(\thirdblock.active_fruit_tl_row_4__N_93 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[4] ), .F0(\thirdblock.n4818 ), 
    .F1(\thirdblock.active_fruit_tl_row_4__N_92 ));
  thirdblock_SLICE_400 \thirdblock.SLICE_400 ( 
    .C1(\thirdblock.fruit_tl_col[1][2] ), .D0(\thirdblock.fruit_tl_col[1][3] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[3] ), 
    .F1(\thirdblock.fruit_relative_col_1__9__N_452[2] ));
  thirdblock_SLICE_401 \thirdblock.SLICE_401 ( 
    .D1(\thirdblock.active_fruit_tl_row[3] ), .D0(\thirdblock.n332 ), 
    .C0(\thirdblock.fruit_tl_row[1][3] ), 
    .A0(\thirdblock.active_fruit_tl_row[3] ), .F0(\thirdblock.n4820 ), 
    .F1(\thirdblock.active_fruit_relative_row_9__N_136[3] ));
  thirdblock_SLICE_403 \thirdblock.SLICE_403 ( 
    .D1(\thirdblock.fruit_tl_col[2][3] ), .D0(\thirdblock.fruit_tl_col[1][5] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[5] ), 
    .F1(\thirdblock.fruit_relative_col_2__9__N_504[3] ));
  thirdblock_SLICE_404 \thirdblock.SLICE_404 ( 
    .D1(\thirdblock.fruit_tl_row[1][2] ), 
    .D0(\thirdblock.active_fruit_tl_row[1] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[1] ), 
    .F1(\thirdblock.fruit_relative_row_1__9__N_348[2] ));
  thirdblock_SLICE_406 \thirdblock.SLICE_406 ( 
    .C0(\thirdblock.active_fruit_tl_row[0] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[0] ));
  thirdblock_SLICE_407 \thirdblock.SLICE_407 ( 
    .D1(\thirdblock.fruit_tl_row[1][6] ), .D0(\thirdblock.fruit_tl_row[1][1] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[1] ), 
    .F1(\thirdblock.fruit_relative_row_1__9__N_348[6] ));
  thirdblock_SLICE_408 \thirdblock.SLICE_408 ( 
    .D1(\thirdblock.fruit_tl_row[1][0] ), .C1(\thirdblock.n332 ), 
    .A1(\thirdblock.active_fruit_tl_row[0] ), 
    .C0(\thirdblock.fruit_tl_row[1][0] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[0] ), 
    .F1(\thirdblock.n4826 ));
  thirdblock_SLICE_411 \thirdblock.SLICE_411 ( 
    .C1(\thirdblock.fruit_tl_row[1][5] ), .D0(\thirdblock.fruit_tl_row[1][3] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[3] ), 
    .F1(\thirdblock.fruit_relative_row_1__9__N_348[5] ));
  thirdblock_SLICE_414 \thirdblock.SLICE_414 ( 
    .C0(\thirdblock.active_fruit_tl_row[4] ), 
    .F0(\thirdblock.active_fruit_relative_row_4__N_166 ));
  thirdblock_SLICE_415 \thirdblock.SLICE_415 ( 
    .DI1(\thirdblock.active_fruit_tl_row_7__N_86 ), 
    .D1(\thirdblock.fruit_tl_row[2][7] ), .C1(\thirdblock.n57[7] ), 
    .B1(\thirdblock.n338 ), .A1(\thirdblock.n2404 ), 
    .D0(\thirdblock.active_fruit_tl_row[7] ), 
    .LSR(\thirdblock.active_fruit_tl_row_7__N_87 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[7] ), 
    .F0(\thirdblock.active_fruit_relative_row_6__N_156 ), 
    .F1(\thirdblock.active_fruit_tl_row_7__N_86 ));
  thirdblock_SLICE_416 \thirdblock.SLICE_416 ( 
    .DI1(\thirdblock.fruit_tl_col_1__9__N_288[7] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n5_adj_673 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.active_fruit_tl_col[7] ), 
    .D0(\thirdblock.fruit_tl_col[1][7] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[1][7] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[7] ), 
    .F1(\thirdblock.fruit_tl_col_1__9__N_288[7] ));
  thirdblock_SLICE_417 \thirdblock.SLICE_417 ( 
    .DI1(\thirdblock.active_fruit_tl_col[6].sig_006.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[6] ), 
    .D0(\thirdblock.fruit_tl_col[1][6] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .LSR(\thirdblock.fruit_tl_col_1__0__N_307 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[1][6] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[6] ), 
    .F1(\thirdblock.active_fruit_tl_col[6].sig_006.FeedThruLUT ));
  thirdblock_SLICE_418 \thirdblock.SLICE_418 ( 
    .DI1(\thirdblock.fruit_tl_col_1__9__N_288[9] ), .D1(\thirdblock.n1306 ), 
    .C1(\thirdblock.n5_adj_673 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.active_fruit_tl_col[9] ), 
    .D0(\thirdblock.fruit_tl_col[1][9] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[1][9] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[9] ), 
    .F1(\thirdblock.fruit_tl_col_1__9__N_288[9] ));
  thirdblock_SLICE_419 \thirdblock.SLICE_419 ( 
    .DI1(\thirdblock.active_fruit_tl_col[8].sig_005.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[8] ), 
    .D0(\thirdblock.fruit_tl_col[1][8] ), 
    .CE(\thirdblock.fruit_tl_col_1__0__N_306 ), 
    .LSR(\thirdblock.fruit_tl_col_1__0__N_307 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_tl_col[1][8] ), 
    .F0(\thirdblock.fruit_relative_col_1__9__N_452[8] ), 
    .F1(\thirdblock.active_fruit_tl_col[8].sig_005.FeedThruLUT ));
  thirdblock_SLICE_421 \thirdblock.SLICE_421 ( 
    .D0(\thirdblock.fruit_tl_row[1][4] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[4] ));
  thirdblock_SLICE_422 \thirdblock.SLICE_422 ( 
    .D0(\thirdblock.active_fruit_tl_row[9] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[9] ));
  thirdblock_SLICE_424 \thirdblock.SLICE_424 ( 
    .D0(\thirdblock.fruit_tl_row[1][7] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[7] ));
  thirdblock_SLICE_427 \thirdblock.SLICE_427 ( 
    .D0(\thirdblock.fruit_tl_row[1][9] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[9] ));
  thirdblock_SLICE_428 \thirdblock.SLICE_428 ( 
    .D0(\thirdblock.fruit_tl_row[1][8] ), 
    .F0(\thirdblock.fruit_relative_row_1__9__N_348[8] ));
  thirdblock_SLICE_429 \thirdblock.SLICE_429 ( 
    .D0(\thirdblock.active_fruit_tl_col[1] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[1] ));
  thirdblock_SLICE_430 \thirdblock.SLICE_430 ( 
    .C1(\thirdblock.active_fruit_tl_col[4] ), 
    .D0(\thirdblock.active_fruit_tl_col[0] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[0] ), 
    .F1(\thirdblock.active_fruit_relative_col_4__N_218 ));
  thirdblock_SLICE_431 \thirdblock.SLICE_431 ( 
    .D1(\thirdblock.active_fruit_tl_col[2] ), 
    .D0(\thirdblock.active_fruit_tl_col[3] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[3] ), 
    .F1(\thirdblock.active_fruit_relative_col_2__N_230 ));
  thirdblock_SLICE_433 \thirdblock.SLICE_433 ( 
    .D0(\thirdblock.active_fruit_tl_col[5] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[5] ));
  thirdblock_SLICE_435 \thirdblock.SLICE_435 ( 
    .D1(\thirdblock.active_fruit_tl_col[6] ), 
    .D0(\thirdblock.active_fruit_tl_col[7] ), 
    .F0(\thirdblock.active_fruit_relative_col_6__N_208 ), 
    .F1(\thirdblock.active_fruit_relative_col_9__N_188[6] ));
  thirdblock_SLICE_438 \thirdblock.SLICE_438 ( 
    .C0(\thirdblock.active_fruit_tl_col[8] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[8] ));
  thirdblock_SLICE_443 \thirdblock.SLICE_443 ( 
    .D0(\thirdblock.fruit_tl_col[2][2] ), 
    .F0(\thirdblock.fruit_relative_col_2__9__N_504[2] ));
  thirdblock_SLICE_445 \thirdblock.SLICE_445 ( 
    .D1(\thirdblock.active_fruit_tl_row[1] ), .C1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.swap_fruit[0] ), .B0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n1560 ), .F1(\thirdblock.active_fruit_tl_row_1__N_99 ));
  thirdblock_SLICE_446 \thirdblock.SLICE_446 ( 
    .DI1(\thirdblock.active_fruit_tl_row_0__N_100 ), .D1(\thirdblock.n57[0] ), 
    .C1(\thirdblock.fruit_tl_row[2][0] ), .B1(\thirdblock.n338 ), 
    .A1(\thirdblock.n2404 ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.active_fruit_tl_row[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_0__N_101 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[0] ), 
    .F0(\thirdblock.active_fruit_tl_row_0__N_101 ), 
    .F1(\thirdblock.active_fruit_tl_row_0__N_100 ));
  thirdblock_SLICE_448 \thirdblock.SLICE_448 ( 
    .DI1(\thirdblock.active_fruit_tl_row_2__N_96 ), 
    .D1(\thirdblock.fruit_tl_row[2][2] ), .C1(\thirdblock.n57[2] ), 
    .B1(\thirdblock.n338 ), .A1(\thirdblock.n2404 ), 
    .D0(\thirdblock.active_fruit_tl_row[2] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_2__N_97 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[2] ), 
    .F0(\thirdblock.active_fruit_tl_row_2__N_97 ), 
    .F1(\thirdblock.active_fruit_tl_row_2__N_96 ));
  thirdblock_SLICE_449 \thirdblock.SLICE_449 ( 
    .DI1(\thirdblock.active_fruit_tl_row_3__N_94 ), .D1(\thirdblock.n57[3] ), 
    .C1(\thirdblock.fruit_tl_row[2][3] ), .B1(\thirdblock.n338 ), 
    .A1(\thirdblock.n2404 ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.active_fruit_tl_row[3] ), .A0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.active_fruit_tl_row_3__N_95 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[3] ), 
    .F0(\thirdblock.active_fruit_tl_row_3__N_95 ), 
    .F1(\thirdblock.active_fruit_tl_row_3__N_94 ));
  thirdblock_SLICE_450 \thirdblock.SLICE_450 ( 
    .D1(\thirdblock.active_fruit_type[2] ), .C1(\thirdblock.game_state[0] ), 
    .B1(\thirdblock.game_state[1] ), .D0(\thirdblock.active_fruit_tl_row[4] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.active_fruit_tl_row_4__N_93 ), 
    .F1(\thirdblock.active_fruit_type_2__N_123 ));
  thirdblock_SLICE_451 \thirdblock.SLICE_451 ( 
    .DI1(\thirdblock.active_fruit_tl_row_5__N_90 ), 
    .D1(\thirdblock.fruit_tl_row[2][5] ), .C1(\thirdblock.n57[5] ), 
    .B1(\thirdblock.n338 ), .A1(\thirdblock.n2404 ), 
    .D0(\thirdblock.active_fruit_tl_row[5] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_5__N_91 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[5] ), 
    .F0(\thirdblock.active_fruit_tl_row_5__N_91 ), 
    .F1(\thirdblock.active_fruit_tl_row_5__N_90 ));
  thirdblock_SLICE_452 \thirdblock.SLICE_452 ( 
    .DI1(\thirdblock.active_fruit_tl_row_6__N_88 ), .D1(\thirdblock.n57[6] ), 
    .C1(\thirdblock.fruit_tl_row[2][6] ), .B1(\thirdblock.n338 ), 
    .A1(\thirdblock.n2404 ), .D0(\thirdblock.active_fruit_tl_row[6] ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.active_fruit_tl_row_6__N_89 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[6] ), 
    .F0(\thirdblock.active_fruit_tl_row_6__N_89 ), 
    .F1(\thirdblock.active_fruit_tl_row_6__N_88 ));
  thirdblock_SLICE_453 \thirdblock.SLICE_453 ( 
    .DI1(\thirdblock.active_fruit_tl_row_8__N_84 ), 
    .D1(\thirdblock.fruit_tl_row[2][8] ), .C1(\thirdblock.n57[8] ), 
    .B1(\thirdblock.n338 ), .A1(\thirdblock.n2404 ), 
    .D0(\thirdblock.active_fruit_tl_row[8] ), .C0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_8__N_85 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[8] ), 
    .F0(\thirdblock.active_fruit_tl_row_8__N_85 ), 
    .F1(\thirdblock.active_fruit_tl_row_8__N_84 ));
  thirdblock_SLICE_454 \thirdblock.SLICE_454 ( 
    .DI1(\thirdblock.active_fruit_tl_row_9__N_82 ), .D1(\thirdblock.n338 ), 
    .C1(\thirdblock.fruit_tl_row[2][9] ), .B1(\thirdblock.n57[9] ), 
    .A1(\thirdblock.n2404 ), .D0(\thirdblock.active_fruit_tl_row[9] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_9__N_83 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[9] ), 
    .F0(\thirdblock.active_fruit_tl_row_9__N_83 ), 
    .F1(\thirdblock.active_fruit_tl_row_9__N_82 ));
  thirdblock_SLICE_455 \thirdblock.SLICE_455 ( 
    .DI1(\thirdblock.active_fruit_type_1__N_124 ), .D1(\thirdblock.n5807 ), 
    .C1(\thirdblock.active_fruit_type[1] ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.active_fruit_type[1] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_type_1__N_125 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_type[1] ), 
    .F0(\thirdblock.active_fruit_type_1__N_125 ), 
    .F1(\thirdblock.active_fruit_type_1__N_124 ));
  thirdblock_SLICE_457 \thirdblock.SLICE_457 ( 
    .DI1(\thirdblock.active_fruit_type_0__N_126 ), .D1(\thirdblock.n340 ), 
    .C1(\thirdblock.n4 ), .B1(\thirdblock.n2404 ), 
    .A1(\thirdblock.active_fruit_type[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.active_fruit_type[0] ), 
    .LSR(\thirdblock.active_fruit_type_0__N_127 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_type[0] ), 
    .F0(\thirdblock.active_fruit_type_0__N_127 ), 
    .F1(\thirdblock.active_fruit_type_0__N_126 ));
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_458 
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.SLICE_458 ( 
    .DI1(\thirdblock.active_fruit_type[2].sig_018.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_type[2] ), .D0(\thirdblock.fruit_type[2][1] ), 
    .C0(\thirdblock.fruit_type[2][2] ), .B0(\thirdblock.fruit_type[2][0] ), 
    .CE(\thirdblock.fruit_type_2__0__N_333 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_type[2][2] ), 
    .F0(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.n9 ), 
    .F1(\thirdblock.active_fruit_type[2].sig_018.FeedThruLUT ));
  thirdblock_active_fruit_SLICE_459 \thirdblock.active_fruit.SLICE_459 ( 
    .D0(\thirdblock.active_fruit_type[1] ), 
    .C0(\thirdblock.active_fruit_type[2] ), .F0(\thirdblock.n4 ));
  RGB_pad_4__SLICE_461 \RGB_pad[4].SLICE_461 ( .F0(\RGB_pad[4].vcc ));

    thirdblock_gen_fruit_roms_2__fruit_rom_instance_watermelon_fruit_rom_col_2__0__I_0
     
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelon.fruit_rom_col_2__0__I_0 
    ( .RADDR9(\thirdblock.fruit_rom_row[2][4] ), 
    .RADDR8(\thirdblock.fruit_rom_row[2][3] ), 
    .RADDR7(\thirdblock.fruit_rom_row[2][2] ), 
    .RADDR6(\thirdblock.fruit_rom_row[2][1] ), 
    .RADDR5(\thirdblock.fruit_rom_row[2][0] ), 
    .RADDR4(\thirdblock.fruit_rom_col[2][4] ), 
    .RADDR3(\thirdblock.fruit_rom_col[2][3] ), 
    .RADDR2(\thirdblock.fruit_rom_col[2][2] ), 
    .RADDR1(\thirdblock.fruit_rom_col[2][1] ), 
    .RADDR0(\thirdblock.fruit_rom_col[2][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA13(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[0] ));

    thirdblock_gen_fruit_roms_2__fruit_rom_instance_watermelon_fruit_rom_col_2__0__I_0_2
     
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelon.fruit_rom_col_2__0__I_0_2 
    ( .RADDR9(\thirdblock.fruit_rom_row[2][4] ), 
    .RADDR8(\thirdblock.fruit_rom_row[2][3] ), 
    .RADDR7(\thirdblock.fruit_rom_row[2][2] ), 
    .RADDR6(\thirdblock.fruit_rom_row[2][1] ), 
    .RADDR5(\thirdblock.fruit_rom_row[2][0] ), 
    .RADDR4(\thirdblock.fruit_rom_col[2][4] ), 
    .RADDR3(\thirdblock.fruit_rom_col[2][3] ), 
    .RADDR2(\thirdblock.fruit_rom_col[2][2] ), 
    .RADDR1(\thirdblock.fruit_rom_col[2][1] ), 
    .RADDR0(\thirdblock.fruit_rom_col[2][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA5(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.watermelonRGB[4] ));

    thirdblock_gen_fruit_roms_2__fruit_rom_instance_blueberry_fruit_rom_row_2__0__I_0
     
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberry.fruit_rom_row_2__0__I_0 
    ( .RADDR9(\thirdblock.fruit_rom_col[2][4] ), 
    .RADDR8(\thirdblock.fruit_rom_col[2][3] ), 
    .RADDR7(\thirdblock.fruit_rom_col[2][2] ), 
    .RADDR6(\thirdblock.fruit_rom_col[2][1] ), 
    .RADDR5(\thirdblock.fruit_rom_col[2][0] ), 
    .RADDR4(\thirdblock.fruit_rom_row[2][4] ), 
    .RADDR3(\thirdblock.fruit_rom_row[2][3] ), 
    .RADDR2(\thirdblock.fruit_rom_row[2][2] ), 
    .RADDR1(\thirdblock.fruit_rom_row[2][1] ), 
    .RADDR0(\thirdblock.fruit_rom_row[2][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA13(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[0] ));

    thirdblock_gen_fruit_roms_2__fruit_rom_instance_blueberry_fruit_rom_row_2__0__I_0_2
     
    \thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberry.fruit_rom_row_2__0__I_0_2 
    ( .RADDR9(\thirdblock.fruit_rom_col[2][4] ), 
    .RADDR8(\thirdblock.fruit_rom_col[2][3] ), 
    .RADDR7(\thirdblock.fruit_rom_col[2][2] ), 
    .RADDR6(\thirdblock.fruit_rom_col[2][1] ), 
    .RADDR5(\thirdblock.fruit_rom_col[2][0] ), 
    .RADDR4(\thirdblock.fruit_rom_row[2][4] ), 
    .RADDR3(\thirdblock.fruit_rom_row[2][3] ), 
    .RADDR2(\thirdblock.fruit_rom_row[2][2] ), 
    .RADDR1(\thirdblock.fruit_rom_row[2][1] ), 
    .RADDR0(\thirdblock.fruit_rom_row[2][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA5(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[2].fruit_rom_instance.blueberryRGB[4] ));

    thirdblock_gen_fruit_roms_1__fruit_rom_instance_watermelon_fruit_rom_col_1__0__I_0
     
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelon.fruit_rom_col_1__0__I_0 
    ( .RADDR9(\thirdblock.fruit_rom_row[1][4] ), 
    .RADDR8(\thirdblock.fruit_rom_row[1][3] ), 
    .RADDR7(\thirdblock.fruit_rom_row[1][2] ), 
    .RADDR6(\thirdblock.fruit_rom_row[1][1] ), 
    .RADDR5(\thirdblock.fruit_rom_row[1][0] ), 
    .RADDR4(\thirdblock.fruit_rom_col[1][4] ), 
    .RADDR3(\thirdblock.fruit_rom_col[1][3] ), 
    .RADDR2(\thirdblock.fruit_rom_col[1][2] ), 
    .RADDR1(\thirdblock.fruit_rom_col[1][1] ), 
    .RADDR0(\thirdblock.fruit_rom_col[1][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA13(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[0] ));

    thirdblock_gen_fruit_roms_1__fruit_rom_instance_watermelon_fruit_rom_col_1__0__I_0_2
     
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelon.fruit_rom_col_1__0__I_0_2 
    ( .RADDR9(\thirdblock.fruit_rom_row[1][4] ), 
    .RADDR8(\thirdblock.fruit_rom_row[1][3] ), 
    .RADDR7(\thirdblock.fruit_rom_row[1][2] ), 
    .RADDR6(\thirdblock.fruit_rom_row[1][1] ), 
    .RADDR5(\thirdblock.fruit_rom_row[1][0] ), 
    .RADDR4(\thirdblock.fruit_rom_col[1][4] ), 
    .RADDR3(\thirdblock.fruit_rom_col[1][3] ), 
    .RADDR2(\thirdblock.fruit_rom_col[1][2] ), 
    .RADDR1(\thirdblock.fruit_rom_col[1][1] ), 
    .RADDR0(\thirdblock.fruit_rom_col[1][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA5(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.watermelonRGB[4] ));

    thirdblock_gen_fruit_roms_1__fruit_rom_instance_blueberry_fruit_rom_row_1__0__I_0
     
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberry.fruit_rom_row_1__0__I_0 
    ( .RADDR9(\thirdblock.fruit_rom_col[1][4] ), 
    .RADDR8(\thirdblock.fruit_rom_col[1][3] ), 
    .RADDR7(\thirdblock.fruit_rom_col[1][2] ), 
    .RADDR6(\thirdblock.fruit_rom_col[1][1] ), 
    .RADDR5(\thirdblock.fruit_rom_col[1][0] ), 
    .RADDR4(\thirdblock.fruit_rom_row[1][4] ), 
    .RADDR3(\thirdblock.fruit_rom_row[1][3] ), 
    .RADDR2(\thirdblock.fruit_rom_row[1][2] ), 
    .RADDR1(\thirdblock.fruit_rom_row[1][1] ), 
    .RADDR0(\thirdblock.fruit_rom_row[1][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA13(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[0] ));

    thirdblock_gen_fruit_roms_1__fruit_rom_instance_blueberry_fruit_rom_row_1__0__I_0_2
     
    \thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberry.fruit_rom_row_1__0__I_0_2 
    ( .RADDR9(\thirdblock.fruit_rom_col[1][4] ), 
    .RADDR8(\thirdblock.fruit_rom_col[1][3] ), 
    .RADDR7(\thirdblock.fruit_rom_col[1][2] ), 
    .RADDR6(\thirdblock.fruit_rom_col[1][1] ), 
    .RADDR5(\thirdblock.fruit_rom_col[1][0] ), 
    .RADDR4(\thirdblock.fruit_rom_row[1][4] ), 
    .RADDR3(\thirdblock.fruit_rom_row[1][3] ), 
    .RADDR2(\thirdblock.fruit_rom_row[1][2] ), 
    .RADDR1(\thirdblock.fruit_rom_row[1][1] ), 
    .RADDR0(\thirdblock.fruit_rom_row[1][0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA5(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.gen_fruit_roms[1].fruit_rom_instance.blueberryRGB[4] ));
  thirdblock_active_fruit_watermelon_active_fruit_rom_col_0__I_0 
    \thirdblock.active_fruit.watermelon.active_fruit_rom_col_0__I_0 ( 
    .RADDR9(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_row[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_col[0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA13(\thirdblock.active_fruit.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.active_fruit.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.active_fruit.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.active_fruit.watermelonRGB[0] ));
  thirdblock_active_fruit_watermelon_active_fruit_rom_col_0__I_0_2 
    \thirdblock.active_fruit.watermelon.active_fruit_rom_col_0__I_0_2 ( 
    .RADDR9(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_row[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_col[0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA5(\thirdblock.active_fruit.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.active_fruit.watermelonRGB[4] ));
  thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0 
    \thirdblock.active_fruit.blueberry.active_fruit_rom_row_0__I_0 ( 
    .RADDR9(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_col[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_row[0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA13(\thirdblock.active_fruit.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.active_fruit.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.active_fruit.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.active_fruit.blueberryRGB[0] ));
  thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0_2 
    \thirdblock.active_fruit.blueberry.active_fruit_rom_row_0__I_0_2 ( 
    .RADDR9(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_col[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_row[0] ), .RCLKE(\RGB_pad[4].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[4].vcc ), .WCLKE(\RGB_pad[4].vcc ), 
    .RDATA5(\thirdblock.active_fruit.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.active_fruit.blueberryRGB[4] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[4].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  nesblock_instanceshift_data_c_I_0 \nesblock.instanceshift.data_c_I_0 ( 
    .PADDI(data_c), .INCLK(CTRLclk_c), .DI0(\nesblock.result[0] ));
  nesblock_instanceosc \nesblock.instanceosc ( .CLKHFPU(\RGB_pad[4].vcc ), 
    .CLKHFEN(\RGB_pad[4].vcc ), .CLKHF(\nesblock.clk ));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  data data_I( .PADDI(data_c), .data(data));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
  led led_I( .PADDO(led_c), .led(led));
  buttonout_0_ \buttonout[0]_I ( .PADDO(buttonout_c_0), 
    .buttonout0(buttonout[0]));
  buttonout_1_ \buttonout[1]_I ( .PADDO(buttonout_c_1), 
    .buttonout1(buttonout[1]));
  buttonout_2_ \buttonout[2]_I ( .PADDO(buttonout_c_2), 
    .buttonout2(buttonout[2]));
  buttonout_3_ \buttonout[3]_I ( .PADDO(buttonout_c_3), 
    .buttonout3(buttonout[3]));
  buttonout_4_ \buttonout[4]_I ( .PADDO(buttonout_c_4), 
    .buttonout4(buttonout[4]));
  buttonout_5_ \buttonout[5]_I ( .PADDO(buttonout_c_5), 
    .buttonout5(buttonout[5]));
  buttonout_6_ \buttonout[6]_I ( .PADDO(buttonout_c_6), 
    .buttonout6(buttonout[6]));
  buttonout_7_ \buttonout[7]_I ( .PADDO(buttonout_c_7), 
    .buttonout7(buttonout[7]));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  NESclk NESclk_I( .PADDO(NESclk_c), .NESclk(NESclk));
  CTRLclk CTRLclk_I( .PADDO(CTRLclk_c), .CTRLclk(CTRLclk));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
endmodule

module thirdblock_SLICE_0 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_relative_row_2__1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_1 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_72 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_2 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_74 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_73 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_76 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_75 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_78 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_77 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_80 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_79 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_82 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_81 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_9__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_7__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_5__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_3__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/active_fruit_relative_row_1__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_71_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_2__9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_71_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_2__7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_2__5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_2__3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_relative_col_2__1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_9__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_7__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_5__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3752_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_3__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3752_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3752_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/active_fruit_relative_col_1__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3752_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_1__9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_71_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3752_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_1__7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_3752_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_1__5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_84 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_83 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_1__9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_42_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_86 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_85 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_1__7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_1__3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_relative_row_1__1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_1__5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_col_1__3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_relative_col_1__1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_42_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_2__9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_71_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_2__7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_2__5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_relative_row_2__3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_71_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_71_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_51 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_52 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_681_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_53 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_54 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_681_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_56 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_57 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_58 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_681_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_681_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_681_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_62 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_681_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nesblock_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_64 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_65 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_66 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_67 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_682_752__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_87 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_68 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_682_752__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_682_752__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_69 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_682_752__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_682_752__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_70 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_682_752_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_682_752__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_682_752__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_71 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nesblock/counter_682_752_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_682_752__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module thirdblock_SLICE_74 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \thirdblock.SLICE_74_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock.SLICE_74_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_1__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_type_0__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_75 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \thirdblock.SLICE_75_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock.SLICE_75_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_type_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_76 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_76_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_76_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_1__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_0__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_77 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_77_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock.SLICE_77_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_0__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_79 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_79_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock.SLICE_79_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_80 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \thirdblock/i1_3_lut_4_lut_4_lut_adj_141 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40005 \thirdblock/i1_3_lut_4_lut_4_lut_adj_142 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_tl_row_1__9__I_44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_1__9__I_43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_82 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_317_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \thirdblock/mux_317_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_35 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_83 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_83_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock.SLICE_83_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_row_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_85 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \thirdblock/i1_3_lut_4_lut_4_lut_adj_139 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40005 \thirdblock/i1_3_lut_4_lut_4_lut_adj_140 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_tl_row_1__9__I_46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_1__9__I_45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_87 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \thirdblock/i1_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40009 \thirdblock/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_0__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x2622") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xDF9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_95 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_95_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock.SLICE_95_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_0__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_row_1__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_107 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/mux_529_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \thirdblock/mux_529_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_tl_row_2__9__I_50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_2__9__I_51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x2E22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x2F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_109 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/mux_529_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \thirdblock/mux_529_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_tl_row_2__9__I_48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_2__9__I_49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_115 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \thirdblock/i1_3_lut_4_lut_adj_134 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \thirdblock/i1_3_lut_4_lut_4_lut_adj_136 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_tl_col_1__9__I_55 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_col_1__9__I_56 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \thirdblock/i1_3_lut_4_lut_4_lut_adj_135 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \thirdblock/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_tl_col_1__9__I_53 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_col_1__9__I_54 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/mux_505_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \thirdblock/mux_505_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_tl_col_2__9__I_60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_col_2__9__I_61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_123 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40016 \thirdblock/mux_505_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \thirdblock/mux_505_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_tl_col_2__9__I_58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_col_2__9__I_59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x3B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_129 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \thirdblock/i1_2_lut_3_lut_adj_145 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \thirdblock/i862_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20020 \thirdblock/swap_fruit_2__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/swap_fruit_2__I_26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20020 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_134 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 SLICE_134_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 SLICE_134_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_3__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_2__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_136 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_136_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_136_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_5__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_4__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_138 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_138_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 SLICE_138_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_7__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_6__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_142 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_317_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \thirdblock/mux_317_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_33 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_34 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_144 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_317_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \thirdblock/mux_317_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_32 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_146 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_317_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \thirdblock/mux_317_i7_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_30 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_148 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_317_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \thirdblock/mux_317_i9_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_154 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40025 \nesblock.i11_1_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/start_screen/startscreenRGB_2__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_155 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40026 \thirdblock.start_screen.SLICE_155_K0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/start_screen/startscreenRGB_3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 SLICE_156_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 i1707_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_0__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_158 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/mux_450_i1_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/mux_450_i2_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rgb_vals_2__5__I_71 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rgb_vals_2__5__I_70 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_159 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/mux_450_i4_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/mux_450_i3_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rgb_vals_2__5__I_68 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rgb_vals_2__5__I_69 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_161 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/mux_450_i6_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/mux_450_i5_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rgb_vals_2__5__I_0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rgb_vals_2__5__I_67 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_164 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/mux_441_i1_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/mux_441_i2_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rgb_vals_1__5__I_66 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rgb_vals_1__5__I_65 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_165 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/mux_441_i4_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/mux_441_i3_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rgb_vals_1__5__I_63 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rgb_vals_1__5__I_64 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_167 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/mux_441_i6_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/mux_441_i5_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rgb_vals_1__5__I_0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rgb_vals_1__5__I_62 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_active_fruit_SLICE_170 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/active_fruit/mux_432_i1_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/active_fruit/mux_432_i2_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_41 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_40 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_active_fruit_SLICE_171 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \thirdblock/active_fruit/mux_432_i4_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \thirdblock/active_fruit/mux_432_i3_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_38 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_39 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_active_fruit_SLICE_173 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \thirdblock/active_fruit/mux_432_i6_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \thirdblock/active_fruit/mux_432_i5_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_37 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_177 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nesblock.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nesblock.SLICE_177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_178 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nesblock.SLICE_178_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nesblock.SLICE_178_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_180 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nesblock.SLICE_180_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nesblock.SLICE_180_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_182 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40001 \nesblock.SLICE_182_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/instanceshift/result_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_184 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \thirdblock/i1_2_lut_3_lut_adj_161 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \thirdblock/i84_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40034 \secondblock/i829_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \secondblock/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_186 ( input C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/output_7__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \nesblock/output_7__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_188 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/output_4__I_0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_189 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \thirdblock/i20_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nesblock/output_4__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_190 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/output_1__I_0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_191 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \nesblock/output_1__I_0_2 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \nesblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_192 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/output_0__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \nesblock/output_0__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \thirdblock/i4855_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \thirdblock/i2_4_lut_adj_131 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_196 ( input D0, C0, B0, A0, output F0 );

  lut40043 \thirdblock/i168_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \thirdblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \thirdblock/i160_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x51D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_199 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \thirdblock/i1672_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40048 \thirdblock/start_screen/HSYNC_c_I_0_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \secondblock/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_202 ( input D0, C0, B0, A0, output F0 );

  lut40050 \thirdblock/start_screen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x2C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \secondblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \secondblock/i2202_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x4042") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 output_6__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \nesblock/output_6__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_206 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 output_5__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \nesblock/output_5__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_208 ( input C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 output_3__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \nesblock/output_3__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 output_2__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nesblock/output_2__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_212 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40054 \thirdblock/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \thirdblock/i2_3_lut_adj_91 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \thirdblock/RGB_c_5_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \thirdblock/i1213_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_215 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \thirdblock/i5_3_lut_adj_105 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \thirdblock/i4_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_218 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \thirdblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \thirdblock/i1_4_lut_adj_122 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \thirdblock.i77_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40063 \thirdblock.i635_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \thirdblock.i5084_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x33B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x5155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_222 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \thirdblock/i2_3_lut_adj_94 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \thirdblock/i1_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_224 ( input D0, C0, B0, A0, output F0 );

  lut40067 \thirdblock/RGB_c_3_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \thirdblock.fruit_RGB_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \thirdblock.i1217_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_226 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/active_fruit_relative_col_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_228 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/active_fruit_relative_row_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \thirdblock/i3_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_230 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40072 \thirdblock/RGB_c_2_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \thirdblock/game_state_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x3202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_231 ( input D0, C0, B0, A0, output F0 );

  lut40073 \thirdblock/startscreenRGB_0__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_232 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/i5_3_lut_adj_102 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \thirdblock/i4_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \thirdblock.fruit_RGB_4__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \thirdblock.i1215_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_235 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40076 \thirdblock/mux_529_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \thirdblock.i633_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_tl_row_2__9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x55D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_238 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40078 \thirdblock/fruit_RGB_4__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_239 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/RGB_c_1_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \thirdblock/i3_3_lut_4_lut_adj_159 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_240 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \thirdblock/fruit_relative_col_1__1__I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \thirdblock/i3_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_242 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_row_1__1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \thirdblock/i3_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_244 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \thirdblock/i2025_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \thirdblock/i1219_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_246 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40084 \thirdblock/fruit_RGB_1__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \thirdblock/i1221_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_248 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \thirdblock/i2_3_lut_adj_113 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \thirdblock/i1_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_250 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \thirdblock/fruit_RGB_0__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \thirdblock/i1171_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_252 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40088 \thirdblock/i1_4_lut_adj_126 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40090 \thirdblock/i1692_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \thirdblock/i33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0C55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_254 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_row_2__1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \thirdblock/i3_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_256 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_col_2__1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \thirdblock/i3_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_258 ( input DI1, D1, C1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40093 \thirdblock/i869_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/i2_3_lut_adj_117 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/swap_fruit_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_259 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \thirdblock/i1_3_lut_adj_127 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \thirdblock/i1_4_lut_4_lut_adj_150 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x5D19") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_260 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40097 \thirdblock/i2_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \thirdblock/i1_2_lut_adj_118 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_261 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \thirdblock/i4619_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \thirdblock/i4639_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_262 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40101 \thirdblock/i1_2_lut_adj_119 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_263 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40102 \thirdblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \thirdblock/i1_2_lut_adj_125 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40104 \thirdblock/i1676_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \thirdblock/i2_3_lut_4_lut_adj_144 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xCC08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \thirdblock/i1_4_lut_adj_121 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \thirdblock/i3_4_lut_adj_120 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40108 \thirdblock/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \thirdblock.i96_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40109 \thirdblock/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \thirdblock/i2_3_lut_adj_130 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_276 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \thirdblock/i5069_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \thirdblock/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x555F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40113 \thirdblock/i4_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \thirdblock/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_280 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40115 \thirdblock/i4609_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \thirdblock/i1_4_lut_adj_132 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \thirdblock/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40118 \thirdblock/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \thirdblock.i1_2_lut_adj_128 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_284 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_201_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \thirdblock/mux_406_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xAACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_285 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 \thirdblock/i1_2_lut_3_lut_adj_148 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \thirdblock/i166_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_286 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40124 \thirdblock/i2708_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \thirdblock/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/counter_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x1F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40126 \thirdblock/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \thirdblock/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_288 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40128 \thirdblock/i7_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_290 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40129 \thirdblock/i4_4_lut_adj_137 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40103 \thirdblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_292 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/i4617_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 \thirdblock/i2_3_lut_4_lut_adj_147 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_296 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \thirdblock.i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \thirdblock/i1_4_lut_4_lut_adj_149 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/start_screen/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \thirdblock/start_screen/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40135 \thirdblock/start_screen/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \thirdblock/start_screen/i5066_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_302 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \secondblock/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \secondblock/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_304 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40139 \secondblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \secondblock/i1_2_lut_adj_89 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x4408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_306 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i730_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \secondblock/i2_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_308 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \secondblock/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \secondblock/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40133 \secondblock/i4646_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \secondblock/i4642_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40027 \nesblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \nesblock/i23_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x30CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_314 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40146 \nesblock/NEScount_3__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \nesblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \nesblock/NEScount_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \nesblock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_316 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \nesblock/i2_2_lut_adj_88 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \nesblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_318 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \thirdblock/i2_3_lut_adj_155 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \thirdblock/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40148 \thirdblock/i4_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_gen_fruit_roms_1__fruit_rom_instance_SLICE_324 ( input DI1, 
    D1, D0, C0, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \thirdblock.gen_fruit_roms[1].fruit_rom_instance.SLICE_324_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \thirdblock/gen_fruit_roms[1].fruit_rom_instance/i24_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_2__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_active_fruit_SLICE_325 ( input DI1, D1, C1, B1, A1, D0, C0, 
    B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40154 \thirdblock/i1_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \thirdblock/active_fruit/i22_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_type_2__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x2888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_327 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40156 \thirdblock/i5081_2_lut_3_lut_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \thirdblock/i1_2_lut_3_lut_adj_160 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_332 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_199_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \thirdblock/mux_406_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xCACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \thirdblock/mux_406_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \thirdblock/mux_406_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \thirdblock/mux_406_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \thirdblock/mux_406_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xACAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_337 ( input DI1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40163 \thirdblock.SLICE_337_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \thirdblock/mux_406_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_338 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40010 \thirdblock/mux_505_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \thirdblock/mux_406_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_tl_col_2__9__I_57 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_339 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_339_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \thirdblock/mux_406_i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_340 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40165 \thirdblock/mux_505_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \thirdblock/mux_406_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_tl_col_2__9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40166 \secondblock/row_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_344 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_196_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \thirdblock/i1_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_345 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_196_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_348 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_col_2__3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/fruit_relative_col_2__2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_350 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_col_2__5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/fruit_relative_col_2__4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_352 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_row_2__3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/fruit_relative_row_2__2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_354 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_row_2__5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/fruit_relative_row_2__4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_356 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_row_1__3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/fruit_relative_row_1__2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_358 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_row_1__5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/fruit_relative_row_1__4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_360 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_relative_col_1__3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \thirdblock/fruit_relative_col_1__2__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_362 ( input C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40140 \thirdblock/fruit_relative_col_1__5__I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \thirdblock/fruit_relative_col_1__4__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_364 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/active_fruit_relative_col_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/active_fruit_relative_col_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_366 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/active_fruit_relative_col_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \thirdblock/active_fruit_relative_col_4__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_368 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/active_fruit_relative_row_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/active_fruit_relative_row_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_370 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/active_fruit_relative_row_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \thirdblock/active_fruit_relative_row_4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_372 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40171 \thirdblock/i2_3_lut_adj_92 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_373 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_201_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_201_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_374 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_201_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_201_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_376 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_200_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \thirdblock/sub_200_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_377 ( input C1, C0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_200_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \thirdblock/sub_200_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_378 ( input DI1, D1, D0, C0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_378_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/i3761_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_6__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_379 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_196_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \thirdblock/i3763_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_380 ( input DI1, C1, D0, C0, B0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40163 \thirdblock.SLICE_380_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \thirdblock/i3757_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_381 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40175 \thirdblock/i1_3_lut_4_lut_4_lut_adj_143 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40007 \thirdblock/i3759_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_1__9__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x3B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_384 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_200_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_385 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_200_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_386 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_201_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_201_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_387 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/i3363_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \thirdblock/i3769_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_389 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40010 \thirdblock/mux_529_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \thirdblock/sub_200_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_2__9__I_47 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_390 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40177 \thirdblock/i1_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock/i3771_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_1__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_391 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_201_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_392 ( input DI1, D1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_392_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_200_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_393 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40178 \thirdblock/i1_3_lut_4_lut_4_lut_adj_138 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40024 \thirdblock/i3755_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_row_1__9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_394 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_197_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_200_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_395 ( input DI1, C1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40163 \thirdblock.SLICE_395_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_200_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_398 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_199_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_199_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_399 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40179 \thirdblock/i1_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40180 \thirdblock/i3765_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_400 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_199_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_199_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_401 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_196_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/i3767_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_403 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_201_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_199_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_404 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_198_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_196_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_406 ( input C0, output F0 );
  wire   GNDI;

  lut40172 \thirdblock/sub_196_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_407 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_198_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_198_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_408 ( input D1, C1, A1, C0, output F0, F1 );
  wire   GNDI;

  lut40181 \thirdblock/i3773_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \thirdblock/sub_198_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_411 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/sub_198_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_198_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_414 ( input C0, output F0 );
  wire   GNDI;

  lut40172 \thirdblock/i3362_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_415 ( input DI1, D1, C1, B1, A1, D0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40179 \thirdblock/i1_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \thirdblock/i3367_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_416 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40175 \thirdblock/i1_3_lut_4_lut_4_lut_adj_133 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40038 \thirdblock/sub_199_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_col_1__9__I_52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_417 ( input DI1, D1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_417_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_199_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_418 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40175 \thirdblock/i1_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \thirdblock/sub_199_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_tl_col_1__9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_419 ( input DI1, D1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \thirdblock.SLICE_419_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_199_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_421 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_198_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_422 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_196_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_424 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_198_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_427 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_198_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_428 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_198_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_429 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_197_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_430 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40036 \thirdblock/i3364_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_197_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_431 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/i3365_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/sub_197_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_433 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_197_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_435 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/sub_197_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/i3366_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_438 ( input C0, output F0 );
  wire   GNDI;

  lut40172 \thirdblock/sub_197_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_443 ( input D0, output F0 );
  wire   GNDI;

  lut40038 \thirdblock/sub_201_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_445 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40182 \thirdblock/i1_2_lut_3_lut_adj_152 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \thirdblock/i1_2_lut_3_lut_adj_146 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_446 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40177 \thirdblock/i1_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40184 \thirdblock/i1_2_lut_3_lut_adj_151 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_0__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_448 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40179 \thirdblock/i1_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \thirdblock/i1_2_lut_3_lut_adj_153 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_449 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40177 \thirdblock/i1_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \thirdblock/i1_2_lut_3_lut_adj_154 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_450 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 \thirdblock/i1_2_lut_3_lut_adj_166 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/i1_2_lut_3_lut_adj_156 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_451 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40179 \thirdblock/i1_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \thirdblock/i1_2_lut_3_lut_adj_157 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_452 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40177 \thirdblock/i1_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \thirdblock/i1_2_lut_3_lut_adj_158 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_6__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_453 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40179 \thirdblock/i1_4_lut_adj_98 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \thirdblock/i1_2_lut_3_lut_adj_162 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_8__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_454 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40190 \thirdblock/i1_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \thirdblock/i1_2_lut_3_lut_adj_163 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_tl_row_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_455 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40191 \thirdblock/i1_3_lut_4_lut_adj_164 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \thirdblock/i1_2_lut_3_lut_adj_165 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_type_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_457 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40192 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \thirdblock/i1_2_lut_3_lut_adj_167 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20020 \thirdblock/active_fruit_type_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x4088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_gen_fruit_roms_2__fruit_rom_instance_SLICE_458 ( input DI1, 
    C1, D0, C0, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40163 \thirdblock.gen_fruit_roms[2].fruit_rom_instance.SLICE_458_K1 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/gen_fruit_roms[2].fruit_rom_instance/i24_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_active_fruit_SLICE_459 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40195 \thirdblock/active_fruit/equal_428_i4_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module RGB_pad_4__SLICE_461 ( output F0 );
  wire   GNDI;

  lut40196 \RGB_pad[4].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_watermelon_fruit_rom_col_2__0__I_0
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, 
    RDATA1 );
  wire   GNDI;

  EBR_B_B 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/watermelon/fruit_rom_col_2__0__I_0 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x100E010E010C0104000E000E000E00000002080E8A86A22CA006644040000400";

    defparam INST10.INIT_1 = "0x000040004640A404A22C8A82080A0004000E000E000A000C010E010E010E100E";

    defparam INST10.INIT_2 = "0x1007100E10081008100E100E010C000E080E8886800AA0202A06644042000400";

    defparam INST10.INIT_3 = "0x000040006440240EA224800E8886800E000E010E100C10041006100A100A1005";

    defparam INST10.INIT_4 = "0x1116111E111E111E100F100F100E90868986800C80040A02262C644260000400";

    defparam INST10.INIT_5 = "0x00004200644026240A068006800E88869086100E100E10071116111A1118111C";

    defparam INST10.INIT_6 = "0x000F000F010F010F101E191E99929885900E81040805000E6024644260000000";

    defparam INST10.INIT_7 = "0x0000600060066260000608078106900898829887911E101E010F010F000F000F";

    defparam INST10.INIT_8 = "0x080F080F080D808688878987901C911490071806100600074642622460000200";

    defparam INST10.INIT_9 = "0x000060006006646000070106100C90039110901E898788878087800F080F080F";

    defparam INST10.INIT_A = "0x888788878885800C800E80078007090711161007100614064643622024000200";

    defparam INST10.INIT_B = "0x00002400622046430506100610071116090780078003800F800F888488818883";

    defparam INST10.INIT_C = "0x8007800780058001800708070007000701071116100754424106622020000200";

    defparam INST10.INIT_D = "0x0000200062204306544210071116010700070007080380078007800580018003";

    defparam INST10.INIT_E = "0x0007000700070003000300070006000100050107511654435002272020000200";

    defparam INST10.INIT_F = "0x0000200026205202544351500105000300060007000700070007000700070007";
endmodule

module 
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_watermelon_fruit_rom_col_2__0__I_0_2
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0197 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/watermelon/fruit_rom_col_2__0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0197 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00EF00EF00CF00EC00EE00EE00CC006A00AE00EE00EE006E004E004600040004";

    defparam INST10.INIT_1 = "0x000000040046004E006E00EA00EA00E400EE00EE00C800EE00EE00EF00EF00EF";

    defparam INST10.INIT_2 = "0x00E700EF00AF00EB00EF00EF00EC00EE00EE00EE00E2002E0064004600040004";

    defparam INST10.INIT_3 = "0x0000000400460064006E006E00EE00EE00EE00EE00ED00EF00EF00EB00AF006D";

    defparam INST10.INIT_4 = "0x00F700FF00FF00FF00FE00EF00EF00EF00EE006E006E006A0066004600060000";

    defparam INST10.INIT_5 = "0x00000006004600660066006E006E00EE00EF00EF00EF00F600F700FF00FB00DF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FA00EF006F006D004E00660066006000060000";

    defparam INST10.INIT_7 = "0x000000060042006600660066006E006B00EF00FE00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FD00FE00FF00FF00B1005F007E0067006700660066006200060000";

    defparam INST10.INIT_9 = "0x0000000600240066006600670067000D007D007F00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00DF00F4007E007F007F007F00770076006700670066002600060000";

    defparam INST10.INIT_B = "0x000000020026006600670067007600770077007F007B007F00F700F400E800BF";

    defparam INST10.INIT_C = "0x007F007F007F007B007F00770077007700770077007600670063002600020002";

    defparam INST10.INIT_D = "0x00000002002600260067007600770077007700770037007F007F007D0079007B";

    defparam INST10.INIT_E = "0x0077007700770037007700770077007300770077007700760027002600020002";

    defparam INST10.INIT_F = "0x0000000200260027006700750075002600770077005500770077007700770077";
endmodule

module 
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_blueberry_fruit_rom_row_2__0__I_0
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, 
    RDATA1 );
  wire   GNDI;

  EBR_B0198 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/blueberry/fruit_rom_row_2__0__I_0 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0198 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module 
  thirdblock_gen_fruit_roms_2__fruit_rom_instance_blueberry_fruit_rom_row_2__0__I_0_2
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0199 
    \thirdblock/gen_fruit_roms[2].fruit_rom_instance/blueberry/fruit_rom_row_2__0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0199 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module 
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_watermelon_fruit_rom_col_1__0__I_0
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, 
    RDATA1 );
  wire   GNDI;

  EBR_B0200 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/watermelon/fruit_rom_col_1__0__I_0 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0200 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x100E010E010C0104000E000E000E00000002080E8A86A22CA006644040000400";

    defparam INST10.INIT_1 = "0x000040004640A404A22C8A82080A0004000E000E000A000C010E010E010E100E";

    defparam INST10.INIT_2 = "0x1007100E10081008100E100E010C000E080E8886800AA0202A06644042000400";

    defparam INST10.INIT_3 = "0x000040006440240EA224800E8886800E000E010E100C10041006100A100A1005";

    defparam INST10.INIT_4 = "0x1116111E111E111E100F100F100E90868986800C80040A02262C644260000400";

    defparam INST10.INIT_5 = "0x00004200644026240A068006800E88869086100E100E10071116111A1118111C";

    defparam INST10.INIT_6 = "0x000F000F010F010F101E191E99929885900E81040805000E6024644260000000";

    defparam INST10.INIT_7 = "0x0000600060066260000608078106900898829887911E101E010F010F000F000F";

    defparam INST10.INIT_8 = "0x080F080F080D808688878987901C911490071806100600074642622460000200";

    defparam INST10.INIT_9 = "0x000060006006646000070106100C90039110901E898788878087800F080F080F";

    defparam INST10.INIT_A = "0x888788878885800C800E80078007090711161007100614064643622024000200";

    defparam INST10.INIT_B = "0x00002400622046430506100610071116090780078003800F800F888488818883";

    defparam INST10.INIT_C = "0x8007800780058001800708070007000701071116100754424106622020000200";

    defparam INST10.INIT_D = "0x0000200062204306544210071116010700070007080380078007800580018003";

    defparam INST10.INIT_E = "0x0007000700070003000300070006000100050107511654435002272020000200";

    defparam INST10.INIT_F = "0x0000200026205202544351500105000300060007000700070007000700070007";
endmodule

module 
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_watermelon_fruit_rom_col_1__0__I_0_2
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0201 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/watermelon/fruit_rom_col_1__0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0201 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00EF00EF00CF00EC00EE00EE00CC006A00AE00EE00EE006E004E004600040004";

    defparam INST10.INIT_1 = "0x000000040046004E006E00EA00EA00E400EE00EE00C800EE00EE00EF00EF00EF";

    defparam INST10.INIT_2 = "0x00E700EF00AF00EB00EF00EF00EC00EE00EE00EE00E2002E0064004600040004";

    defparam INST10.INIT_3 = "0x0000000400460064006E006E00EE00EE00EE00EE00ED00EF00EF00EB00AF006D";

    defparam INST10.INIT_4 = "0x00F700FF00FF00FF00FE00EF00EF00EF00EE006E006E006A0066004600060000";

    defparam INST10.INIT_5 = "0x00000006004600660066006E006E00EE00EF00EF00EF00F600F700FF00FB00DF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FA00EF006F006D004E00660066006000060000";

    defparam INST10.INIT_7 = "0x000000060042006600660066006E006B00EF00FE00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FD00FE00FF00FF00B1005F007E0067006700660066006200060000";

    defparam INST10.INIT_9 = "0x0000000600240066006600670067000D007D007F00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00DF00F4007E007F007F007F00770076006700670066002600060000";

    defparam INST10.INIT_B = "0x000000020026006600670067007600770077007F007B007F00F700F400E800BF";

    defparam INST10.INIT_C = "0x007F007F007F007B007F00770077007700770077007600670063002600020002";

    defparam INST10.INIT_D = "0x00000002002600260067007600770077007700770037007F007F007D0079007B";

    defparam INST10.INIT_E = "0x0077007700770037007700770077007300770077007700760027002600020002";

    defparam INST10.INIT_F = "0x0000000200260027006700750075002600770077005500770077007700770077";
endmodule

module 
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_blueberry_fruit_rom_row_1__0__I_0
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, 
    RDATA1 );
  wire   GNDI;

  EBR_B0202 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/blueberry/fruit_rom_row_1__0__I_0 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0202 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module 
  thirdblock_gen_fruit_roms_1__fruit_rom_instance_blueberry_fruit_rom_row_1__0__I_0_2
   ( input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0203 
    \thirdblock/gen_fruit_roms[1].fruit_rom_instance/blueberry/fruit_rom_row_1__0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0203 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_active_fruit_watermelon_active_fruit_rom_col_0__I_0 ( input 
    RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0204 \thirdblock/active_fruit/watermelon/active_fruit_rom_col_0__I_0 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0204 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x100E010E010C0104000E000E000E00000002080E8A86A22CA006644040000400";

    defparam INST10.INIT_1 = "0x000040004640A404A22C8A82080A0004000E000E000A000C010E010E010E100E";

    defparam INST10.INIT_2 = "0x1007100E10081008100E100E010C000E080E8886800AA0202A06644042000400";

    defparam INST10.INIT_3 = "0x000040006440240EA224800E8886800E000E010E100C10041006100A100A1005";

    defparam INST10.INIT_4 = "0x1116111E111E111E100F100F100E90868986800C80040A02262C644260000400";

    defparam INST10.INIT_5 = "0x00004200644026240A068006800E88869086100E100E10071116111A1118111C";

    defparam INST10.INIT_6 = "0x000F000F010F010F101E191E99929885900E81040805000E6024644260000000";

    defparam INST10.INIT_7 = "0x0000600060066260000608078106900898829887911E101E010F010F000F000F";

    defparam INST10.INIT_8 = "0x080F080F080D808688878987901C911490071806100600074642622460000200";

    defparam INST10.INIT_9 = "0x000060006006646000070106100C90039110901E898788878087800F080F080F";

    defparam INST10.INIT_A = "0x888788878885800C800E80078007090711161007100614064643622024000200";

    defparam INST10.INIT_B = "0x00002400622046430506100610071116090780078003800F800F888488818883";

    defparam INST10.INIT_C = "0x8007800780058001800708070007000701071116100754424106622020000200";

    defparam INST10.INIT_D = "0x0000200062204306544210071116010700070007080380078007800580018003";

    defparam INST10.INIT_E = "0x0007000700070003000300070006000100050107511654435002272020000200";

    defparam INST10.INIT_F = "0x0000200026205202544351500105000300060007000700070007000700070007";
endmodule

module thirdblock_active_fruit_watermelon_active_fruit_rom_col_0__I_0_2 ( 
    input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0205 \thirdblock/active_fruit/watermelon/active_fruit_rom_col_0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0205 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00EF00EF00CF00EC00EE00EE00CC006A00AE00EE00EE006E004E004600040004";

    defparam INST10.INIT_1 = "0x000000040046004E006E00EA00EA00E400EE00EE00C800EE00EE00EF00EF00EF";

    defparam INST10.INIT_2 = "0x00E700EF00AF00EB00EF00EF00EC00EE00EE00EE00E2002E0064004600040004";

    defparam INST10.INIT_3 = "0x0000000400460064006E006E00EE00EE00EE00EE00ED00EF00EF00EB00AF006D";

    defparam INST10.INIT_4 = "0x00F700FF00FF00FF00FE00EF00EF00EF00EE006E006E006A0066004600060000";

    defparam INST10.INIT_5 = "0x00000006004600660066006E006E00EE00EF00EF00EF00F600F700FF00FB00DF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FA00EF006F006D004E00660066006000060000";

    defparam INST10.INIT_7 = "0x000000060042006600660066006E006B00EF00FE00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FD00FE00FF00FF00B1005F007E0067006700660066006200060000";

    defparam INST10.INIT_9 = "0x0000000600240066006600670067000D007D007F00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00DF00F4007E007F007F007F00770076006700670066002600060000";

    defparam INST10.INIT_B = "0x000000020026006600670067007600770077007F007B007F00F700F400E800BF";

    defparam INST10.INIT_C = "0x007F007F007F007B007F00770077007700770077007600670063002600020002";

    defparam INST10.INIT_D = "0x00000002002600260067007600770077007700770037007F007F007D0079007B";

    defparam INST10.INIT_E = "0x0077007700770037007700770077007300770077007700760027002600020002";

    defparam INST10.INIT_F = "0x0000000200260027006700750075002600770077005500770077007700770077";
endmodule

module thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0 ( input 
    RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0206 \thirdblock/active_fruit/blueberry/active_fruit_rom_row_0__I_0 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0206 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0_2 ( 
    input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0207 \thirdblock/active_fruit/blueberry/active_fruit_rom_row_0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0207 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nesblock_instanceshift_data_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \nesblock/instanceshift/data_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), 
    .DO0(GNDI), .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(GNDI), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module nesblock_instanceosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nesblock/instanceosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module led ( input PADDO, output led );
  wire   VCCI;

  BB_B_B \led_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_0_ ( input PADDO, output buttonout0 );
  wire   VCCI;

  BB_B_B \buttonout_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_1_ ( input PADDO, output buttonout1 );
  wire   VCCI;

  BB_B_B \buttonout_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_2_ ( input PADDO, output buttonout2 );
  wire   VCCI;

  BB_B_B \buttonout_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_3_ ( input PADDO, output buttonout3 );
  wire   VCCI;

  BB_B_B \buttonout_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_4_ ( input PADDO, output buttonout4 );
  wire   VCCI;

  BB_B_B \buttonout_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_5_ ( input PADDO, output buttonout5 );
  wire   VCCI;

  BB_B_B \buttonout_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_6_ ( input PADDO, output buttonout6 );
  wire   VCCI;

  BB_B_B \buttonout_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_7_ ( input PADDO, output buttonout7 );
  wire   VCCI;

  BB_B_B \buttonout_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module NESclk ( input PADDO, output NESclk );
  wire   VCCI;

  BB_B_B \NESclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(NESclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => NESclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module CTRLclk ( input PADDO, output CTRLclk );
  wire   VCCI;

  BB_B_B \CTRLclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(CTRLclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => CTRLclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule
