Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 26 17:14:11 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_Processor_timing_summary_routed.rpt -pb Nano_Processor_timing_summary_routed.pb -rpx Nano_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock_0/count_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.481        0.000                      0                   26        0.252        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.481        0.000                      0                   26        0.252        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Slow_Clock_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Slow_Clock_0/count_reg[16]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  Slow_Clock_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    Slow_Clock_0/count_reg[20]_i_1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.598 r  Slow_Clock_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.598    Slow_Clock_0/count_reg[24]_i_1_n_6
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.437    14.778    Slow_Clock_0/clk
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    Slow_Clock_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Slow_Clock_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Slow_Clock_0/count_reg[16]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  Slow_Clock_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    Slow_Clock_0/count_reg[20]_i_1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.487 r  Slow_Clock_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    Slow_Clock_0/count_reg[24]_i_1_n_7
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.437    14.778    Slow_Clock_0/clk
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[24]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    Slow_Clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Slow_Clock_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Slow_Clock_0/count_reg[16]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.484 r  Slow_Clock_0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.484    Slow_Clock_0/count_reg[20]_i_1_n_6
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.439    14.780    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[21]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    Slow_Clock_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Slow_Clock_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Slow_Clock_0/count_reg[16]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.463 r  Slow_Clock_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.463    Slow_Clock_0/count_reg[20]_i_1_n_4
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.439    14.780    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[23]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    Slow_Clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Slow_Clock_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Slow_Clock_0/count_reg[16]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.389 r  Slow_Clock_0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.389    Slow_Clock_0/count_reg[20]_i_1_n_5
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.439    14.780    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[22]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    Slow_Clock_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Slow_Clock_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Slow_Clock_0/count_reg[16]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.373 r  Slow_Clock_0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.373    Slow_Clock_0/count_reg[20]_i_1_n_7
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.439    14.780    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[20]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    Slow_Clock_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  Slow_Clock_0/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.370    Slow_Clock_0/count_reg[16]_i_1_n_6
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.440    14.781    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[17]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.062    15.082    Slow_Clock_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.349 r  Slow_Clock_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.349    Slow_Clock_0/count_reg[16]_i_1_n_4
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.440    14.781    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[19]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.062    15.082    Slow_Clock_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.275 r  Slow_Clock_0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.275    Slow_Clock_0/count_reg[16]_i_1_n_5
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.440    14.781    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[18]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.062    15.082    Slow_Clock_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562     5.083    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Slow_Clock_0/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    Slow_Clock_0/count_reg_n_0_[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  Slow_Clock_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    Slow_Clock_0/count_reg[0]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  Slow_Clock_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    Slow_Clock_0/count_reg[4]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Slow_Clock_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Slow_Clock_0/count_reg[8]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Slow_Clock_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Slow_Clock_0/count_reg[12]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.259 r  Slow_Clock_0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.259    Slow_Clock_0/count_reg[16]_i_1_n_7
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.440    14.781    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[16]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.062    15.082    Slow_Clock_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  7.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.559     1.442    Slow_Clock_0/clk
    SLICE_X41Y15         FDRE                                         r  Slow_Clock_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clock_0/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.691    Slow_Clock_0/count_reg_n_0_[15]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  Slow_Clock_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    Slow_Clock_0/count_reg[12]_i_1_n_4
    SLICE_X41Y15         FDRE                                         r  Slow_Clock_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.827     1.954    Slow_Clock_0/clk
    SLICE_X41Y15         FDRE                                         r  Slow_Clock_0/count_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clock_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.559     1.442    Slow_Clock_0/clk
    SLICE_X41Y14         FDRE                                         r  Slow_Clock_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clock_0/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    Slow_Clock_0/count_reg_n_0_[11]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  Slow_Clock_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    Slow_Clock_0/count_reg[8]_i_1_n_4
    SLICE_X41Y14         FDRE                                         r  Slow_Clock_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.955    Slow_Clock_0/clk
    SLICE_X41Y14         FDRE                                         r  Slow_Clock_0/count_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clock_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.559     1.442    Slow_Clock_0/clk
    SLICE_X41Y13         FDRE                                         r  Slow_Clock_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clock_0/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    Slow_Clock_0/count_reg_n_0_[7]
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  Slow_Clock_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    Slow_Clock_0/count_reg[4]_i_1_n_4
    SLICE_X41Y13         FDRE                                         r  Slow_Clock_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.955    Slow_Clock_0/clk
    SLICE_X41Y13         FDRE                                         r  Slow_Clock_0/count_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clock_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.558     1.441    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clock_0/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.690    Slow_Clock_0/count_reg_n_0_[19]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  Slow_Clock_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    Slow_Clock_0/count_reg[16]_i_1_n_4
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.826     1.953    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    Slow_Clock_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.557     1.440    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Slow_Clock_0/count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.689    Slow_Clock_0/count_reg_n_0_[23]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  Slow_Clock_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    Slow_Clock_0/count_reg[20]_i_1_n_4
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.825     1.952    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[23]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    Slow_Clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.560     1.443    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    Slow_Clock_0/count_reg_n_0_[3]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  Slow_Clock_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    Slow_Clock_0/count_reg[0]_i_1_n_4
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     1.956    Slow_Clock_0/clk
    SLICE_X41Y12         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    Slow_Clock_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.559     1.442    Slow_Clock_0/clk
    SLICE_X41Y15         FDRE                                         r  Slow_Clock_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clock_0/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.688    Slow_Clock_0/count_reg_n_0_[12]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  Slow_Clock_0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    Slow_Clock_0/count_reg[12]_i_1_n_7
    SLICE_X41Y15         FDRE                                         r  Slow_Clock_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.827     1.954    Slow_Clock_0/clk
    SLICE_X41Y15         FDRE                                         r  Slow_Clock_0/count_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clock_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.556     1.439    Slow_Clock_0/clk
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock_0/count_reg[24]/Q
                         net (fo=1, routed)           0.105     1.685    Slow_Clock_0/count_reg_n_0_[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  Slow_Clock_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    Slow_Clock_0/count_reg[24]_i_1_n_7
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.824     1.951    Slow_Clock_0/clk
    SLICE_X41Y18         FDRE                                         r  Slow_Clock_0/count_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.558     1.441    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clock_0/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.687    Slow_Clock_0/count_reg_n_0_[16]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  Slow_Clock_0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    Slow_Clock_0/count_reg[16]_i_1_n_7
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.826     1.953    Slow_Clock_0/clk
    SLICE_X41Y16         FDRE                                         r  Slow_Clock_0/count_reg[16]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    Slow_Clock_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.557     1.440    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Slow_Clock_0/count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.686    Slow_Clock_0/count_reg_n_0_[20]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  Slow_Clock_0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    Slow_Clock_0/count_reg[20]_i_1_n_7
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.825     1.952    Slow_Clock_0/clk
    SLICE_X41Y17         FDRE                                         r  Slow_Clock_0/count_reg[20]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    Slow_Clock_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y12   Slow_Clock_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y14   Slow_Clock_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y14   Slow_Clock_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y15   Slow_Clock_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y15   Slow_Clock_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y15   Slow_Clock_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y15   Slow_Clock_0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y16   Slow_Clock_0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y16   Slow_Clock_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   Slow_Clock_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   Slow_Clock_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   Slow_Clock_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   Slow_Clock_0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   Slow_Clock_0/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   Slow_Clock_0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   Slow_Clock_0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   Slow_Clock_0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   Slow_Clock_0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   Slow_Clock_0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   Slow_Clock_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   Slow_Clock_0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   Slow_Clock_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   Slow_Clock_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   Slow_Clock_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   Slow_Clock_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   Slow_Clock_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y16   Slow_Clock_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y16   Slow_Clock_0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y16   Slow_Clock_0/count_reg[18]/C



