

================================================================
== Vivado HLS Report for 'PI_compensator'
================================================================
* Date:           Fri Mar 04 11:48:12 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PI_compensator
* Solution:       dbg_mode
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   32|   15|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    489|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      5|   1110|   2207|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    259|
|Register         |        -|      -|    416|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|   1526|   2955|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|      4|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+
    |                      Instance                      |                      Module                     | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+
    |PI_compensator_AXILiteS_s_axi_U                     |PI_compensator_AXILiteS_s_axi                    |        0|      0|  290|  464|
    |PI_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0  |PI_compensator_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |PI_compensator_fcmp_32ns_32ns_1_1_U3                |PI_compensator_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |PI_compensator_fcmp_32ns_32ns_1_1_U4                |PI_compensator_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |PI_compensator_fmul_32ns_32ns_32_4_max_dsp_U1       |PI_compensator_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |PI_compensator_sitofp_32ns_32_6_U2                  |PI_compensator_sitofp_32ns_32_6                  |        0|      0|  340|  554|
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+
    |Total                                               |                                                 |        0|      5| 1110| 2207|
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_559_p2       |     +    |      0|  0|    9|           8|           9|
    |tmp_4_i_i_fu_573_p2       |     -    |      0|  0|    8|           7|           8|
    |sel_tmp2_fu_387_p3        |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_583_p3     |  Select  |      0|  0|    9|           1|           9|
    |storemerge1_fu_405_p3     |  Select  |      0|  0|    2|           1|           2|
    |tmp_37_fu_637_p3          |  Select  |      0|  0|   10|           1|          10|
    |x_1_fu_466_p3             |  Select  |      0|  0|   32|           1|          32|
    |x_1_tmp_7_fu_519_p3       |  Select  |      0|  0|   32|           1|          32|
    |x_integral_new_fu_394_p3  |  Select  |      0|  0|   32|           1|           1|
    |or_cond2_fu_279_p2        |    and   |      0|  0|    1|           1|           1|
    |or_cond_fu_261_p2         |    and   |      0|  0|    1|           1|           1|
    |sel_tmp1_fu_382_p2        |    and   |      0|  0|    1|           1|           1|
    |tmp_11_fu_273_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_16_fu_324_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_20_fu_365_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_22_fu_371_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_27_fu_460_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_31_fu_509_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_33_fu_514_p2          |    and   |      0|  0|    1|           1|           1|
    |tmp_9_fu_256_p2           |    and   |      0|  0|    1|           1|           1|
    |notlhs2_fu_306_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notlhs4_fu_347_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notlhs5_fu_442_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notlhs6_fu_491_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_238_p2          |   icmp   |      0|  0|    3|           8|           2|
    |notrhs2_fu_312_p2         |   icmp   |      0|  0|    8|          23|           1|
    |notrhs4_fu_353_p2         |   icmp   |      0|  0|    8|          23|           1|
    |notrhs5_fu_448_p2         |   icmp   |      0|  0|    8|          23|           1|
    |notrhs6_fu_497_p2         |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_244_p2          |   icmp   |      0|  0|    8|          23|           1|
    |tmp_2_fu_267_p2           |   icmp   |      0|  0|    1|           2|           1|
    |tmp_7_i_i_fu_603_p2       |   lshr   |      0|  0|   63|          24|          24|
    |tmp_13_fu_318_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_18_fu_359_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_24_fu_454_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_29_fu_503_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_6_fu_250_p2           |    or    |      0|  0|    1|           1|           1|
    |tmp_9_i_i_fu_609_p2       |    shl   |      0|  0|  186|          62|          62|
    |sel_tmp_fu_377_p2         |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  489|         282|         255|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  60|         34|    1|         34|
    |grp_fu_168_opcode  |   2|          3|    2|          6|
    |grp_fu_168_p0      |  32|          4|   32|        128|
    |grp_fu_168_p1      |  32|          4|   32|        128|
    |grp_fu_173_p1      |  32|          3|   32|         96|
    |grp_fu_177_p0      |  32|          3|   32|         96|
    |grp_fu_180_opcode  |   5|          3|    5|         15|
    |grp_fu_180_p0      |  32|          4|   32|        128|
    |grp_fu_180_p1      |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 259|         61|  200|        727|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Ki2_read_reg_659        |  32|   0|   32|          0|
    |Kp_read_reg_664         |  32|   0|   32|          0|
    |X_MAX_read_reg_669      |  10|   0|   10|          0|
    |ap_CS_fsm               |  33|   0|   33|          0|
    |e_reg_679               |  32|   0|   32|          0|
    |or_cond_reg_697         |   1|   0|    1|          0|
    |reg_189                 |  32|   0|   32|          0|
    |reg_195                 |  32|   0|   32|          0|
    |sat                     |   2|   0|    2|          0|
    |tmp_11_reg_706          |   1|   0|    1|          0|
    |tmp_16_reg_728          |   1|   0|    1|          0|
    |tmp_18_reg_735          |   1|   0|    1|          0|
    |tmp_22_reg_740          |   1|   0|    1|          0|
    |tmp_27_reg_750          |   1|   0|    1|          0|
    |tmp_2_reg_701           |   1|   0|    1|          0|
    |tmp_32_reg_761          |   1|   0|    1|          0|
    |tmp_7_reg_719           |  32|   0|   32|          0|
    |tmp_8_reg_687           |   1|   0|    1|          0|
    |tmp_reg_692             |  10|   0|   32|         22|
    |x_1_reg_755             |  32|   0|   32|          0|
    |x_assign_reg_157        |  32|   0|   32|          0|
    |x_integral              |  32|   0|   32|          0|
    |x_integral_new_reg_745  |  32|   0|   32|          0|
    |y_reg_652               |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 416|   0|  438|         22|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | PI_compensator | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | PI_compensator | return value |
|ap_start                |  in |    1| ap_ctrl_hs | PI_compensator | return value |
|ap_done                 | out |    1| ap_ctrl_hs | PI_compensator | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | PI_compensator | return value |
|ap_ready                | out |    1| ap_ctrl_hs | PI_compensator | return value |
|v_meas                  |  in |   12|   ap_none  |     v_meas     |    scalar    |
|u                       | out |   10|   ap_none  |        u       |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 33
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!or_cond & !or_cond2)
	33  / (or_cond) | (or_cond2)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
* FSM state operations: 

 <State 1>: 6.41ns
ST_1: v_meas_read [1/1] 0.00ns
:14  %v_meas_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %v_meas) nounwind

ST_1: y1 [1/1] 0.00ns
:26  %y1 = zext i12 %v_meas_read to i32

ST_1: y [6/6] 6.41ns
:27  %y = sitofp i32 %y1 to float


 <State 2>: 6.41ns
ST_2: y [5/6] 6.41ns
:27  %y = sitofp i32 %y1 to float


 <State 3>: 6.41ns
ST_3: y [4/6] 6.41ns
:27  %y = sitofp i32 %y1 to float


 <State 4>: 6.41ns
ST_4: y [3/6] 6.41ns
:27  %y = sitofp i32 %y1 to float


 <State 5>: 6.41ns
ST_5: y [2/6] 6.41ns
:27  %y = sitofp i32 %y1 to float


 <State 6>: 6.41ns
ST_6: y [1/6] 6.41ns
:27  %y = sitofp i32 %y1 to float


 <State 7>: 8.26ns
ST_7: Ki2_read [1/1] 1.00ns
:11  %Ki2_read = call float @_ssdm_op_Read.s_axilite.float(float %Ki2) nounwind

ST_7: Kp_read [1/1] 1.00ns
:12  %Kp_read = call float @_ssdm_op_Read.s_axilite.float(float %Kp) nounwind

ST_7: X_MAX_read [1/1] 1.00ns
:13  %X_MAX_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %X_MAX) nounwind

ST_7: v_ref_read [1/1] 1.00ns
:15  %v_ref_read = call float @_ssdm_op_Read.s_axilite.float(float %v_ref) nounwind

ST_7: e [5/5] 7.26ns
:28  %e = fsub float %v_ref_read, %y


 <State 8>: 7.26ns
ST_8: e [4/5] 7.26ns
:28  %e = fsub float %v_ref_read, %y


 <State 9>: 7.26ns
ST_9: e [3/5] 7.26ns
:28  %e = fsub float %v_ref_read, %y


 <State 10>: 7.26ns
ST_10: e [2/5] 7.26ns
:28  %e = fsub float %v_ref_read, %y


 <State 11>: 7.26ns
ST_11: e [1/5] 7.26ns
:28  %e = fsub float %v_ref_read, %y


 <State 12>: 6.79ns
ST_12: tmp_8 [1/1] 6.79ns
:37  %tmp_8 = fcmp olt float %e, 0.000000e+00


 <State 13>: 8.16ns
ST_13: stg_52 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %v_ref) nounwind, !map !7

ST_13: stg_53 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i12 %v_meas) nounwind, !map !13

ST_13: stg_54 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i10 %X_MAX) nounwind, !map !17

ST_13: stg_55 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %Kp) nounwind, !map !21

ST_13: stg_56 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float %Ki2) nounwind, !map !25

ST_13: stg_57 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i10* %u) nounwind, !map !29

ST_13: stg_58 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %yVmeasDbg) nounwind, !map !33

ST_13: stg_59 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %yDbg) nounwind, !map !37

ST_13: stg_60 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %eDbg) nounwind, !map !41

ST_13: stg_61 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %uDbg) nounwind, !map !45

ST_13: stg_62 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @PI_compensator_str) nounwind

ST_13: tmp [1/1] 0.00ns
:16  %tmp = zext i10 %X_MAX_read to i32

ST_13: stg_64 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i10 %X_MAX, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_65 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i10* %uDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_66 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(float* %eDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_67 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(float* %yDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_68 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(float* %yVmeasDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_69 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i10* %u, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_70 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(float %Ki2, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_71 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(float %Kp, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: stg_72 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(float %v_ref, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: sat_load [1/1] 0.00ns
:29  %sat_load = load i2* @sat, align 1

ST_13: tmp_3 [1/1] 0.00ns
:30  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %sat_load, i32 1)

ST_13: e_to_int [1/1] 0.00ns
:31  %e_to_int = bitcast float %e to i32

ST_13: tmp_1 [1/1] 0.00ns
:32  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %e_to_int, i32 23, i32 30)

ST_13: tmp_14 [1/1] 0.00ns
:33  %tmp_14 = trunc i32 %e_to_int to i23

ST_13: notlhs [1/1] 2.00ns
:34  %notlhs = icmp ne i8 %tmp_1, -1

ST_13: notrhs [1/1] 2.39ns
:35  %notrhs = icmp eq i23 %tmp_14, 0

ST_13: tmp_6 [1/1] 1.37ns
:36  %tmp_6 = or i1 %notrhs, %notlhs

ST_13: tmp_9 [1/1] 1.37ns
:38  %tmp_9 = and i1 %tmp_6, %tmp_8

ST_13: or_cond [1/1] 1.37ns
:39  %or_cond = and i1 %tmp_3, %tmp_9

ST_13: stg_83 [1/1] 0.00ns
:40  br i1 %or_cond, label %._crit_edge, label %1

ST_13: tmp_2 [1/1] 1.36ns
:0  %tmp_2 = icmp eq i2 %sat_load, 1

ST_13: tmp_s [1/1] 6.79ns
:1  %tmp_s = fcmp ogt float %e, 0.000000e+00

ST_13: tmp_11 [1/1] 1.37ns
:2  %tmp_11 = and i1 %tmp_6, %tmp_s


 <State 14>: 5.70ns
ST_14: or_cond2 [1/1] 1.37ns
:3  %or_cond2 = and i1 %tmp_2, %tmp_11

ST_14: stg_88 [1/1] 0.00ns
:4  br i1 %or_cond2, label %._crit_edge, label %_ifconv

ST_14: tmp_4 [4/4] 5.70ns
_ifconv:1  %tmp_4 = fmul float %e, %Ki2_read

ST_14: stg_90 [1/1] 0.00ns
._crit_edge:0  br label %._crit_edge5_ifconv


 <State 15>: 5.70ns
ST_15: tmp_4 [3/4] 5.70ns
_ifconv:1  %tmp_4 = fmul float %e, %Ki2_read


 <State 16>: 5.70ns
ST_16: tmp_4 [2/4] 5.70ns
_ifconv:1  %tmp_4 = fmul float %e, %Ki2_read


 <State 17>: 6.41ns
ST_17: tmp_4 [1/4] 5.70ns
_ifconv:1  %tmp_4 = fmul float %e, %Ki2_read

ST_17: tmp_7 [6/6] 6.41ns
_ifconv:11  %tmp_7 = sitofp i32 %tmp to float


 <State 18>: 7.26ns
ST_18: x_integral_load [1/1] 0.00ns
_ifconv:0  %x_integral_load = load float* @x_integral, align 4

ST_18: tmp_5 [5/5] 7.26ns
_ifconv:2  %tmp_5 = fadd float %x_integral_load, %tmp_4

ST_18: tmp_7 [5/6] 6.41ns
_ifconv:11  %tmp_7 = sitofp i32 %tmp to float


 <State 19>: 7.26ns
ST_19: tmp_5 [4/5] 7.26ns
_ifconv:2  %tmp_5 = fadd float %x_integral_load, %tmp_4

ST_19: tmp_7 [4/6] 6.41ns
_ifconv:11  %tmp_7 = sitofp i32 %tmp to float


 <State 20>: 7.26ns
ST_20: tmp_5 [3/5] 7.26ns
_ifconv:2  %tmp_5 = fadd float %x_integral_load, %tmp_4

ST_20: tmp_7 [3/6] 6.41ns
_ifconv:11  %tmp_7 = sitofp i32 %tmp to float


 <State 21>: 7.26ns
ST_21: tmp_5 [2/5] 7.26ns
_ifconv:2  %tmp_5 = fadd float %x_integral_load, %tmp_4

ST_21: tmp_7 [2/6] 6.41ns
_ifconv:11  %tmp_7 = sitofp i32 %tmp to float

ST_21: tmp_10 [4/4] 5.70ns
_ifconv:28  %tmp_10 = fmul float %e, %Kp_read


 <State 22>: 7.26ns
ST_22: tmp_5 [1/5] 7.26ns
_ifconv:2  %tmp_5 = fadd float %x_integral_load, %tmp_4

ST_22: tmp_7 [1/6] 6.41ns
_ifconv:11  %tmp_7 = sitofp i32 %tmp to float

ST_22: tmp_10 [3/4] 5.70ns
_ifconv:28  %tmp_10 = fmul float %e, %Kp_read


 <State 23>: 8.16ns
ST_23: tmp_5_to_int [1/1] 0.00ns
_ifconv:3  %tmp_5_to_int = bitcast float %tmp_5 to i32

ST_23: tmp_12 [1/1] 0.00ns
_ifconv:4  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_5_to_int, i32 23, i32 30)

ST_23: tmp_19 [1/1] 0.00ns
_ifconv:5  %tmp_19 = trunc i32 %tmp_5_to_int to i23

ST_23: notlhs2 [1/1] 2.00ns
_ifconv:6  %notlhs2 = icmp ne i8 %tmp_12, -1

ST_23: notrhs2 [1/1] 2.39ns
_ifconv:7  %notrhs2 = icmp eq i23 %tmp_19, 0

ST_23: tmp_13 [1/1] 1.37ns
_ifconv:8  %tmp_13 = or i1 %notrhs2, %notlhs2

ST_23: tmp_15 [1/1] 6.79ns
_ifconv:9  %tmp_15 = fcmp olt float %tmp_5, 0.000000e+00

ST_23: tmp_16 [1/1] 1.37ns
_ifconv:10  %tmp_16 = and i1 %tmp_13, %tmp_15

ST_23: tmp_7_to_int [1/1] 0.00ns
_ifconv:12  %tmp_7_to_int = bitcast float %tmp_7 to i32

ST_23: tmp_17 [1/1] 0.00ns
_ifconv:13  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_7_to_int, i32 23, i32 30)

ST_23: tmp_25 [1/1] 0.00ns
_ifconv:14  %tmp_25 = trunc i32 %tmp_7_to_int to i23

ST_23: notlhs4 [1/1] 2.00ns
_ifconv:15  %notlhs4 = icmp ne i8 %tmp_17, -1

ST_23: notrhs4 [1/1] 2.39ns
_ifconv:16  %notrhs4 = icmp eq i23 %tmp_25, 0

ST_23: tmp_18 [1/1] 1.37ns
_ifconv:17  %tmp_18 = or i1 %notrhs4, %notlhs4

ST_23: tmp_20 [1/1] 1.37ns
_ifconv:18  %tmp_20 = and i1 %tmp_13, %tmp_18

ST_23: tmp_21 [1/1] 6.79ns
_ifconv:19  %tmp_21 = fcmp ogt float %tmp_5, %tmp_7

ST_23: tmp_22 [1/1] 1.37ns
_ifconv:20  %tmp_22 = and i1 %tmp_20, %tmp_21

ST_23: tmp_10 [2/4] 5.70ns
_ifconv:28  %tmp_10 = fmul float %e, %Kp_read


 <State 24>: 5.70ns
ST_24: sel_tmp [1/1] 1.37ns
_ifconv:21  %sel_tmp = xor i1 %tmp_16, true

ST_24: sel_tmp1 [1/1] 1.37ns
_ifconv:22  %sel_tmp1 = and i1 %tmp_22, %sel_tmp

ST_24: sel_tmp2 [1/1] 1.37ns
_ifconv:23  %sel_tmp2 = select i1 %sel_tmp1, float %tmp_7, float %tmp_5

ST_24: x_integral_new [1/1] 1.37ns
_ifconv:24  %x_integral_new = select i1 %tmp_16, float 0.000000e+00, float %sel_tmp2

ST_24: sel_tmp6_cast [1/1] 0.00ns
_ifconv:25  %sel_tmp6_cast = zext i1 %sel_tmp1 to i2

ST_24: storemerge1 [1/1] 1.37ns
_ifconv:26  %storemerge1 = select i1 %tmp_16, i2 -1, i2 %sel_tmp6_cast

ST_24: stg_132 [1/1] 0.00ns
_ifconv:27  store i2 %storemerge1, i2* @sat, align 1

ST_24: tmp_10 [1/4] 5.70ns
_ifconv:28  %tmp_10 = fmul float %e, %Kp_read

ST_24: stg_134 [1/1] 0.00ns
_ifconv:48  store float %x_integral_new, float* @x_integral, align 4


 <State 25>: 7.26ns
ST_25: x [5/5] 7.26ns
_ifconv:29  %x = fadd float %tmp_10, %x_integral_new


 <State 26>: 7.26ns
ST_26: x [4/5] 7.26ns
_ifconv:29  %x = fadd float %tmp_10, %x_integral_new


 <State 27>: 7.26ns
ST_27: x [3/5] 7.26ns
_ifconv:29  %x = fadd float %tmp_10, %x_integral_new


 <State 28>: 7.26ns
ST_28: x [2/5] 7.26ns
_ifconv:29  %x = fadd float %tmp_10, %x_integral_new


 <State 29>: 7.26ns
ST_29: x [1/5] 7.26ns
_ifconv:29  %x = fadd float %tmp_10, %x_integral_new


 <State 30>: 8.16ns
ST_30: x_to_int [1/1] 0.00ns
_ifconv:30  %x_to_int = bitcast float %x to i32

ST_30: tmp_23 [1/1] 0.00ns
_ifconv:31  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_to_int, i32 23, i32 30)

ST_30: tmp_30 [1/1] 0.00ns
_ifconv:32  %tmp_30 = trunc i32 %x_to_int to i23

ST_30: notlhs5 [1/1] 2.00ns
_ifconv:33  %notlhs5 = icmp ne i8 %tmp_23, -1

ST_30: notrhs5 [1/1] 2.39ns
_ifconv:34  %notrhs5 = icmp eq i23 %tmp_30, 0

ST_30: tmp_24 [1/1] 1.37ns
_ifconv:35  %tmp_24 = or i1 %notrhs5, %notlhs5

ST_30: tmp_26 [1/1] 6.79ns
_ifconv:36  %tmp_26 = fcmp ogt float %x, 0.000000e+00

ST_30: tmp_27 [1/1] 1.37ns
_ifconv:37  %tmp_27 = and i1 %tmp_24, %tmp_26


 <State 31>: 8.16ns
ST_31: x_1 [1/1] 1.37ns
_ifconv:38  %x_1 = select i1 %tmp_27, float %x, float 0.000000e+00

ST_31: tmp_32 [1/1] 6.79ns
_ifconv:46  %tmp_32 = fcmp olt float %x_1, %tmp_7


 <State 32>: 7.87ns
ST_32: x_1_to_int [1/1] 0.00ns
_ifconv:39  %x_1_to_int = bitcast float %x_1 to i32

ST_32: tmp_28 [1/1] 0.00ns
_ifconv:40  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_1_to_int, i32 23, i32 30)

ST_32: tmp_35 [1/1] 0.00ns
_ifconv:41  %tmp_35 = trunc i32 %x_1_to_int to i23

ST_32: notlhs6 [1/1] 2.00ns
_ifconv:42  %notlhs6 = icmp ne i8 %tmp_28, -1

ST_32: notrhs6 [1/1] 2.39ns
_ifconv:43  %notrhs6 = icmp eq i23 %tmp_35, 0

ST_32: tmp_29 [1/1] 1.37ns
_ifconv:44  %tmp_29 = or i1 %notrhs6, %notlhs6

ST_32: tmp_31 [1/1] 1.37ns
_ifconv:45  %tmp_31 = and i1 %tmp_29, %tmp_18

ST_32: tmp_33 [1/1] 1.37ns
_ifconv:47  %tmp_33 = and i1 %tmp_31, %tmp_32

ST_32: x_1_tmp_7 [1/1] 1.37ns
_ifconv:49  %x_1_tmp_7 = select i1 %tmp_33, float %x_1, float %tmp_7

ST_32: stg_159 [1/1] 0.00ns
_ifconv:50  br label %._crit_edge5_ifconv


 <State 33>: 8.24ns
ST_33: x_assign [1/1] 0.00ns
._crit_edge5_ifconv:0  %x_assign = phi float [ undef, %._crit_edge ], [ %x_1_tmp_7, %_ifconv ]

ST_33: p_Val2_s [1/1] 0.00ns
._crit_edge5_ifconv:1  %p_Val2_s = bitcast float %x_assign to i32

ST_33: loc_V [1/1] 0.00ns
._crit_edge5_ifconv:2  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_33: loc_V_1 [1/1] 0.00ns
._crit_edge5_ifconv:3  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_33: p_Result_s [1/1] 0.00ns
._crit_edge5_ifconv:4  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_33: tmp_2_i_i [1/1] 0.00ns
._crit_edge5_ifconv:5  %tmp_2_i_i = zext i24 %p_Result_s to i62

ST_33: tmp_i_i_i_cast8 [1/1] 0.00ns
._crit_edge5_ifconv:6  %tmp_i_i_i_cast8 = zext i8 %loc_V to i9

ST_33: sh_assign [1/1] 1.72ns
._crit_edge5_ifconv:7  %sh_assign = add i9 -127, %tmp_i_i_i_cast8

ST_33: isNeg [1/1] 0.00ns
._crit_edge5_ifconv:8  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_33: tmp_4_i_i [1/1] 1.72ns
._crit_edge5_ifconv:9  %tmp_4_i_i = sub i8 127, %loc_V

ST_33: tmp_4_i_i_cast [1/1] 0.00ns
._crit_edge5_ifconv:10  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

ST_33: sh_assign_1 [1/1] 1.37ns
._crit_edge5_ifconv:11  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

ST_33: sh_assign_1_cast [1/1] 0.00ns
._crit_edge5_ifconv:12  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_33: sh_assign_1_cast_cast [1/1] 0.00ns
._crit_edge5_ifconv:13  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_33: tmp_6_i_i [1/1] 0.00ns
._crit_edge5_ifconv:14  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i62

ST_33: tmp_7_i_i [1/1] 2.78ns
._crit_edge5_ifconv:15  %tmp_7_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_33: tmp_9_i_i [1/1] 2.78ns
._crit_edge5_ifconv:16  %tmp_9_i_i = shl i62 %tmp_2_i_i, %tmp_6_i_i

ST_33: tmp_41 [1/1] 0.00ns
._crit_edge5_ifconv:17  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

ST_33: tmp_34 [1/1] 0.00ns
._crit_edge5_ifconv:18  %tmp_34 = zext i1 %tmp_41 to i10

ST_33: tmp_36 [1/1] 0.00ns
._crit_edge5_ifconv:19  %tmp_36 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %tmp_9_i_i, i32 23, i32 32)

ST_33: tmp_37 [1/1] 1.37ns
._crit_edge5_ifconv:20  %tmp_37 = select i1 %isNeg, i10 %tmp_34, i10 %tmp_36

ST_33: stg_181 [1/1] 0.00ns
._crit_edge5_ifconv:21  call void @_ssdm_op_Write.ap_none.i10P(i10* %u, i10 %tmp_37) nounwind

ST_33: stg_182 [1/1] 1.00ns
._crit_edge5_ifconv:22  call void @_ssdm_op_Write.s_axilite.floatP(float* %yVmeasDbg, float %y) nounwind

ST_33: stg_183 [1/1] 1.00ns
._crit_edge5_ifconv:23  call void @_ssdm_op_Write.s_axilite.floatP(float* %yDbg, float %y) nounwind

ST_33: stg_184 [1/1] 1.00ns
._crit_edge5_ifconv:24  call void @_ssdm_op_Write.s_axilite.floatP(float* %eDbg, float %e) nounwind

ST_33: stg_185 [1/1] 1.00ns
._crit_edge5_ifconv:25  call void @_ssdm_op_Write.s_axilite.i10P(i10* %uDbg, i10 %tmp_37) nounwind

ST_33: stg_186 [1/1] 0.00ns
._crit_edge5_ifconv:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_ref]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x18e22b21950; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_meas]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x18e22b23570; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_MAX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x18e22b219e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x18e22b23060; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ki2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x18e22b22520; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x18e22b21a70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yVmeasDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x18e22b21cb0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ yDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x18e22b23180; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x18e22b225b0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ uDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x18e22b21dd0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sat]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x18e22b22370; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ x_integral]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x18e22b22fd0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_meas_read           (read          ) [ 0000000000000000000000000000000000]
y1                    (zext          ) [ 0011111000000000000000000000000000]
y                     (sitofp        ) [ 0000000111111111111111111111111111]
Ki2_read              (read          ) [ 0000000011111111110000000000000000]
Kp_read               (read          ) [ 0000000011111111111111111000000000]
X_MAX_read            (read          ) [ 0000000011111100000000000000000000]
v_ref_read            (read          ) [ 0000000011110000000000000000000000]
e                     (fsub          ) [ 0000000000001111111111111111111111]
tmp_8                 (fcmp          ) [ 0000000000000100000000000000000000]
stg_52                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_53                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_54                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_55                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_56                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_57                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_58                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_59                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_60                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_61                (specbitsmap   ) [ 0000000000000000000000000000000000]
stg_62                (spectopmodule ) [ 0000000000000000000000000000000000]
tmp                   (zext          ) [ 0000000000000011111111100000000000]
stg_64                (specinterface ) [ 0000000000000000000000000000000000]
stg_65                (specinterface ) [ 0000000000000000000000000000000000]
stg_66                (specinterface ) [ 0000000000000000000000000000000000]
stg_67                (specinterface ) [ 0000000000000000000000000000000000]
stg_68                (specinterface ) [ 0000000000000000000000000000000000]
stg_69                (specinterface ) [ 0000000000000000000000000000000000]
stg_70                (specinterface ) [ 0000000000000000000000000000000000]
stg_71                (specinterface ) [ 0000000000000000000000000000000000]
stg_72                (specinterface ) [ 0000000000000000000000000000000000]
sat_load              (load          ) [ 0000000000000000000000000000000000]
tmp_3                 (bitselect     ) [ 0000000000000000000000000000000000]
e_to_int              (bitcast       ) [ 0000000000000000000000000000000000]
tmp_1                 (partselect    ) [ 0000000000000000000000000000000000]
tmp_14                (trunc         ) [ 0000000000000000000000000000000000]
notlhs                (icmp          ) [ 0000000000000000000000000000000000]
notrhs                (icmp          ) [ 0000000000000000000000000000000000]
tmp_6                 (or            ) [ 0000000000000000000000000000000000]
tmp_9                 (and           ) [ 0000000000000000000000000000000000]
or_cond               (and           ) [ 0000000000000110000000000000000000]
stg_83                (br            ) [ 0000000000000000000000000000000000]
tmp_2                 (icmp          ) [ 0000000000000010000000000000000000]
tmp_s                 (fcmp          ) [ 0000000000000000000000000000000000]
tmp_11                (and           ) [ 0000000000000010000000000000000000]
or_cond2              (and           ) [ 0000000000000010000000000000000000]
stg_88                (br            ) [ 0000000000000000000000000000000000]
stg_90                (br            ) [ 0000000000000011111111111111111111]
tmp_4                 (fmul          ) [ 0000000000000000001111100000000000]
x_integral_load       (load          ) [ 0000000000000000000111100000000000]
tmp_5                 (fadd          ) [ 0000000000000000000000011000000000]
tmp_7                 (sitofp        ) [ 0000000000000000000000011111111110]
tmp_5_to_int          (bitcast       ) [ 0000000000000000000000000000000000]
tmp_12                (partselect    ) [ 0000000000000000000000000000000000]
tmp_19                (trunc         ) [ 0000000000000000000000000000000000]
notlhs2               (icmp          ) [ 0000000000000000000000000000000000]
notrhs2               (icmp          ) [ 0000000000000000000000000000000000]
tmp_13                (or            ) [ 0000000000000000000000000000000000]
tmp_15                (fcmp          ) [ 0000000000000000000000000000000000]
tmp_16                (and           ) [ 0000000000000000000000001000000000]
tmp_7_to_int          (bitcast       ) [ 0000000000000000000000000000000000]
tmp_17                (partselect    ) [ 0000000000000000000000000000000000]
tmp_25                (trunc         ) [ 0000000000000000000000000000000000]
notlhs4               (icmp          ) [ 0000000000000000000000000000000000]
notrhs4               (icmp          ) [ 0000000000000000000000000000000000]
tmp_18                (or            ) [ 0000000000000000000000001111111110]
tmp_20                (and           ) [ 0000000000000000000000000000000000]
tmp_21                (fcmp          ) [ 0000000000000000000000000000000000]
tmp_22                (and           ) [ 0000000000000000000000001000000000]
sel_tmp               (xor           ) [ 0000000000000000000000000000000000]
sel_tmp1              (and           ) [ 0000000000000000000000000000000000]
sel_tmp2              (select        ) [ 0000000000000000000000000000000000]
x_integral_new        (select        ) [ 0000000000000000000000000111110000]
sel_tmp6_cast         (zext          ) [ 0000000000000000000000000000000000]
storemerge1           (select        ) [ 0000000000000000000000000000000000]
stg_132               (store         ) [ 0000000000000000000000000000000000]
tmp_10                (fmul          ) [ 0000000000000000000000000111110000]
stg_134               (store         ) [ 0000000000000000000000000000000000]
x                     (fadd          ) [ 0000000000000000000000000000001100]
x_to_int              (bitcast       ) [ 0000000000000000000000000000000000]
tmp_23                (partselect    ) [ 0000000000000000000000000000000000]
tmp_30                (trunc         ) [ 0000000000000000000000000000000000]
notlhs5               (icmp          ) [ 0000000000000000000000000000000000]
notrhs5               (icmp          ) [ 0000000000000000000000000000000000]
tmp_24                (or            ) [ 0000000000000000000000000000000000]
tmp_26                (fcmp          ) [ 0000000000000000000000000000000000]
tmp_27                (and           ) [ 0000000000000000000000000000000100]
x_1                   (select        ) [ 0000000000000000000000000000000010]
tmp_32                (fcmp          ) [ 0000000000000000000000000000000010]
x_1_to_int            (bitcast       ) [ 0000000000000000000000000000000000]
tmp_28                (partselect    ) [ 0000000000000000000000000000000000]
tmp_35                (trunc         ) [ 0000000000000000000000000000000000]
notlhs6               (icmp          ) [ 0000000000000000000000000000000000]
notrhs6               (icmp          ) [ 0000000000000000000000000000000000]
tmp_29                (or            ) [ 0000000000000000000000000000000000]
tmp_31                (and           ) [ 0000000000000000000000000000000000]
tmp_33                (and           ) [ 0000000000000000000000000000000000]
x_1_tmp_7             (select        ) [ 0000000000000010000000000000000011]
stg_159               (br            ) [ 0000000000000010000000000000000011]
x_assign              (phi           ) [ 0000000000000000000000000000000001]
p_Val2_s              (bitcast       ) [ 0000000000000000000000000000000000]
loc_V                 (partselect    ) [ 0000000000000000000000000000000000]
loc_V_1               (trunc         ) [ 0000000000000000000000000000000000]
p_Result_s            (bitconcatenate) [ 0000000000000000000000000000000000]
tmp_2_i_i             (zext          ) [ 0000000000000000000000000000000000]
tmp_i_i_i_cast8       (zext          ) [ 0000000000000000000000000000000000]
sh_assign             (add           ) [ 0000000000000000000000000000000000]
isNeg                 (bitselect     ) [ 0000000000000000000000000000000000]
tmp_4_i_i             (sub           ) [ 0000000000000000000000000000000000]
tmp_4_i_i_cast        (sext          ) [ 0000000000000000000000000000000000]
sh_assign_1           (select        ) [ 0000000000000000000000000000000000]
sh_assign_1_cast      (sext          ) [ 0000000000000000000000000000000000]
sh_assign_1_cast_cast (sext          ) [ 0000000000000000000000000000000000]
tmp_6_i_i             (zext          ) [ 0000000000000000000000000000000000]
tmp_7_i_i             (lshr          ) [ 0000000000000000000000000000000000]
tmp_9_i_i             (shl           ) [ 0000000000000000000000000000000000]
tmp_41                (bitselect     ) [ 0000000000000000000000000000000000]
tmp_34                (zext          ) [ 0000000000000000000000000000000000]
tmp_36                (partselect    ) [ 0000000000000000000000000000000000]
tmp_37                (select        ) [ 0000000000000000000000000000000000]
stg_181               (write         ) [ 0000000000000000000000000000000000]
stg_182               (write         ) [ 0000000000000000000000000000000000]
stg_183               (write         ) [ 0000000000000000000000000000000000]
stg_184               (write         ) [ 0000000000000000000000000000000000]
stg_185               (write         ) [ 0000000000000000000000000000000000]
stg_186               (ret           ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_ref">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_ref"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_meas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_meas"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_MAX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_MAX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Kp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Ki2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ki2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="u">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="yVmeasDbg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yVmeasDbg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="yDbg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yDbg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="eDbg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eDbg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="uDbg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uDbg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sat">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sat"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_integral">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_integral"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="PI_compensator_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="19"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i10P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i10P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="v_meas_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_meas_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Ki2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ki2_read/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Kp_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kp_read/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="X_MAX_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_MAX_read/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v_ref_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_ref_read/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="stg_181_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_181/33 "/>
</bind>
</comp>

<comp id="129" class="1004" name="stg_182_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="27"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_182/33 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stg_183_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="27"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_183/33 "/>
</bind>
</comp>

<comp id="143" class="1004" name="stg_184_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="22"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_184/33 "/>
</bind>
</comp>

<comp id="150" class="1004" name="stg_185_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="0" index="2" bw="10" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_185/33 "/>
</bind>
</comp>

<comp id="157" class="1005" name="x_assign_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="19"/>
<pin id="159" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="x_assign_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="19"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/33 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="e/7 tmp_5/18 x/25 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="3"/>
<pin id="175" dir="0" index="1" bw="32" slack="7"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/14 tmp_10/21 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="y/1 tmp_7/17 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/12 tmp_s/13 tmp_15/23 tmp_26/30 tmp_32/31 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_21_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/23 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_10 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 x "/>
</bind>
</comp>

<comp id="201" class="1004" name="y1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="6"/>
<pin id="208" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sat_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sat_load/13 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="221" class="1004" name="e_to_int_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="e_to_int/13 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_14_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="238" class="1004" name="notlhs_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/13 "/>
</bind>
</comp>

<comp id="244" class="1004" name="notrhs_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="23" slack="0"/>
<pin id="246" dir="0" index="1" bw="23" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/13 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="1"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_cond_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_11_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_cond2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/14 "/>
</bind>
</comp>

<comp id="283" class="1004" name="x_integral_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_integral_load/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_5_to_int_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5_to_int/23 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_12_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/23 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_19_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/23 "/>
</bind>
</comp>

<comp id="306" class="1004" name="notlhs2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/23 "/>
</bind>
</comp>

<comp id="312" class="1004" name="notrhs2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="0"/>
<pin id="314" dir="0" index="1" bw="23" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/23 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_13_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/23 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_16_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_16/23 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_7_to_int_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7_to_int/23 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_17_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/23 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_25_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/23 "/>
</bind>
</comp>

<comp id="347" class="1004" name="notlhs4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/23 "/>
</bind>
</comp>

<comp id="353" class="1004" name="notrhs4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="23" slack="0"/>
<pin id="355" dir="0" index="1" bw="23" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/23 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_18_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/23 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_20_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/23 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_22_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_22/23 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sel_tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/24 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sel_tmp1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/24 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sel_tmp2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="2"/>
<pin id="390" dir="0" index="2" bw="32" slack="2"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/24 "/>
</bind>
</comp>

<comp id="394" class="1004" name="x_integral_new_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_integral_new/24 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sel_tmp6_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp6_cast/24 "/>
</bind>
</comp>

<comp id="405" class="1004" name="storemerge1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="0" index="2" bw="2" slack="0"/>
<pin id="409" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/24 "/>
</bind>
</comp>

<comp id="412" class="1004" name="stg_132_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_132/24 "/>
</bind>
</comp>

<comp id="418" class="1004" name="stg_134_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_134/24 "/>
</bind>
</comp>

<comp id="424" class="1004" name="x_to_int_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_to_int/30 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_23_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/30 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_30_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/30 "/>
</bind>
</comp>

<comp id="442" class="1004" name="notlhs5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/30 "/>
</bind>
</comp>

<comp id="448" class="1004" name="notrhs5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="0"/>
<pin id="450" dir="0" index="1" bw="23" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/30 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_24_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/30 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_27_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27/30 "/>
</bind>
</comp>

<comp id="466" class="1004" name="x_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_1/31 "/>
</bind>
</comp>

<comp id="474" class="1004" name="x_1_to_int_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_1_to_int/32 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_28_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="0" index="3" bw="6" slack="0"/>
<pin id="482" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/32 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_35_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/32 "/>
</bind>
</comp>

<comp id="491" class="1004" name="notlhs6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/32 "/>
</bind>
</comp>

<comp id="497" class="1004" name="notrhs6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="23" slack="0"/>
<pin id="499" dir="0" index="1" bw="23" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/32 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_29_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_29/32 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_31_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="9"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_31/32 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_33_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="1"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33/32 "/>
</bind>
</comp>

<comp id="519" class="1004" name="x_1_tmp_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="32" slack="10"/>
<pin id="523" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_1_tmp_7/32 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Val2_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/33 "/>
</bind>
</comp>

<comp id="529" class="1004" name="loc_V_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/33 "/>
</bind>
</comp>

<comp id="539" class="1004" name="loc_V_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/33 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_Result_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="24" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="23" slack="0"/>
<pin id="547" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/33 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_2_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="0"/>
<pin id="553" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/33 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_i_i_i_cast8_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast8/33 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sh_assign_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/33 "/>
</bind>
</comp>

<comp id="565" class="1004" name="isNeg_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="9" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/33 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_4_i_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/33 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_4_i_i_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_i_i_cast/33 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sh_assign_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="9" slack="0"/>
<pin id="586" dir="0" index="2" bw="9" slack="0"/>
<pin id="587" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/33 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sh_assign_1_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/33 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sh_assign_1_cast_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/33 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_6_i_i_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i/33 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_7_i_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="24" slack="0"/>
<pin id="605" dir="0" index="1" bw="9" slack="0"/>
<pin id="606" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7_i_i/33 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_9_i_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="24" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9_i_i/33 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_41_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="24" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/33 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_34_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/33 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_36_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="62" slack="0"/>
<pin id="630" dir="0" index="2" bw="6" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/33 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_37_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="10" slack="0"/>
<pin id="640" dir="0" index="2" bw="10" slack="0"/>
<pin id="641" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/33 "/>
</bind>
</comp>

<comp id="647" class="1005" name="y1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="y_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="659" class="1005" name="Ki2_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="7"/>
<pin id="661" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="Ki2_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="Kp_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="14"/>
<pin id="666" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="Kp_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="X_MAX_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="6"/>
<pin id="671" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="X_MAX_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="v_ref_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_ref_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="e_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_8_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="4"/>
<pin id="694" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="697" class="1005" name="or_cond_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_2_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_11_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="714" class="1005" name="x_integral_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_integral_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_7_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_16_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_18_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="9"/>
<pin id="737" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_22_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="745" class="1005" name="x_integral_new_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_integral_new "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_27_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="755" class="1005" name="x_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_32_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="766" class="1005" name="x_1_tmp_7_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1_tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="88" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="116" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="173" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="198"><net_src comp="168" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="204"><net_src comp="92" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="221" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="224" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="234" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="238" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="213" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="209" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="250" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="180" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="291"><net_src comp="195" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="288" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="292" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="302" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="306" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="180" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="330" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="333" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="343" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="347" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="318" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="185" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="195" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="382" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="394" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="195" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="428" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="438" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="442" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="180" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="195" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="474" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="477" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="487" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="161" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="54" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="542"><net_src comp="525" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="64" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="529" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="74" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="76" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="78" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="529" pin="4"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="565" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="559" pin="2"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="583" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="543" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="595" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="551" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="599" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="80" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="603" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="82" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="609" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="54" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="84" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="565" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="623" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="627" pin="4"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="637" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="646"><net_src comp="637" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="650"><net_src comp="201" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="655"><net_src comp="177" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="662"><net_src comp="98" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="667"><net_src comp="104" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="672"><net_src comp="110" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="677"><net_src comp="116" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="682"><net_src comp="168" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="690"><net_src comp="180" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="695"><net_src comp="206" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="700"><net_src comp="261" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="267" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="709"><net_src comp="273" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="717"><net_src comp="283" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="722"><net_src comp="177" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="731"><net_src comp="324" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="738"><net_src comp="359" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="743"><net_src comp="371" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="748"><net_src comp="394" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="753"><net_src comp="460" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="758"><net_src comp="466" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="764"><net_src comp="180" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="769"><net_src comp="519" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {33 }
	Port: yVmeasDbg | {33 }
	Port: yDbg | {33 }
	Port: eDbg | {33 }
	Port: uDbg | {33 }
  - Chain level:
	State 1
		y : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_3 : 1
		tmp_1 : 1
		tmp_14 : 1
		notlhs : 2
		notrhs : 2
		tmp_6 : 3
		tmp_9 : 3
		or_cond : 3
		stg_83 : 3
		tmp_2 : 1
		tmp_11 : 3
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_5 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_12 : 1
		tmp_19 : 1
		notlhs2 : 2
		notrhs2 : 2
		tmp_13 : 3
		tmp_16 : 3
		tmp_17 : 1
		tmp_25 : 1
		notlhs4 : 2
		notrhs4 : 2
		tmp_18 : 3
		tmp_20 : 3
		tmp_22 : 3
	State 24
		x_integral_new : 1
		storemerge1 : 1
		stg_132 : 2
		stg_134 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp_23 : 1
		tmp_30 : 1
		notlhs5 : 2
		notrhs5 : 2
		tmp_24 : 3
		tmp_27 : 3
	State 31
		tmp_32 : 1
	State 32
		tmp_28 : 1
		tmp_35 : 1
		notlhs6 : 2
		notrhs6 : 2
		tmp_29 : 3
		tmp_31 : 3
		tmp_33 : 3
		x_1_tmp_7 : 3
	State 33
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
		p_Result_s : 3
		tmp_2_i_i : 4
		tmp_i_i_i_cast8 : 3
		sh_assign : 4
		isNeg : 5
		tmp_4_i_i : 3
		tmp_4_i_i_cast : 4
		sh_assign_1 : 6
		sh_assign_1_cast : 7
		sh_assign_1_cast_cast : 7
		tmp_6_i_i : 8
		tmp_7_i_i : 8
		tmp_9_i_i : 9
		tmp_41 : 9
		tmp_34 : 10
		tmp_36 : 10
		tmp_37 : 11
		stg_181 : 12
		stg_185 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|  sitofp  |          grp_fu_177          |    0    |   340   |   554   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_180          |    0    |    66   |   239   |
|          |         tmp_21_fu_185        |    0    |    66   |   239   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_168          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_173          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|          |        sel_tmp2_fu_387       |    0    |    0    |    32   |
|          |     x_integral_new_fu_394    |    0    |    0    |    32   |
|          |      storemerge1_fu_405      |    0    |    0    |    2    |
|  select  |          x_1_fu_466          |    0    |    0    |    32   |
|          |       x_1_tmp_7_fu_519       |    0    |    0    |    32   |
|          |      sh_assign_1_fu_583      |    0    |    0    |    9    |
|          |         tmp_37_fu_637        |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    shl   |       tmp_9_i_i_fu_609       |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       tmp_7_i_i_fu_603       |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|          |         notlhs_fu_238        |    0    |    0    |    3    |
|          |         notrhs_fu_244        |    0    |    0    |    8    |
|          |         tmp_2_fu_267         |    0    |    0    |    1    |
|          |        notlhs2_fu_306        |    0    |    0    |    3    |
|          |        notrhs2_fu_312        |    0    |    0    |    8    |
|   icmp   |        notlhs4_fu_347        |    0    |    0    |    3    |
|          |        notrhs4_fu_353        |    0    |    0    |    8    |
|          |        notlhs5_fu_442        |    0    |    0    |    3    |
|          |        notrhs5_fu_448        |    0    |    0    |    8    |
|          |        notlhs6_fu_491        |    0    |    0    |    3    |
|          |        notrhs6_fu_497        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_256         |    0    |    0    |    1    |
|          |        or_cond_fu_261        |    0    |    0    |    1    |
|          |         tmp_11_fu_273        |    0    |    0    |    1    |
|          |        or_cond2_fu_279       |    0    |    0    |    1    |
|          |         tmp_16_fu_324        |    0    |    0    |    1    |
|    and   |         tmp_20_fu_365        |    0    |    0    |    1    |
|          |         tmp_22_fu_371        |    0    |    0    |    1    |
|          |        sel_tmp1_fu_382       |    0    |    0    |    1    |
|          |         tmp_27_fu_460        |    0    |    0    |    1    |
|          |         tmp_31_fu_509        |    0    |    0    |    1    |
|          |         tmp_33_fu_514        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    add   |       sh_assign_fu_559       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       tmp_4_i_i_fu_573       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_250         |    0    |    0    |    1    |
|          |         tmp_13_fu_318        |    0    |    0    |    1    |
|    or    |         tmp_18_fu_359        |    0    |    0    |    1    |
|          |         tmp_24_fu_454        |    0    |    0    |    1    |
|          |         tmp_29_fu_503        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    xor   |        sel_tmp_fu_377        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |    v_meas_read_read_fu_92    |    0    |    0    |    0    |
|          |      Ki2_read_read_fu_98     |    0    |    0    |    0    |
|   read   |      Kp_read_read_fu_104     |    0    |    0    |    0    |
|          |    X_MAX_read_read_fu_110    |    0    |    0    |    0    |
|          |    v_ref_read_read_fu_116    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     stg_181_write_fu_122     |    0    |    0    |    0    |
|          |     stg_182_write_fu_129     |    0    |    0    |    0    |
|   write  |     stg_183_write_fu_136     |    0    |    0    |    0    |
|          |     stg_184_write_fu_143     |    0    |    0    |    0    |
|          |     stg_185_write_fu_150     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           y1_fu_201          |    0    |    0    |    0    |
|          |          tmp_fu_206          |    0    |    0    |    0    |
|          |     sel_tmp6_cast_fu_401     |    0    |    0    |    0    |
|   zext   |       tmp_2_i_i_fu_551       |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast8_fu_555    |    0    |    0    |    0    |
|          |       tmp_6_i_i_fu_599       |    0    |    0    |    0    |
|          |         tmp_34_fu_623        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_213         |    0    |    0    |    0    |
| bitselect|         isNeg_fu_565         |    0    |    0    |    0    |
|          |         tmp_41_fu_615        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_224         |    0    |    0    |    0    |
|          |         tmp_12_fu_292        |    0    |    0    |    0    |
|          |         tmp_17_fu_333        |    0    |    0    |    0    |
|partselect|         tmp_23_fu_428        |    0    |    0    |    0    |
|          |         tmp_28_fu_477        |    0    |    0    |    0    |
|          |         loc_V_fu_529         |    0    |    0    |    0    |
|          |         tmp_36_fu_627        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_14_fu_234        |    0    |    0    |    0    |
|          |         tmp_19_fu_302        |    0    |    0    |    0    |
|   trunc  |         tmp_25_fu_343        |    0    |    0    |    0    |
|          |         tmp_30_fu_438        |    0    |    0    |    0    |
|          |         tmp_35_fu_487        |    0    |    0    |    0    |
|          |        loc_V_1_fu_539        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_543      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_4_i_i_cast_fu_579    |    0    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_591   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_595 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   820   |   2132  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    Ki2_read_reg_659   |   32   |
|    Kp_read_reg_664    |   32   |
|   X_MAX_read_reg_669  |   10   |
|       e_reg_679       |   32   |
|    or_cond_reg_697    |    1   |
|        reg_189        |   32   |
|        reg_195        |   32   |
|     tmp_11_reg_706    |    1   |
|     tmp_16_reg_728    |    1   |
|     tmp_18_reg_735    |    1   |
|     tmp_22_reg_740    |    1   |
|     tmp_27_reg_750    |    1   |
|     tmp_2_reg_701     |    1   |
|     tmp_32_reg_761    |    1   |
|     tmp_7_reg_719     |   32   |
|     tmp_8_reg_687     |    1   |
|      tmp_reg_692      |   32   |
|   v_ref_read_reg_674  |   32   |
|      x_1_reg_755      |   32   |
|   x_1_tmp_7_reg_766   |   32   |
|    x_assign_reg_157   |   32   |
|x_integral_load_reg_714|   32   |
| x_integral_new_reg_745|   32   |
|       y1_reg_647      |   32   |
|       y_reg_652       |   32   |
+-----------------------+--------+
|         Total         |   499  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_168 |  p0  |   5  |  32  |   160  ||    32   |
| grp_fu_168 |  p1  |   3  |  32  |   96   ||    32   |
| grp_fu_173 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_177 |  p0  |   3  |  12  |   36   ||    12   |
| grp_fu_180 |  p0  |   3  |  32  |   96   ||    32   |
| grp_fu_180 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   516  ||  9.794  ||   172   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   820  |  2132  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   172  |
|  Register |    -   |    -   |   499  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1319  |  2304  |
+-----------+--------+--------+--------+--------+
