module lives_reg (
	input  logic Clk, Reset, Restart,
	output logic [1:0] out
);
	
	logic [1:0] lives, lives_next;
					
	always_ff @ (posedge Clk) begin
		if (Reset)				// clear on reset
			lives <= 2'b11;
		else
			lives <= lives_next;
		
		out <= lives_next;
	end
	
	always_comb begin
		lives_next = lives;
		
		if (Restart) begin
			lives_next = lives - 1;
		end
	
	end

endmodule
