Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: encrypt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "encrypt.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "encrypt"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : encrypt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mos28\Documents\xilinx proj\lab7\srom.vhd" into library work
Parsing package <srom>.
Parsing package body <srom>.
Parsing VHDL file "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" into library work
Parsing entity <encrypt>.
Parsing architecture <Behavioral> of entity <encrypt>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <encrypt> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 137: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 138: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 142: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 143: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 147: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 148: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 152: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 153: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 157: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 158: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 162: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 163: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 167: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 168: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 172: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 173: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 177: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 178: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 182: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 183: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 187: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 188: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 192: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 193: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 197: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd" Line 198: rom should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <encrypt>.
    Related source file is "C:\Users\mos28\Documents\xilinx proj\lab7\encryptfsm.vhd".
    Found 4-bit register for signal <pr_st>.
    Found 32-bit register for signal <aSig>.
    Found 32-bit register for signal <bSig>.
    Found 64-bit register for signal <dout>.
    Found finite state machine <FSM_0> for signal <pr_st>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wt                                             |
    | Power Up State     | wt                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <aAdd> created at line 311.
    Found 32-bit adder for signal <bAdd> created at line 312.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[31]_Mux_134_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[30]_Mux_136_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[29]_Mux_138_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[28]_Mux_140_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[27]_Mux_142_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[26]_Mux_144_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[25]_Mux_146_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[24]_Mux_148_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[23]_Mux_150_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[22]_Mux_152_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[21]_Mux_154_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[20]_Mux_156_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[19]_Mux_158_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[18]_Mux_160_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[17]_Mux_162_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[16]_Mux_164_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[15]_Mux_166_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[14]_Mux_168_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[13]_Mux_170_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[12]_Mux_172_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[11]_Mux_174_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[10]_Mux_176_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[9]_Mux_178_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[8]_Mux_180_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[7]_Mux_182_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[6]_Mux_184_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[5]_Mux_186_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[4]_Mux_188_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[3]_Mux_190_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[2]_Mux_192_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[1]_Mux_194_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[0]_Mux_196_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[31]_Mux_198_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[30]_Mux_200_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[29]_Mux_202_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[28]_Mux_204_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[27]_Mux_206_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[26]_Mux_208_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[25]_Mux_210_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[24]_Mux_212_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[23]_Mux_214_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[22]_Mux_216_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[21]_Mux_218_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[20]_Mux_220_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[19]_Mux_222_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[18]_Mux_224_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[17]_Mux_226_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[16]_Mux_228_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[15]_Mux_230_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[14]_Mux_232_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[13]_Mux_234_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[12]_Mux_236_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[11]_Mux_238_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[10]_Mux_240_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[9]_Mux_242_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[8]_Mux_244_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[7]_Mux_246_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[6]_Mux_248_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[5]_Mux_250_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[4]_Mux_252_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[3]_Mux_254_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[2]_Mux_256_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[1]_Mux_258_o> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[0]_Mux_260_o> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<31>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<30>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<29>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<28>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<27>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<26>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<25>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<24>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<23>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<22>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<21>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<20>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<19>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<18>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<17>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<16>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<15>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<14>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<13>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<12>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<11>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<10>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<9>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<8>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<7>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<6>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<5>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<4>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<3>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<2>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<1>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <aShft<0>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<31>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<30>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<29>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<28>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<27>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<26>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<25>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<24>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<23>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<22>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<21>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<20>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<19>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<18>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<17>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<16>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<15>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<14>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<13>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<12>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<11>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<10>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<9>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<8>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<7>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<6>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<5>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<4>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<3>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<2>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<1>> created at line 120.
    Found 1-bit 32-to-1 multiplexer for signal <bShft<0>> created at line 120.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aStp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bStp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred 128 Latch(s).
	inferred 194 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <encrypt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 2
 64-bit register                                       : 2
# Latches                                              : 128
 1-bit latch                                           : 128
# Multiplexers                                         : 194
 1-bit 13-to-1 multiplexer                             : 64
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 128
 Flip-Flops                                            : 128
# Multiplexers                                         : 194
 1-bit 13-to-1 multiplexer                             : 64
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pr_st[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 wt    | 0000
 lo    | 0001
 s0    | 0010
 s1    | 0011
 s2    | 0100
 s3    | 0101
 s4    | 0110
 s5    | 0111
 s6    | 1000
 s7    | 1001
 s8    | 1010
 s9    | 1011
 s10   | 1100
 s11   | 1101
 s12   | 1110
 dn    | 1111
-------------------

Optimizing unit <encrypt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block encrypt, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : encrypt.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 861
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 97
#      LUT3                        : 67
#      LUT4                        : 36
#      LUT5                        : 129
#      LUT6                        : 386
#      MUXCY                       : 62
#      MUXF7                       : 17
#      XORCY                       : 64
# FlipFlops/Latches                : 260
#      FD                          : 64
#      FDC                         : 4
#      FDE                         : 64
#      LD                          : 128
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 962
#      IBUF                        : 897
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             260  out of  126800     0%  
 Number of Slice LUTs:                  717  out of  63400     1%  
    Number used as Logic:               717  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    759
   Number with an unused Flip Flop:     499  out of    759    65%  
   Number with an unused LUT:            42  out of    759     5%  
   Number of fully used LUT-FF pairs:   218  out of    759    28%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         963
 Number of bonded IOBs:                 963  out of    210   458% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
pr_st[3]_GND_7_o_Mux_7_o(pr_st_pr_st[3]_GND_7_o_Mux_7_o1:O)| BUFG(*)(sEvn_31)       | 128   |
clk                                                        | BUFGP                  | 132   |
-----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.260ns (Maximum Frequency: 234.747MHz)
   Minimum input arrival time before clock: 2.859ns
   Maximum output required time after clock: 1.530ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pr_st[3]_GND_7_o_Mux_7_o'
  Clock period: 4.260ns (frequency: 234.747MHz)
  Total number of paths / destination ports: 53176 / 32
-------------------------------------------------------------------------
Delay:               4.260ns (Levels of Logic = 29)
  Source:            aStp_0 (LATCH)
  Destination:       bStp_22 (LATCH)
  Source Clock:      pr_st[3]_GND_7_o_Mux_7_o falling
  Destination Clock: pr_st[3]_GND_7_o_Mux_7_o falling

  Data Path: aStp_0 to bStp_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  aStp_0 (aStp_0)
     LUT2:I0->O            1   0.097   0.000  Madd_aAdd_lut<0> (Madd_aAdd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_aAdd_cy<0> (Madd_aAdd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<1> (Madd_aAdd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<2> (Madd_aAdd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<3> (Madd_aAdd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<4> (Madd_aAdd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<5> (Madd_aAdd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<6> (Madd_aAdd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<7> (Madd_aAdd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<8> (Madd_aAdd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<9> (Madd_aAdd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<10> (Madd_aAdd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<11> (Madd_aAdd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<12> (Madd_aAdd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<13> (Madd_aAdd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<14> (Madd_aAdd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<15> (Madd_aAdd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<16> (Madd_aAdd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<17> (Madd_aAdd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<18> (Madd_aAdd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<19> (Madd_aAdd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<20> (Madd_aAdd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<21> (Madd_aAdd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_aAdd_cy<22> (Madd_aAdd_cy<22>)
     XORCY:CI->O           2   0.370   0.299  Madd_aAdd_xor<23> (aAdd<23>)
     LUT4:I3->O            4   0.097   0.570  Mxor_bXor_23_xo<0>1 (bXor<23>)
     LUT6:I2->O            4   0.097   0.525  Mmux_bShft<30>_91 (Mmux_bShft<10>_7)
     LUT6:I3->O            2   0.097   0.299  Mmux_bShft<22>_3 (Mmux_bShft<22>_3)
     LUT5:I4->O            1   0.097   0.000  Mmux_pr_st[3]_bStp[22]_Mux_88_o11 (pr_st[3]_bStp[22]_Mux_88_o)
     LD:D                     -0.028          bStp_22
    ----------------------------------------
    Total                      4.260ns (2.186ns logic, 2.074ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.625ns (frequency: 615.333MHz)
  Total number of paths / destination ports: 586 / 196
-------------------------------------------------------------------------
Delay:               1.625ns (Levels of Logic = 1)
  Source:            pr_st_FSM_FFd1 (FF)
  Destination:       dout_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pr_st_FSM_FFd1 to dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            149   0.361   0.681  pr_st_FSM_FFd1 (pr_st_FSM_FFd1)
     LUT4:I0->O           65   0.097   0.391  pr_st_done1 (done_OBUF)
     FDE:CE                    0.095          dout_0
    ----------------------------------------
    Total                      1.625ns (0.553ns logic, 1.072ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[3]_GND_7_o_Mux_7_o'
  Total number of paths / destination ports: 2552 / 96
-------------------------------------------------------------------------
Offset:              2.859ns (Levels of Logic = 6)
  Source:            din<32> (PAD)
  Destination:       bStp_30 (LATCH)
  Destination Clock: pr_st[3]_GND_7_o_Mux_7_o falling

  Data Path: din<32> to bStp_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  din_32_IBUF (din_32_IBUF)
     LUT6:I0->O           34   0.097   0.800  Mmux_aNxt11 (aNxt<0>)
     LUT6:I0->O            1   0.097   0.000  Mmux_bShft<30>_9_G (N12)
     MUXF7:I1->O           4   0.279   0.309  Mmux_bShft<30>_9 (Mmux_bShft<10>_92)
     LUT6:I5->O            2   0.097   0.383  Mmux_bShft<30>_3 (Mmux_bShft<14>_4)
     LUT5:I3->O            1   0.097   0.000  Mmux_pr_st[3]_bStp[14]_Mux_104_o11 (pr_st[3]_bStp[14]_Mux_104_o)
     LD:D                     -0.028          bStp_14
    ----------------------------------------
    Total                      2.859ns (0.668ns logic, 2.191ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.036ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       pr_st_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: reset to pr_st_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  reset_IBUF (reset_IBUF)
     INV:I->O              4   0.113   0.293  reset_inv1_INV_0 (reset_inv)
     FDC:CLR                   0.349          pr_st_FSM_FFd4
    ----------------------------------------
    Total                      1.036ns (0.463ns logic, 0.573ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 68 / 65
-------------------------------------------------------------------------
Offset:              1.530ns (Levels of Logic = 2)
  Source:            pr_st_FSM_FFd1 (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: pr_st_FSM_FFd1 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            149   0.361   0.681  pr_st_FSM_FFd1 (pr_st_FSM_FFd1)
     LUT4:I0->O           65   0.097   0.391  pr_st_done1 (done_OBUF)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      1.530ns (0.458ns logic, 1.072ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    1.625|         |         |         |
pr_st[3]_GND_7_o_Mux_7_o|         |    3.174|         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[3]_GND_7_o_Mux_7_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |         |         |    3.786|         |
pr_st[3]_GND_7_o_Mux_7_o|         |         |    4.260|         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.13 secs
 
--> 

Total memory usage is 416592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  155 (   0 filtered)
Number of infos    :    0 (   0 filtered)

