;redcode
;assert 1
	SPL 0, #-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #17, <30
	SPL -207, @-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -201, <-120
	SLT 2, @-10
	SUB @-127, 100
	DJN -1, @-20
	SLT 2, @-10
	JMN @12, #200
	SUB -207, <-120
	SUB -207, <-120
	CMP @-127, 100
	SLT 2, @-10
	CMP @-127, 100
	SUB 10, 3
	CMP 720, 3
	ADD 0, @0
	ADD 0, @0
	SLT 2, @-10
	SLT -120, 3
	SLT -120, 3
	SUB 1, 0
	SUB @-127, 100
	SLT 210, 60
	SLT 210, 60
	SUB @-21, 6
	SUB @-21, 6
	JMN -2, <-1
	CMP 172, 300
	SPL 300, 90
	JMZ 1, @920
	SUB @0, @2
	SPL 0
	ADD #210, 62
	JMZ 1, @920
	SUB -7, <-129
	CMP -207, <-120
	DJN -1, @-20
	JMP -5, @20
	CMP -207, <-120
	SUB -207, <-120
	ADD #17, <30
	SPL 0, #-2
	MOV -7, <-20
	DJN -1, @-20
