<snippet>
	<content><![CDATA[
always@(posedge clk or ${2:negedge} ${1:reset_n})begin
    if(${1:reset_n} == 1'b${3:0)begin

    end
    else begin
    
    end
end

]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>always_asyn</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.verilog</scope>
</snippet>







