<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" OldID="bb1.load.16," ID="in1seq" BundleName="gmem0" VarName="in1" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34:9" LoopName="readA" ParentFunc="matmul" Length="256" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" OldID="bb3.load.16," ID="in2seq" BundleName="gmem1" VarName="in2" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45:9" LoopName="readB" ParentFunc="matmul" Length="256" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" OldID="bb15.store.19," ID="out_rseq" BundleName="gmem0" VarName="out_r" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90:9" LoopName="writeC" ParentFunc="matmul" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:76:21" msg_id="214-232" msg_severity="INFO" msg_body="Access result.V is in the conditional branch" resolution="214-232" ID="bb8.load.0" VarName="temp_sum" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:76:21" LoopName="nopart3" ParentFunc="matmul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:76:21" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb10.store.1" VarName="C" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:76:21" LoopName="nopart3" ParentFunc="matmul"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 256 x 16bit words has been widened by 32: 8 x 512bit words" OldID="out_rseq," ID="wseq" BundleName="gmem0" VarName="out_r" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90:9" LoopName="writeC" ParentFunc="matmul" Length="8" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 256 x 16bit words has been widened by 32: 8 x 512bit words" OldID="in2seq," ID="wseq1" BundleName="gmem1" VarName="in2" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45:9" LoopName="readB" ParentFunc="matmul" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 256 x 16bit words has been widened by 32: 8 x 512bit words" OldID="in1seq," ID="wseq3" BundleName="gmem0" VarName="in1" LoopLoc="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34:9" LoopName="readA" ParentFunc="matmul" Length="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="64" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 64 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="64" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="64" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

