
MCU_Base_Firmware_CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020004  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004618  08020198  08020198  00030198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080247b0  080247b0  0004024c  2**0
                  CONTENTS
  4 .ARM          00000008  080247b0  080247b0  000347b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080247b8  080247b8  0004024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080247b8  080247b8  000347b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080247bc  080247bc  000347bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  080247c0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007648  20000250  08024a0c  00040250  2**3
                  ALLOC
 10 ._user_heap_stack 00006000  20007898  08024a0c  00047898  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0007f30c  00000000  00000000  0004027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a626  00000000  00000000  000bf588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025f0  00000000  00000000  000c9bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002468  00000000  00000000  000cc1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039bce  00000000  00000000  000ce608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00046948  00000000  00000000  001081d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4fe7  00000000  00000000  0014eb1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00243b05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b0e0  00000000  00000000  00243b58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0802017c 	.word	0x0802017c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	0802017c 	.word	0x0802017c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001012:	463b      	mov	r3, r7
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800101e:	4b37      	ldr	r3, [pc, #220]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001020:	4a37      	ldr	r2, [pc, #220]	; (8001100 <MX_ADC1_Init+0xf4>)
 8001022:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001024:	4b35      	ldr	r3, [pc, #212]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001026:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800102a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800102c:	4b33      	ldr	r3, [pc, #204]	; (80010fc <MX_ADC1_Init+0xf0>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001032:	4b32      	ldr	r3, [pc, #200]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001034:	2201      	movs	r2, #1
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001038:	4b30      	ldr	r3, [pc, #192]	; (80010fc <MX_ADC1_Init+0xf0>)
 800103a:	2200      	movs	r2, #0
 800103c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800103e:	4b2f      	ldr	r3, [pc, #188]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001040:	2200      	movs	r2, #0
 8001042:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001046:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800104c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 800104e:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001050:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8001054:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001056:	4b29      	ldr	r3, [pc, #164]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800105c:	4b27      	ldr	r3, [pc, #156]	; (80010fc <MX_ADC1_Init+0xf0>)
 800105e:	2204      	movs	r2, #4
 8001060:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001062:	4b26      	ldr	r3, [pc, #152]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001064:	2201      	movs	r2, #1
 8001066:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800106a:	4b24      	ldr	r3, [pc, #144]	; (80010fc <MX_ADC1_Init+0xf0>)
 800106c:	2201      	movs	r2, #1
 800106e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001070:	4822      	ldr	r0, [pc, #136]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001072:	f008 f9f5 	bl	8009460 <HAL_ADC_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800107c:	f003 f9e0 	bl	8004440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001080:	2303      	movs	r3, #3
 8001082:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001084:	2301      	movs	r3, #1
 8001086:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001088:	2300      	movs	r3, #0
 800108a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108c:	463b      	mov	r3, r7
 800108e:	4619      	mov	r1, r3
 8001090:	481a      	ldr	r0, [pc, #104]	; (80010fc <MX_ADC1_Init+0xf0>)
 8001092:	f008 fb2f 	bl	80096f4 <HAL_ADC_ConfigChannel>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800109c:	f003 f9d0 	bl	8004440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80010a0:	2304      	movs	r3, #4
 80010a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010a4:	2302      	movs	r3, #2
 80010a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a8:	463b      	mov	r3, r7
 80010aa:	4619      	mov	r1, r3
 80010ac:	4813      	ldr	r0, [pc, #76]	; (80010fc <MX_ADC1_Init+0xf0>)
 80010ae:	f008 fb21 	bl	80096f4 <HAL_ADC_ConfigChannel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80010b8:	f003 f9c2 	bl	8004440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80010bc:	2305      	movs	r3, #5
 80010be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80010c0:	2303      	movs	r3, #3
 80010c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c4:	463b      	mov	r3, r7
 80010c6:	4619      	mov	r1, r3
 80010c8:	480c      	ldr	r0, [pc, #48]	; (80010fc <MX_ADC1_Init+0xf0>)
 80010ca:	f008 fb13 	bl	80096f4 <HAL_ADC_ConfigChannel>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80010d4:	f003 f9b4 	bl	8004440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010d8:	2306      	movs	r3, #6
 80010da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80010dc:	2304      	movs	r3, #4
 80010de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e0:	463b      	mov	r3, r7
 80010e2:	4619      	mov	r1, r3
 80010e4:	4805      	ldr	r0, [pc, #20]	; (80010fc <MX_ADC1_Init+0xf0>)
 80010e6:	f008 fb05 	bl	80096f4 <HAL_ADC_ConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 80010f0:	f003 f9a6 	bl	8004440 <Error_Handler>
  }

}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000820 	.word	0x20000820
 8001100:	40012000 	.word	0x40012000

08001104 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	; 0x28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a2f      	ldr	r2, [pc, #188]	; (80011e0 <HAL_ADC_MspInit+0xdc>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d157      	bne.n	80011d6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	4b2e      	ldr	r3, [pc, #184]	; (80011e4 <HAL_ADC_MspInit+0xe0>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112e:	4a2d      	ldr	r2, [pc, #180]	; (80011e4 <HAL_ADC_MspInit+0xe0>)
 8001130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001134:	6453      	str	r3, [r2, #68]	; 0x44
 8001136:	4b2b      	ldr	r3, [pc, #172]	; (80011e4 <HAL_ADC_MspInit+0xe0>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	4b27      	ldr	r3, [pc, #156]	; (80011e4 <HAL_ADC_MspInit+0xe0>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a26      	ldr	r2, [pc, #152]	; (80011e4 <HAL_ADC_MspInit+0xe0>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b24      	ldr	r3, [pc, #144]	; (80011e4 <HAL_ADC_MspInit+0xe0>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = AIN0_Pin|AIN1_Pin|AIN2_Pin|AIN3_Pin;
 800115e:	2378      	movs	r3, #120	; 0x78
 8001160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	481d      	ldr	r0, [pc, #116]	; (80011e8 <HAL_ADC_MspInit+0xe4>)
 8001172:	f00a fa75 	bl	800b660 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 8001178:	4a1d      	ldr	r2, [pc, #116]	; (80011f0 <HAL_ADC_MspInit+0xec>)
 800117a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800117c:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 800117e:	2200      	movs	r2, #0
 8001180:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001182:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001188:	4b18      	ldr	r3, [pc, #96]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800118e:	4b17      	ldr	r3, [pc, #92]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 8001190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001194:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001196:	4b15      	ldr	r3, [pc, #84]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 8001198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800119c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011a6:	4b11      	ldr	r3, [pc, #68]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011ac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011ae:	4b0f      	ldr	r3, [pc, #60]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011b4:	4b0d      	ldr	r3, [pc, #52]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011ba:	480c      	ldr	r0, [pc, #48]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011bc:	f008 fe1c 	bl	8009df8 <HAL_DMA_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80011c6:	f003 f93b 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a07      	ldr	r2, [pc, #28]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011ce:	639a      	str	r2, [r3, #56]	; 0x38
 80011d0:	4a06      	ldr	r2, [pc, #24]	; (80011ec <HAL_ADC_MspInit+0xe8>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011d6:	bf00      	nop
 80011d8:	3728      	adds	r7, #40	; 0x28
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40012000 	.word	0x40012000
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40020000 	.word	0x40020000
 80011ec:	20000868 	.word	0x20000868
 80011f0:	40026410 	.word	0x40026410
 80011f4:	00000000 	.word	0x00000000

080011f8 <Conversion_ADC1>:
//	Value = (Value / 60);		//

	return Value;
}
double Conversion_ADC1(uint16_t ADC_value)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	80fb      	strh	r3, [r7, #6]
	double Value = 0;
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	f04f 0300 	mov.w	r3, #0
 800120a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	const double Resolution = 0.0008056640625;
 800120e:	a314      	add	r3, pc, #80	; (adr r3, 8001260 <Conversion_ADC1+0x68>)
 8001210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001214:	e9c7 2302 	strd	r2, r3, [r7, #8]

	Value = (ADC_value * Resolution);
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f992 	bl	8000544 <__aeabi_i2d>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001228:	f7ff f9f6 	bl	8000618 <__aeabi_dmul>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	e9c7 2304 	strd	r2, r3, [r7, #16]
	Value = (Value * 3.2323232323232);	//
 8001234:	a30c      	add	r3, pc, #48	; (adr r3, 8001268 <Conversion_ADC1+0x70>)
 8001236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800123e:	f7ff f9eb 	bl	8000618 <__aeabi_dmul>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	e9c7 2304 	strd	r2, r3, [r7, #16]

	return Value;
 800124a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800124e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001252:	eeb0 0a47 	vmov.f32	s0, s14
 8001256:	eef0 0a67 	vmov.f32	s1, s15
 800125a:	3718      	adds	r7, #24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	66666666 	.word	0x66666666
 8001264:	3f4a6666 	.word	0x3f4a6666
 8001268:	48676ee8 	.word	0x48676ee8
 800126c:	4009dbcc 	.word	0x4009dbcc

08001270 <cJSON_strcasecmp>:
static const char *ep;

const char *cJSON_GetErrorPtr(void) {return ep;}

static int cJSON_strcasecmp(const char *s1,const char *s2)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
	if (!s1) return (s1==s2)?0:1;if (!s2) return 1;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d107      	bne.n	8001290 <cJSON_strcasecmp+0x20>
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	429a      	cmp	r2, r3
 8001286:	bf14      	ite	ne
 8001288:	2301      	movne	r3, #1
 800128a:	2300      	moveq	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	e055      	b.n	800133c <cJSON_strcasecmp+0xcc>
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10d      	bne.n	80012b2 <cJSON_strcasecmp+0x42>
 8001296:	2301      	movs	r3, #1
 8001298:	e050      	b.n	800133c <cJSON_strcasecmp+0xcc>
	for(; tolower(*s1) == tolower(*s2); ++s1, ++s2)	if(*s1 == 0)	return 0;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <cJSON_strcasecmp+0x36>
 80012a2:	2300      	movs	r3, #0
 80012a4:	e04a      	b.n	800133c <cJSON_strcasecmp+0xcc>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3301      	adds	r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	3301      	adds	r3, #1
 80012b0:	603b      	str	r3, [r7, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	73fb      	strb	r3, [r7, #15]
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	3301      	adds	r3, #1
 80012bc:	4a22      	ldr	r2, [pc, #136]	; (8001348 <cJSON_strcasecmp+0xd8>)
 80012be:	4413      	add	r3, r2
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d103      	bne.n	80012d2 <cJSON_strcasecmp+0x62>
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	f103 0220 	add.w	r2, r3, #32
 80012d0:	e000      	b.n	80012d4 <cJSON_strcasecmp+0x64>
 80012d2:	7bfa      	ldrb	r2, [r7, #15]
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	73bb      	strb	r3, [r7, #14]
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	3301      	adds	r3, #1
 80012de:	491a      	ldr	r1, [pc, #104]	; (8001348 <cJSON_strcasecmp+0xd8>)
 80012e0:	440b      	add	r3, r1
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	f003 0303 	and.w	r3, r3, #3
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d102      	bne.n	80012f2 <cJSON_strcasecmp+0x82>
 80012ec:	7bbb      	ldrb	r3, [r7, #14]
 80012ee:	3320      	adds	r3, #32
 80012f0:	e000      	b.n	80012f4 <cJSON_strcasecmp+0x84>
 80012f2:	7bbb      	ldrb	r3, [r7, #14]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d0d0      	beq.n	800129a <cJSON_strcasecmp+0x2a>
	return tolower(*(const unsigned char *)s1) - tolower(*(const unsigned char *)s2);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	737b      	strb	r3, [r7, #13]
 80012fe:	7b7b      	ldrb	r3, [r7, #13]
 8001300:	3301      	adds	r3, #1
 8001302:	4a11      	ldr	r2, [pc, #68]	; (8001348 <cJSON_strcasecmp+0xd8>)
 8001304:	4413      	add	r3, r2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b01      	cmp	r3, #1
 800130e:	d103      	bne.n	8001318 <cJSON_strcasecmp+0xa8>
 8001310:	7b7b      	ldrb	r3, [r7, #13]
 8001312:	f103 0220 	add.w	r2, r3, #32
 8001316:	e000      	b.n	800131a <cJSON_strcasecmp+0xaa>
 8001318:	7b7a      	ldrb	r2, [r7, #13]
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	733b      	strb	r3, [r7, #12]
 8001320:	7b3b      	ldrb	r3, [r7, #12]
 8001322:	3301      	adds	r3, #1
 8001324:	4908      	ldr	r1, [pc, #32]	; (8001348 <cJSON_strcasecmp+0xd8>)
 8001326:	440b      	add	r3, r1
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	2b01      	cmp	r3, #1
 8001330:	d102      	bne.n	8001338 <cJSON_strcasecmp+0xc8>
 8001332:	7b3b      	ldrb	r3, [r7, #12]
 8001334:	3320      	adds	r3, #32
 8001336:	e000      	b.n	800133a <cJSON_strcasecmp+0xca>
 8001338:	7b3b      	ldrb	r3, [r7, #12]
 800133a:	1ad3      	subs	r3, r2, r3
}
 800133c:	4618      	mov	r0, r3
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	0802425e 	.word	0x0802425e

0800134c <cJSON_New_Item>:
	cJSON_free	 = (hooks->free_fn)?hooks->free_fn:free;
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
	cJSON* node = (cJSON*)cJSON_malloc(sizeof(cJSON));
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <cJSON_New_Item+0x2c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2028      	movs	r0, #40	; 0x28
 8001358:	4798      	blx	r3
 800135a:	6078      	str	r0, [r7, #4]
	if (node) memset(node,0,sizeof(cJSON));
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d004      	beq.n	800136c <cJSON_New_Item+0x20>
 8001362:	2228      	movs	r2, #40	; 0x28
 8001364:	2100      	movs	r1, #0
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f019 fcc0 	bl	801acec <memset>
	return node;
 800136c:	687b      	ldr	r3, [r7, #4]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000000 	.word	0x20000000

0800137c <cJSON_Delete>:

/* Delete a cJSON structure. */
void cJSON_Delete(cJSON *c)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	cJSON *next;
	while (c)
 8001384:	e037      	b.n	80013f6 <cJSON_Delete+0x7a>
	{
		next=c->next;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	60fb      	str	r3, [r7, #12]
		if (!(c->type&cJSON_IsReference) && c->child) cJSON_Delete(c->child);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001394:	2b00      	cmp	r3, #0
 8001396:	d108      	bne.n	80013aa <cJSON_Delete+0x2e>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d004      	beq.n	80013aa <cJSON_Delete+0x2e>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff ffe9 	bl	800137c <cJSON_Delete>
		if (!(c->type&cJSON_IsReference) && c->valuestring) cJSON_free(c->valuestring);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d109      	bne.n	80013ca <cJSON_Delete+0x4e>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d005      	beq.n	80013ca <cJSON_Delete+0x4e>
 80013be:	4b12      	ldr	r3, [pc, #72]	; (8001408 <cJSON_Delete+0x8c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6912      	ldr	r2, [r2, #16]
 80013c6:	4610      	mov	r0, r2
 80013c8:	4798      	blx	r3
		if (!(c->type&cJSON_StringIsConst) && c->string) cJSON_free(c->string);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d109      	bne.n	80013ea <cJSON_Delete+0x6e>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6a1b      	ldr	r3, [r3, #32]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d005      	beq.n	80013ea <cJSON_Delete+0x6e>
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <cJSON_Delete+0x8c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	6a12      	ldr	r2, [r2, #32]
 80013e6:	4610      	mov	r0, r2
 80013e8:	4798      	blx	r3
		cJSON_free(c);
 80013ea:	4b07      	ldr	r3, [pc, #28]	; (8001408 <cJSON_Delete+0x8c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	4798      	blx	r3
		c=next;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	607b      	str	r3, [r7, #4]
	while (c)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1c4      	bne.n	8001386 <cJSON_Delete+0xa>
	}
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000004 	.word	0x20000004
 800140c:	00000000 	.word	0x00000000

08001410 <parse_number>:

/* Parse the input text to generate a number, and populate the result into item. */
static const char *parse_number(cJSON *item,const char *num)
{
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	b08a      	sub	sp, #40	; 0x28
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
	double n=0,sign=1,scale=0;int subscale=0,signsubscale=1;
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	4b83      	ldr	r3, [pc, #524]	; (8001638 <parse_number+0x228>)
 800142c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001430:	f04f 0200 	mov.w	r2, #0
 8001434:	f04f 0300 	mov.w	r3, #0
 8001438:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800143c:	2300      	movs	r3, #0
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	2301      	movs	r3, #1
 8001442:	60bb      	str	r3, [r7, #8]

	if (*num=='-') sign=-1,num++;	/* Has sign? */
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b2d      	cmp	r3, #45	; 0x2d
 800144a:	d107      	bne.n	800145c <parse_number+0x4c>
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	4b7a      	ldr	r3, [pc, #488]	; (800163c <parse_number+0x22c>)
 8001452:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	3301      	adds	r3, #1
 800145a:	603b      	str	r3, [r7, #0]
	if (*num=='0') num++;			/* is zero */
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b30      	cmp	r3, #48	; 0x30
 8001462:	d102      	bne.n	800146a <parse_number+0x5a>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	603b      	str	r3, [r7, #0]
	if (*num>='1' && *num<='9')	do	n=(n*10.0)+(*num++ -'0');	while (*num>='0' && *num<='9');	/* Number? */
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b30      	cmp	r3, #48	; 0x30
 8001470:	d928      	bls.n	80014c4 <parse_number+0xb4>
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b39      	cmp	r3, #57	; 0x39
 8001478:	d824      	bhi.n	80014c4 <parse_number+0xb4>
 800147a:	f04f 0200 	mov.w	r2, #0
 800147e:	4b70      	ldr	r3, [pc, #448]	; (8001640 <parse_number+0x230>)
 8001480:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001484:	f7ff f8c8 	bl	8000618 <__aeabi_dmul>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	4614      	mov	r4, r2
 800148e:	461d      	mov	r5, r3
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	1c5a      	adds	r2, r3, #1
 8001494:	603a      	str	r2, [r7, #0]
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	3b30      	subs	r3, #48	; 0x30
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff f852 	bl	8000544 <__aeabi_i2d>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4620      	mov	r0, r4
 80014a6:	4629      	mov	r1, r5
 80014a8:	f7fe ff00 	bl	80002ac <__adddf3>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b2f      	cmp	r3, #47	; 0x2f
 80014ba:	d903      	bls.n	80014c4 <parse_number+0xb4>
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b39      	cmp	r3, #57	; 0x39
 80014c2:	d9da      	bls.n	800147a <parse_number+0x6a>
	if (*num=='.' && num[1]>='0' && num[1]<='9') {num++;		do	n=(n*10.0)+(*num++ -'0'),scale--; while (*num>='0' && *num<='9');}	/* Fractional part? */
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b2e      	cmp	r3, #46	; 0x2e
 80014ca:	d13c      	bne.n	8001546 <parse_number+0x136>
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	3301      	adds	r3, #1
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b2f      	cmp	r3, #47	; 0x2f
 80014d4:	d937      	bls.n	8001546 <parse_number+0x136>
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b39      	cmp	r3, #57	; 0x39
 80014de:	d832      	bhi.n	8001546 <parse_number+0x136>
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	603b      	str	r3, [r7, #0]
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	4b55      	ldr	r3, [pc, #340]	; (8001640 <parse_number+0x230>)
 80014ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014f0:	f7ff f892 	bl	8000618 <__aeabi_dmul>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	4614      	mov	r4, r2
 80014fa:	461d      	mov	r5, r3
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	603a      	str	r2, [r7, #0]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	3b30      	subs	r3, #48	; 0x30
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f81c 	bl	8000544 <__aeabi_i2d>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4620      	mov	r0, r4
 8001512:	4629      	mov	r1, r5
 8001514:	f7fe feca 	bl	80002ac <__adddf3>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	4b44      	ldr	r3, [pc, #272]	; (8001638 <parse_number+0x228>)
 8001526:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800152a:	f7fe febd 	bl	80002a8 <__aeabi_dsub>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b2f      	cmp	r3, #47	; 0x2f
 800153c:	d903      	bls.n	8001546 <parse_number+0x136>
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b39      	cmp	r3, #57	; 0x39
 8001544:	d9cf      	bls.n	80014e6 <parse_number+0xd6>
	if (*num=='e' || *num=='E')		/* Exponent? */
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b65      	cmp	r3, #101	; 0x65
 800154c:	d003      	beq.n	8001556 <parse_number+0x146>
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b45      	cmp	r3, #69	; 0x45
 8001554:	d12a      	bne.n	80015ac <parse_number+0x19c>
	{	num++;if (*num=='+') num++;	else if (*num=='-') signsubscale=-1,num++;		/* With sign? */
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	3301      	adds	r3, #1
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b2b      	cmp	r3, #43	; 0x2b
 8001562:	d103      	bne.n	800156c <parse_number+0x15c>
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	3301      	adds	r3, #1
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	e017      	b.n	800159c <parse_number+0x18c>
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b2d      	cmp	r3, #45	; 0x2d
 8001572:	d113      	bne.n	800159c <parse_number+0x18c>
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	3301      	adds	r3, #1
 800157e:	603b      	str	r3, [r7, #0]
		while (*num>='0' && *num<='9') subscale=(subscale*10)+(*num++ - '0');	/* Number? */
 8001580:	e00c      	b.n	800159c <parse_number+0x18c>
 8001582:	68fa      	ldr	r2, [r7, #12]
 8001584:	4613      	mov	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4413      	add	r3, r2
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	4619      	mov	r1, r3
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	1c5a      	adds	r2, r3, #1
 8001592:	603a      	str	r2, [r7, #0]
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	3b30      	subs	r3, #48	; 0x30
 8001598:	440b      	add	r3, r1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b2f      	cmp	r3, #47	; 0x2f
 80015a2:	d903      	bls.n	80015ac <parse_number+0x19c>
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b39      	cmp	r3, #57	; 0x39
 80015aa:	d9ea      	bls.n	8001582 <parse_number+0x172>
	}

	n=sign*n*pow(10.0,(scale+subscale*signsubscale));	/* number = +/- number.fraction * 10^+/- exponent */
 80015ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015b4:	f7ff f830 	bl	8000618 <__aeabi_dmul>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4614      	mov	r4, r2
 80015be:	461d      	mov	r5, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	fb02 f303 	mul.w	r3, r2, r3
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7fe ffbb 	bl	8000544 <__aeabi_i2d>
 80015ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015d2:	f7fe fe6b 	bl	80002ac <__adddf3>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	ec43 2b17 	vmov	d7, r2, r3
 80015de:	eeb0 1a47 	vmov.f32	s2, s14
 80015e2:	eef0 1a67 	vmov.f32	s3, s15
 80015e6:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001630 <parse_number+0x220>
 80015ea:	f01d fe1f 	bl	801f22c <pow>
 80015ee:	ec53 2b10 	vmov	r2, r3, d0
 80015f2:	4620      	mov	r0, r4
 80015f4:	4629      	mov	r1, r5
 80015f6:	f7ff f80f 	bl	8000618 <__aeabi_dmul>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	item->valuedouble=n;
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001608:	e9c1 2306 	strd	r2, r3, [r1, #24]
	item->valueint=(int)n;
 800160c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001610:	f7ff fab2 	bl	8000b78 <__aeabi_d2iz>
 8001614:	4602      	mov	r2, r0
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	615a      	str	r2, [r3, #20]
	item->type=cJSON_Number;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2203      	movs	r2, #3
 800161e:	60da      	str	r2, [r3, #12]
	return num;
 8001620:	683b      	ldr	r3, [r7, #0]
}
 8001622:	4618      	mov	r0, r3
 8001624:	3728      	adds	r7, #40	; 0x28
 8001626:	46bd      	mov	sp, r7
 8001628:	bdb0      	pop	{r4, r5, r7, pc}
 800162a:	bf00      	nop
 800162c:	f3af 8000 	nop.w
 8001630:	00000000 	.word	0x00000000
 8001634:	40240000 	.word	0x40240000
 8001638:	3ff00000 	.word	0x3ff00000
 800163c:	bff00000 	.word	0xbff00000
 8001640:	40240000 	.word	0x40240000

08001644 <parse_hex4>:
	}
	return str;
}

static unsigned parse_hex4(const char *str)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	unsigned h=0;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b2f      	cmp	r3, #47	; 0x2f
 8001656:	d90b      	bls.n	8001670 <parse_hex4+0x2c>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b39      	cmp	r3, #57	; 0x39
 800165e:	d807      	bhi.n	8001670 <parse_hex4+0x2c>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	4413      	add	r3, r2
 800166a:	3b30      	subs	r3, #48	; 0x30
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	e021      	b.n	80016b4 <parse_hex4+0x70>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b40      	cmp	r3, #64	; 0x40
 8001676:	d90b      	bls.n	8001690 <parse_hex4+0x4c>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b46      	cmp	r3, #70	; 0x46
 800167e:	d807      	bhi.n	8001690 <parse_hex4+0x4c>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	461a      	mov	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4413      	add	r3, r2
 800168a:	3b37      	subs	r3, #55	; 0x37
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	e011      	b.n	80016b4 <parse_hex4+0x70>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b60      	cmp	r3, #96	; 0x60
 8001696:	d90b      	bls.n	80016b0 <parse_hex4+0x6c>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b66      	cmp	r3, #102	; 0x66
 800169e:	d807      	bhi.n	80016b0 <parse_hex4+0x6c>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	461a      	mov	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4413      	add	r3, r2
 80016aa:	3b57      	subs	r3, #87	; 0x57
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	e001      	b.n	80016b4 <parse_hex4+0x70>
 80016b0:	2300      	movs	r3, #0
 80016b2:	e0a8      	b.n	8001806 <parse_hex4+0x1c2>
	h=h<<4;str++;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	011b      	lsls	r3, r3, #4
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	3301      	adds	r3, #1
 80016be:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b2f      	cmp	r3, #47	; 0x2f
 80016c6:	d90b      	bls.n	80016e0 <parse_hex4+0x9c>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b39      	cmp	r3, #57	; 0x39
 80016ce:	d807      	bhi.n	80016e0 <parse_hex4+0x9c>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	4413      	add	r3, r2
 80016da:	3b30      	subs	r3, #48	; 0x30
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	e021      	b.n	8001724 <parse_hex4+0xe0>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b40      	cmp	r3, #64	; 0x40
 80016e6:	d90b      	bls.n	8001700 <parse_hex4+0xbc>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b46      	cmp	r3, #70	; 0x46
 80016ee:	d807      	bhi.n	8001700 <parse_hex4+0xbc>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4413      	add	r3, r2
 80016fa:	3b37      	subs	r3, #55	; 0x37
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	e011      	b.n	8001724 <parse_hex4+0xe0>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b60      	cmp	r3, #96	; 0x60
 8001706:	d90b      	bls.n	8001720 <parse_hex4+0xdc>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b66      	cmp	r3, #102	; 0x66
 800170e:	d807      	bhi.n	8001720 <parse_hex4+0xdc>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	461a      	mov	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4413      	add	r3, r2
 800171a:	3b57      	subs	r3, #87	; 0x57
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	e001      	b.n	8001724 <parse_hex4+0xe0>
 8001720:	2300      	movs	r3, #0
 8001722:	e070      	b.n	8001806 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3301      	adds	r3, #1
 800172e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b2f      	cmp	r3, #47	; 0x2f
 8001736:	d90b      	bls.n	8001750 <parse_hex4+0x10c>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b39      	cmp	r3, #57	; 0x39
 800173e:	d807      	bhi.n	8001750 <parse_hex4+0x10c>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4413      	add	r3, r2
 800174a:	3b30      	subs	r3, #48	; 0x30
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	e021      	b.n	8001794 <parse_hex4+0x150>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b40      	cmp	r3, #64	; 0x40
 8001756:	d90b      	bls.n	8001770 <parse_hex4+0x12c>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b46      	cmp	r3, #70	; 0x46
 800175e:	d807      	bhi.n	8001770 <parse_hex4+0x12c>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	4413      	add	r3, r2
 800176a:	3b37      	subs	r3, #55	; 0x37
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e011      	b.n	8001794 <parse_hex4+0x150>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b60      	cmp	r3, #96	; 0x60
 8001776:	d90b      	bls.n	8001790 <parse_hex4+0x14c>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b66      	cmp	r3, #102	; 0x66
 800177e:	d807      	bhi.n	8001790 <parse_hex4+0x14c>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	4413      	add	r3, r2
 800178a:	3b57      	subs	r3, #87	; 0x57
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	e001      	b.n	8001794 <parse_hex4+0x150>
 8001790:	2300      	movs	r3, #0
 8001792:	e038      	b.n	8001806 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	3301      	adds	r3, #1
 800179e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b2f      	cmp	r3, #47	; 0x2f
 80017a6:	d90b      	bls.n	80017c0 <parse_hex4+0x17c>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b39      	cmp	r3, #57	; 0x39
 80017ae:	d807      	bhi.n	80017c0 <parse_hex4+0x17c>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	461a      	mov	r2, r3
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	4413      	add	r3, r2
 80017ba:	3b30      	subs	r3, #48	; 0x30
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	e021      	b.n	8001804 <parse_hex4+0x1c0>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b40      	cmp	r3, #64	; 0x40
 80017c6:	d90b      	bls.n	80017e0 <parse_hex4+0x19c>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b46      	cmp	r3, #70	; 0x46
 80017ce:	d807      	bhi.n	80017e0 <parse_hex4+0x19c>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	461a      	mov	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	4413      	add	r3, r2
 80017da:	3b37      	subs	r3, #55	; 0x37
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	e011      	b.n	8001804 <parse_hex4+0x1c0>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b60      	cmp	r3, #96	; 0x60
 80017e6:	d90b      	bls.n	8001800 <parse_hex4+0x1bc>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b66      	cmp	r3, #102	; 0x66
 80017ee:	d807      	bhi.n	8001800 <parse_hex4+0x1bc>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	461a      	mov	r2, r3
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	4413      	add	r3, r2
 80017fa:	3b57      	subs	r3, #87	; 0x57
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	e001      	b.n	8001804 <parse_hex4+0x1c0>
 8001800:	2300      	movs	r3, #0
 8001802:	e000      	b.n	8001806 <parse_hex4+0x1c2>
	return h;
 8001804:	68fb      	ldr	r3, [r7, #12]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3714      	adds	r7, #20
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <parse_string>:

/* Parse the input text into an unescaped cstring, and populate item. */
static const unsigned char firstByteMark[7] = { 0x00, 0x00, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC };
static const char *parse_string(cJSON *item,const char *str)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
	const char *ptr=str+1;char *ptr2;char *out;int len=0;unsigned uc,uc2;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	3301      	adds	r3, #1
 8001822:	61fb      	str	r3, [r7, #28]
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
	if (*str!='\"') {ep=str;return 0;}	/* not a string! */
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b22      	cmp	r3, #34	; 0x22
 800182e:	d00d      	beq.n	800184c <parse_string+0x38>
 8001830:	4aa3      	ldr	r2, [pc, #652]	; (8001ac0 <parse_string+0x2ac>)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	2300      	movs	r3, #0
 8001838:	e168      	b.n	8001b0c <parse_string+0x2f8>
	
	while (*ptr!='\"' && *ptr && ++len) if (*ptr++ == '\\') ptr++;	/* Skip escaped quotes. */
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	1c5a      	adds	r2, r3, #1
 800183e:	61fa      	str	r2, [r7, #28]
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b5c      	cmp	r3, #92	; 0x5c
 8001844:	d102      	bne.n	800184c <parse_string+0x38>
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3301      	adds	r3, #1
 800184a:	61fb      	str	r3, [r7, #28]
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b22      	cmp	r3, #34	; 0x22
 8001852:	d009      	beq.n	8001868 <parse_string+0x54>
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <parse_string+0x54>
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1e8      	bne.n	800183a <parse_string+0x26>
	
	out=(char*)cJSON_malloc(len+1);	/* This is how long we need for the string, roughly. */
 8001868:	4b96      	ldr	r3, [pc, #600]	; (8001ac4 <parse_string+0x2b0>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	3201      	adds	r2, #1
 8001870:	4610      	mov	r0, r2
 8001872:	4798      	blx	r3
 8001874:	60f8      	str	r0, [r7, #12]
	if (!out) return 0;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d101      	bne.n	8001880 <parse_string+0x6c>
 800187c:	2300      	movs	r3, #0
 800187e:	e145      	b.n	8001b0c <parse_string+0x2f8>
	
	ptr=str+1;ptr2=out;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	3301      	adds	r3, #1
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	61bb      	str	r3, [r7, #24]
	while (*ptr!='\"' && *ptr)
 800188a:	e125      	b.n	8001ad8 <parse_string+0x2c4>
	{
		if (*ptr!='\\') *ptr2++=*ptr++;
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b5c      	cmp	r3, #92	; 0x5c
 8001892:	d008      	beq.n	80018a6 <parse_string+0x92>
 8001894:	69fa      	ldr	r2, [r7, #28]
 8001896:	1c53      	adds	r3, r2, #1
 8001898:	61fb      	str	r3, [r7, #28]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	1c59      	adds	r1, r3, #1
 800189e:	61b9      	str	r1, [r7, #24]
 80018a0:	7812      	ldrb	r2, [r2, #0]
 80018a2:	701a      	strb	r2, [r3, #0]
 80018a4:	e118      	b.n	8001ad8 <parse_string+0x2c4>
		else
		{
			ptr++;
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3301      	adds	r3, #1
 80018aa:	61fb      	str	r3, [r7, #28]
			switch (*ptr)
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	3b62      	subs	r3, #98	; 0x62
 80018b2:	2b13      	cmp	r3, #19
 80018b4:	f200 80fc 	bhi.w	8001ab0 <parse_string+0x29c>
 80018b8:	a201      	add	r2, pc, #4	; (adr r2, 80018c0 <parse_string+0xac>)
 80018ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018be:	bf00      	nop
 80018c0:	08001911 	.word	0x08001911
 80018c4:	08001ab1 	.word	0x08001ab1
 80018c8:	08001ab1 	.word	0x08001ab1
 80018cc:	08001ab1 	.word	0x08001ab1
 80018d0:	0800191d 	.word	0x0800191d
 80018d4:	08001ab1 	.word	0x08001ab1
 80018d8:	08001ab1 	.word	0x08001ab1
 80018dc:	08001ab1 	.word	0x08001ab1
 80018e0:	08001ab1 	.word	0x08001ab1
 80018e4:	08001ab1 	.word	0x08001ab1
 80018e8:	08001ab1 	.word	0x08001ab1
 80018ec:	08001ab1 	.word	0x08001ab1
 80018f0:	08001929 	.word	0x08001929
 80018f4:	08001ab1 	.word	0x08001ab1
 80018f8:	08001ab1 	.word	0x08001ab1
 80018fc:	08001ab1 	.word	0x08001ab1
 8001900:	08001935 	.word	0x08001935
 8001904:	08001ab1 	.word	0x08001ab1
 8001908:	08001941 	.word	0x08001941
 800190c:	0800194d 	.word	0x0800194d
			{
				case 'b': *ptr2++='\b';	break;
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	61ba      	str	r2, [r7, #24]
 8001916:	2208      	movs	r2, #8
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	e0da      	b.n	8001ad2 <parse_string+0x2be>
				case 'f': *ptr2++='\f';	break;
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	61ba      	str	r2, [r7, #24]
 8001922:	220c      	movs	r2, #12
 8001924:	701a      	strb	r2, [r3, #0]
 8001926:	e0d4      	b.n	8001ad2 <parse_string+0x2be>
				case 'n': *ptr2++='\n';	break;
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	1c5a      	adds	r2, r3, #1
 800192c:	61ba      	str	r2, [r7, #24]
 800192e:	220a      	movs	r2, #10
 8001930:	701a      	strb	r2, [r3, #0]
 8001932:	e0ce      	b.n	8001ad2 <parse_string+0x2be>
				case 'r': *ptr2++='\r';	break;
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	1c5a      	adds	r2, r3, #1
 8001938:	61ba      	str	r2, [r7, #24]
 800193a:	220d      	movs	r2, #13
 800193c:	701a      	strb	r2, [r3, #0]
 800193e:	e0c8      	b.n	8001ad2 <parse_string+0x2be>
				case 't': *ptr2++='\t';	break;
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	61ba      	str	r2, [r7, #24]
 8001946:	2209      	movs	r2, #9
 8001948:	701a      	strb	r2, [r3, #0]
 800194a:	e0c2      	b.n	8001ad2 <parse_string+0x2be>
				case 'u':	 /* transcode utf16 to utf8. */
					uc=parse_hex4(ptr+1);ptr+=4;	/* get the unicode char. */
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	3301      	adds	r3, #1
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fe77 	bl	8001644 <parse_hex4>
 8001956:	6138      	str	r0, [r7, #16]
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	3304      	adds	r3, #4
 800195c:	61fb      	str	r3, [r7, #28]

					if ((uc>=0xDC00 && uc<=0xDFFF) || uc==0)	break;	/* check for invalid.	*/
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001964:	d304      	bcc.n	8001970 <parse_string+0x15c>
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800196c:	f0c0 80b0 	bcc.w	8001ad0 <parse_string+0x2bc>
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	2b00      	cmp	r3, #0
 8001974:	f000 80ac 	beq.w	8001ad0 <parse_string+0x2bc>

					if (uc>=0xD800 && uc<=0xDBFF)	/* UTF16 surrogate pairs.	*/
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800197e:	d32d      	bcc.n	80019dc <parse_string+0x1c8>
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001986:	d229      	bcs.n	80019dc <parse_string+0x1c8>
					{
						if (ptr[1]!='\\' || ptr[2]!='u')	break;	/* missing second-half of surrogate.	*/
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	3301      	adds	r3, #1
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b5c      	cmp	r3, #92	; 0x5c
 8001990:	f040 809e 	bne.w	8001ad0 <parse_string+0x2bc>
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	3302      	adds	r3, #2
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b75      	cmp	r3, #117	; 0x75
 800199c:	f040 8098 	bne.w	8001ad0 <parse_string+0x2bc>
						uc2=parse_hex4(ptr+3);ptr+=6;
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	3303      	adds	r3, #3
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fe4d 	bl	8001644 <parse_hex4>
 80019aa:	60b8      	str	r0, [r7, #8]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	3306      	adds	r3, #6
 80019b0:	61fb      	str	r3, [r7, #28]
						if (uc2<0xDC00 || uc2>0xDFFF)		break;	/* invalid second-half of surrogate.	*/
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80019b8:	f0c0 808a 	bcc.w	8001ad0 <parse_string+0x2bc>
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80019c2:	f080 8085 	bcs.w	8001ad0 <parse_string+0x2bc>
						uc=0x10000 + (((uc&0x3FF)<<10) | (uc2&0x3FF));
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	029a      	lsls	r2, r3, #10
 80019ca:	4b3f      	ldr	r3, [pc, #252]	; (8001ac8 <parse_string+0x2b4>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80019d4:	4313      	orrs	r3, r2
 80019d6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80019da:	613b      	str	r3, [r7, #16]
					}

					len=4;if (uc<0x80) len=1;else if (uc<0x800) len=2;else if (uc<0x10000) len=3; ptr2+=len;
 80019dc:	2304      	movs	r3, #4
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	2b7f      	cmp	r3, #127	; 0x7f
 80019e4:	d802      	bhi.n	80019ec <parse_string+0x1d8>
 80019e6:	2301      	movs	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
 80019ea:	e00c      	b.n	8001a06 <parse_string+0x1f2>
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019f2:	d202      	bcs.n	80019fa <parse_string+0x1e6>
 80019f4:	2302      	movs	r3, #2
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	e005      	b.n	8001a06 <parse_string+0x1f2>
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a00:	d201      	bcs.n	8001a06 <parse_string+0x1f2>
 8001a02:	2303      	movs	r3, #3
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	3b01      	subs	r3, #1
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	d847      	bhi.n	8001aa6 <parse_string+0x292>
 8001a16:	a201      	add	r2, pc, #4	; (adr r2, 8001a1c <parse_string+0x208>)
 8001a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1c:	08001a8d 	.word	0x08001a8d
 8001a20:	08001a6d 	.word	0x08001a6d
 8001a24:	08001a4d 	.word	0x08001a4d
 8001a28:	08001a2d 	.word	0x08001a2d
					
					switch (len) {
						case 4: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	3a01      	subs	r2, #1
 8001a3a:	61ba      	str	r2, [r7, #24]
 8001a3c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a40:	b2da      	uxtb	r2, r3
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	701a      	strb	r2, [r3, #0]
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	099b      	lsrs	r3, r3, #6
 8001a4a:	613b      	str	r3, [r7, #16]
						case 3: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	3a01      	subs	r2, #1
 8001a5a:	61ba      	str	r2, [r7, #24]
 8001a5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	701a      	strb	r2, [r3, #0]
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	099b      	lsrs	r3, r3, #6
 8001a6a:	613b      	str	r3, [r7, #16]
						case 2: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	3a01      	subs	r2, #1
 8001a7a:	61ba      	str	r2, [r7, #24]
 8001a7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	701a      	strb	r2, [r3, #0]
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	099b      	lsrs	r3, r3, #6
 8001a8a:	613b      	str	r3, [r7, #16]
						case 1: *--ptr2 =(uc | firstByteMark[len]);
 8001a8c:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <parse_string+0x2b8>)
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	4413      	add	r3, r2
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	69b9      	ldr	r1, [r7, #24]
 8001a9a:	3901      	subs	r1, #1
 8001a9c:	61b9      	str	r1, [r7, #24]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	701a      	strb	r2, [r3, #0]
					}
					ptr2+=len;
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4413      	add	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
					break;
 8001aae:	e010      	b.n	8001ad2 <parse_string+0x2be>
				default:  *ptr2++=*ptr; break;
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	1c5a      	adds	r2, r3, #1
 8001ab4:	61ba      	str	r2, [r7, #24]
 8001ab6:	69fa      	ldr	r2, [r7, #28]
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	701a      	strb	r2, [r3, #0]
 8001abc:	e009      	b.n	8001ad2 <parse_string+0x2be>
 8001abe:	bf00      	nop
 8001ac0:	2000026c 	.word	0x2000026c
 8001ac4:	20000000 	.word	0x20000000
 8001ac8:	000ffc00 	.word	0x000ffc00
 8001acc:	08023bf0 	.word	0x08023bf0
			}
			ptr++;
 8001ad0:	bf00      	nop
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	61fb      	str	r3, [r7, #28]
	while (*ptr!='\"' && *ptr)
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b22      	cmp	r3, #34	; 0x22
 8001ade:	d004      	beq.n	8001aea <parse_string+0x2d6>
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f47f aed1 	bne.w	800188c <parse_string+0x78>
		}
	}
	*ptr2=0;
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
	if (*ptr=='\"') ptr++;
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b22      	cmp	r3, #34	; 0x22
 8001af6:	d102      	bne.n	8001afe <parse_string+0x2ea>
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	3301      	adds	r3, #1
 8001afc:	61fb      	str	r3, [r7, #28]
	item->valuestring=out;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	611a      	str	r2, [r3, #16]
	item->type=cJSON_String;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2204      	movs	r2, #4
 8001b08:	60da      	str	r2, [r3, #12]
	return ptr;
 8001b0a:	69fb      	ldr	r3, [r7, #28]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3720      	adds	r7, #32
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <skip>:
static char *print_array(cJSON *item,int depth,int fmt,printbuffer *p);
static const char *parse_object(cJSON *item,const char *value);
static char *print_object(cJSON *item,int depth,int fmt,printbuffer *p);

/* Utility to jump whitespace and cr/lf */
static const char *skip(const char *in) {while (in && *in && (unsigned char)*in<=32) in++; return in;}
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	e002      	b.n	8001b24 <skip+0x10>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3301      	adds	r3, #1
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d007      	beq.n	8001b3a <skip+0x26>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <skip+0x26>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b20      	cmp	r3, #32
 8001b38:	d9f1      	bls.n	8001b1e <skip+0xa>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <cJSON_ParseWithOpts>:

/* Parse an object - create a new root, and populate. */
cJSON *cJSON_ParseWithOpts(const char *value,const char **return_parse_end,int require_null_terminated)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
	const char *end=0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
	cJSON *c=cJSON_New_Item();
 8001b58:	f7ff fbf8 	bl	800134c <cJSON_New_Item>
 8001b5c:	6138      	str	r0, [r7, #16]
	ep=0;
 8001b5e:	4b1b      	ldr	r3, [pc, #108]	; (8001bcc <cJSON_ParseWithOpts+0x84>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
	if (!c) return 0;       /* memory fail */
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <cJSON_ParseWithOpts+0x26>
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	e02a      	b.n	8001bc4 <cJSON_ParseWithOpts+0x7c>

	end=parse_value(c,skip(value));
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f7ff ffd0 	bl	8001b14 <skip>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4619      	mov	r1, r3
 8001b78:	6938      	ldr	r0, [r7, #16]
 8001b7a:	f000 f837 	bl	8001bec <parse_value>
 8001b7e:	6178      	str	r0, [r7, #20]
	if (!end)	{cJSON_Delete(c);return 0;}	/* parse failure. ep is set. */
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d104      	bne.n	8001b90 <cJSON_ParseWithOpts+0x48>
 8001b86:	6938      	ldr	r0, [r7, #16]
 8001b88:	f7ff fbf8 	bl	800137c <cJSON_Delete>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e019      	b.n	8001bc4 <cJSON_ParseWithOpts+0x7c>

	/* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
	if (require_null_terminated) {end=skip(end);if (*end) {cJSON_Delete(c);ep=end;return 0;}}
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d00f      	beq.n	8001bb6 <cJSON_ParseWithOpts+0x6e>
 8001b96:	6978      	ldr	r0, [r7, #20]
 8001b98:	f7ff ffbc 	bl	8001b14 <skip>
 8001b9c:	6178      	str	r0, [r7, #20]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <cJSON_ParseWithOpts+0x6e>
 8001ba6:	6938      	ldr	r0, [r7, #16]
 8001ba8:	f7ff fbe8 	bl	800137c <cJSON_Delete>
 8001bac:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <cJSON_ParseWithOpts+0x84>)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	e006      	b.n	8001bc4 <cJSON_ParseWithOpts+0x7c>
	if (return_parse_end) *return_parse_end=end;
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <cJSON_ParseWithOpts+0x7a>
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	601a      	str	r2, [r3, #0]
	return c;
 8001bc2:	693b      	ldr	r3, [r7, #16]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	2000026c 	.word	0x2000026c

08001bd0 <cJSON_Parse>:
/* Default options for cJSON_Parse */
cJSON *cJSON_Parse(const char *value) {return cJSON_ParseWithOpts(value,0,0);}
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff ffb3 	bl	8001b48 <cJSON_ParseWithOpts>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <parse_value>:
}


/* Parser core - when encountering text, process appropriately. */
static const char *parse_value(cJSON *item,const char *value)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
	if (!value)						return 0;	/* Fail on null. */
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <parse_value+0x14>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	e060      	b.n	8001cc2 <parse_value+0xd6>
	if (!strncmp(value,"null",4))	{ item->type=cJSON_NULL;  return value+4; }
 8001c00:	2204      	movs	r2, #4
 8001c02:	4932      	ldr	r1, [pc, #200]	; (8001ccc <parse_value+0xe0>)
 8001c04:	6838      	ldr	r0, [r7, #0]
 8001c06:	f019 fe49 	bl	801b89c <strncmp>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d105      	bne.n	8001c1c <parse_value+0x30>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2202      	movs	r2, #2
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	e052      	b.n	8001cc2 <parse_value+0xd6>
	if (!strncmp(value,"false",5))	{ item->type=cJSON_False; return value+5; }
 8001c1c:	2205      	movs	r2, #5
 8001c1e:	492c      	ldr	r1, [pc, #176]	; (8001cd0 <parse_value+0xe4>)
 8001c20:	6838      	ldr	r0, [r7, #0]
 8001c22:	f019 fe3b 	bl	801b89c <strncmp>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d105      	bne.n	8001c38 <parse_value+0x4c>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	3305      	adds	r3, #5
 8001c36:	e044      	b.n	8001cc2 <parse_value+0xd6>
	if (!strncmp(value,"true",4))	{ item->type=cJSON_True; item->valueint=1;	return value+4; }
 8001c38:	2204      	movs	r2, #4
 8001c3a:	4926      	ldr	r1, [pc, #152]	; (8001cd4 <parse_value+0xe8>)
 8001c3c:	6838      	ldr	r0, [r7, #0]
 8001c3e:	f019 fe2d 	bl	801b89c <strncmp>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d108      	bne.n	8001c5a <parse_value+0x6e>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	615a      	str	r2, [r3, #20]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	3304      	adds	r3, #4
 8001c58:	e033      	b.n	8001cc2 <parse_value+0xd6>
	if (*value=='\"')				{ return parse_string(item,value); }
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b22      	cmp	r3, #34	; 0x22
 8001c60:	d105      	bne.n	8001c6e <parse_value+0x82>
 8001c62:	6839      	ldr	r1, [r7, #0]
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff fdd5 	bl	8001814 <parse_string>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	e029      	b.n	8001cc2 <parse_value+0xd6>
	if (*value=='-' || (*value>='0' && *value<='9'))	{ return parse_number(item,value); }
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b2d      	cmp	r3, #45	; 0x2d
 8001c74:	d007      	beq.n	8001c86 <parse_value+0x9a>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b2f      	cmp	r3, #47	; 0x2f
 8001c7c:	d909      	bls.n	8001c92 <parse_value+0xa6>
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b39      	cmp	r3, #57	; 0x39
 8001c84:	d805      	bhi.n	8001c92 <parse_value+0xa6>
 8001c86:	6839      	ldr	r1, [r7, #0]
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff fbc1 	bl	8001410 <parse_number>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	e017      	b.n	8001cc2 <parse_value+0xd6>
	if (*value=='[')				{ return parse_array(item,value); }
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b5b      	cmp	r3, #91	; 0x5b
 8001c98:	d105      	bne.n	8001ca6 <parse_value+0xba>
 8001c9a:	6839      	ldr	r1, [r7, #0]
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f81d 	bl	8001cdc <parse_array>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	e00d      	b.n	8001cc2 <parse_value+0xd6>
	if (*value=='{')				{ return parse_object(item,value); }
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b7b      	cmp	r3, #123	; 0x7b
 8001cac:	d105      	bne.n	8001cba <parse_value+0xce>
 8001cae:	6839      	ldr	r1, [r7, #0]
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 f889 	bl	8001dc8 <parse_object>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	e003      	b.n	8001cc2 <parse_value+0xd6>

	ep=value;return 0;	/* failure. */
 8001cba:	4a07      	ldr	r2, [pc, #28]	; (8001cd8 <parse_value+0xec>)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	080201c4 	.word	0x080201c4
 8001cd0:	080201cc 	.word	0x080201cc
 8001cd4:	080201d4 	.word	0x080201d4
 8001cd8:	2000026c 	.word	0x2000026c

08001cdc <parse_array>:
	return out;
}

/* Build an array from input text. */
static const char *parse_array(cJSON *item,const char *value)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='[')	{ep=value;return 0;}	/* not an array! */
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b5b      	cmp	r3, #91	; 0x5b
 8001cec:	d004      	beq.n	8001cf8 <parse_array+0x1c>
 8001cee:	4a35      	ldr	r2, [pc, #212]	; (8001dc4 <parse_array+0xe8>)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	e060      	b.n	8001dba <parse_array+0xde>

	item->type=cJSON_Array;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2205      	movs	r2, #5
 8001cfc:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	3301      	adds	r3, #1
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff ff06 	bl	8001b14 <skip>
 8001d08:	6038      	str	r0, [r7, #0]
	if (*value==']') return value+1;	/* empty array. */
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b5d      	cmp	r3, #93	; 0x5d
 8001d10:	d102      	bne.n	8001d18 <parse_array+0x3c>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	3301      	adds	r3, #1
 8001d16:	e050      	b.n	8001dba <parse_array+0xde>

	item->child=child=cJSON_New_Item();
 8001d18:	f7ff fb18 	bl	800134c <cJSON_New_Item>
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;		 /* memory fail */
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <parse_array+0x54>
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	e044      	b.n	8001dba <parse_array+0xde>
	value=skip(parse_value(child,skip(value)));	/* skip any spacing, get the value. */
 8001d30:	6838      	ldr	r0, [r7, #0]
 8001d32:	f7ff feef 	bl	8001b14 <skip>
 8001d36:	4603      	mov	r3, r0
 8001d38:	4619      	mov	r1, r3
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	f7ff ff56 	bl	8001bec <parse_value>
 8001d40:	4603      	mov	r3, r0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fee6 	bl	8001b14 <skip>
 8001d48:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d125      	bne.n	8001d9c <parse_array+0xc0>
 8001d50:	2300      	movs	r3, #0
 8001d52:	e032      	b.n	8001dba <parse_array+0xde>

	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item())) return 0; 	/* memory fail */
 8001d54:	f7ff fafa 	bl	800134c <cJSON_New_Item>
 8001d58:	60b8      	str	r0, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <parse_array+0x88>
 8001d60:	2300      	movs	r3, #0
 8001d62:	e02a      	b.n	8001dba <parse_array+0xde>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	60fb      	str	r3, [r7, #12]
		value=skip(parse_value(child,skip(value+1)));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	3301      	adds	r3, #1
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fecb 	bl	8001b14 <skip>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	4619      	mov	r1, r3
 8001d82:	68f8      	ldr	r0, [r7, #12]
 8001d84:	f7ff ff32 	bl	8001bec <parse_value>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff fec2 	bl	8001b14 <skip>
 8001d90:	6038      	str	r0, [r7, #0]
		if (!value) return 0;	/* memory fail */
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <parse_array+0xc0>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	e00e      	b.n	8001dba <parse_array+0xde>
	while (*value==',')
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b2c      	cmp	r3, #44	; 0x2c
 8001da2:	d0d7      	beq.n	8001d54 <parse_array+0x78>
	}

	if (*value==']') return value+1;	/* end of array */
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b5d      	cmp	r3, #93	; 0x5d
 8001daa:	d102      	bne.n	8001db2 <parse_array+0xd6>
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	3301      	adds	r3, #1
 8001db0:	e003      	b.n	8001dba <parse_array+0xde>
	ep=value;return 0;	/* malformed. */
 8001db2:	4a04      	ldr	r2, [pc, #16]	; (8001dc4 <parse_array+0xe8>)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000026c 	.word	0x2000026c

08001dc8 <parse_object>:
	return out;	
}

/* Build an object from the text. */
static const char *parse_object(cJSON *item,const char *value)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='{')	{ep=value;return 0;}	/* not an object! */
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b7b      	cmp	r3, #123	; 0x7b
 8001dd8:	d004      	beq.n	8001de4 <parse_object+0x1c>
 8001dda:	4a59      	ldr	r2, [pc, #356]	; (8001f40 <parse_object+0x178>)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	2300      	movs	r3, #0
 8001de2:	e0a8      	b.n	8001f36 <parse_object+0x16e>
	
	item->type=cJSON_Object;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2206      	movs	r2, #6
 8001de8:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	3301      	adds	r3, #1
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fe90 	bl	8001b14 <skip>
 8001df4:	6038      	str	r0, [r7, #0]
	if (*value=='}') return value+1;	/* empty array. */
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	2b7d      	cmp	r3, #125	; 0x7d
 8001dfc:	d102      	bne.n	8001e04 <parse_object+0x3c>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	3301      	adds	r3, #1
 8001e02:	e098      	b.n	8001f36 <parse_object+0x16e>
	
	item->child=child=cJSON_New_Item();
 8001e04:	f7ff faa2 	bl	800134c <cJSON_New_Item>
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <parse_object+0x54>
 8001e18:	2300      	movs	r3, #0
 8001e1a:	e08c      	b.n	8001f36 <parse_object+0x16e>
	value=skip(parse_string(child,skip(value)));
 8001e1c:	6838      	ldr	r0, [r7, #0]
 8001e1e:	f7ff fe79 	bl	8001b14 <skip>
 8001e22:	4603      	mov	r3, r0
 8001e24:	4619      	mov	r1, r3
 8001e26:	68f8      	ldr	r0, [r7, #12]
 8001e28:	f7ff fcf4 	bl	8001814 <parse_string>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fe70 	bl	8001b14 <skip>
 8001e34:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <parse_object+0x78>
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	e07a      	b.n	8001f36 <parse_object+0x16e>
	child->string=child->valuestring;child->valuestring=0;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	621a      	str	r2, [r3, #32]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]
	if (*value!=':') {ep=value;return 0;}	/* fail! */
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b3a      	cmp	r3, #58	; 0x3a
 8001e54:	d004      	beq.n	8001e60 <parse_object+0x98>
 8001e56:	4a3a      	ldr	r2, [pc, #232]	; (8001f40 <parse_object+0x178>)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e06a      	b.n	8001f36 <parse_object+0x16e>
	value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	3301      	adds	r3, #1
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fe55 	bl	8001b14 <skip>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	f7ff febc 	bl	8001bec <parse_value>
 8001e74:	4603      	mov	r3, r0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fe4c 	bl	8001b14 <skip>
 8001e7c:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d149      	bne.n	8001f18 <parse_object+0x150>
 8001e84:	2300      	movs	r3, #0
 8001e86:	e056      	b.n	8001f36 <parse_object+0x16e>
	
	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item()))	return 0; /* memory fail */
 8001e88:	f7ff fa60 	bl	800134c <cJSON_New_Item>
 8001e8c:	60b8      	str	r0, [r7, #8]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <parse_object+0xd0>
 8001e94:	2300      	movs	r3, #0
 8001e96:	e04e      	b.n	8001f36 <parse_object+0x16e>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	60fb      	str	r3, [r7, #12]
		value=skip(parse_string(child,skip(value+1)));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fe31 	bl	8001b14 <skip>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f7ff fcac 	bl	8001814 <parse_string>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fe28 	bl	8001b14 <skip>
 8001ec4:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <parse_object+0x108>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	e032      	b.n	8001f36 <parse_object+0x16e>
		child->string=child->valuestring;child->valuestring=0;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	691a      	ldr	r2, [r3, #16]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	621a      	str	r2, [r3, #32]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	611a      	str	r2, [r3, #16]
		if (*value!=':') {ep=value;return 0;}	/* fail! */
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b3a      	cmp	r3, #58	; 0x3a
 8001ee4:	d004      	beq.n	8001ef0 <parse_object+0x128>
 8001ee6:	4a16      	ldr	r2, [pc, #88]	; (8001f40 <parse_object+0x178>)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	2300      	movs	r3, #0
 8001eee:	e022      	b.n	8001f36 <parse_object+0x16e>
		value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fe0d 	bl	8001b14 <skip>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4619      	mov	r1, r3
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f7ff fe74 	bl	8001bec <parse_value>
 8001f04:	4603      	mov	r3, r0
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fe04 	bl	8001b14 <skip>
 8001f0c:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <parse_object+0x150>
 8001f14:	2300      	movs	r3, #0
 8001f16:	e00e      	b.n	8001f36 <parse_object+0x16e>
	while (*value==',')
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f1e:	d0b3      	beq.n	8001e88 <parse_object+0xc0>
	}
	
	if (*value=='}') return value+1;	/* end of array */
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b7d      	cmp	r3, #125	; 0x7d
 8001f26:	d102      	bne.n	8001f2e <parse_object+0x166>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	e003      	b.n	8001f36 <parse_object+0x16e>
	ep=value;return 0;	/* malformed. */
 8001f2e:	4a04      	ldr	r2, [pc, #16]	; (8001f40 <parse_object+0x178>)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000026c 	.word	0x2000026c

08001f44 <cJSON_GetObjectItem>:
}

/* Get Array size/item / object item. */
int    cJSON_GetArraySize(cJSON *array)							{cJSON *c=array->child; int i=0;while(c)i++,c=c->next;return i;}
cJSON *cJSON_GetArrayItem(cJSON *array,int item)				{cJSON *c=array->child; while (c && item>0) item--,c=c->next; return c;}
cJSON *cJSON_GetObjectItem(cJSON *object,const char *string)	{cJSON *c=object->child; while (c && cJSON_strcasecmp(c->string,string)) c=c->next; return c;}
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	e002      	b.n	8001f5c <cJSON_GetObjectItem+0x18>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d008      	beq.n	8001f74 <cJSON_GetObjectItem+0x30>
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	6839      	ldr	r1, [r7, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff f981 	bl	8001270 <cJSON_strcasecmp>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1f0      	bne.n	8001f56 <cJSON_GetObjectItem+0x12>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
	...

08001f80 <USART_Tx>:
char DBG_buf[DBG_RX_BUFFER_SIZE] = {0,};
char DBG_str[DBG_RX_BUFFER_SIZE] = {0,};

//    USART3
void USART_Tx(unsigned char Data)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
	while(!(USART3->SR & USART_SR_TC));
 8001f8a:	bf00      	nop
 8001f8c:	4b07      	ldr	r3, [pc, #28]	; (8001fac <USART_Tx+0x2c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f9      	beq.n	8001f8c <USART_Tx+0xc>
	USART3->DR = Data;
 8001f98:	4a04      	ldr	r2, [pc, #16]	; (8001fac <USART_Tx+0x2c>)
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	6053      	str	r3, [r2, #4]
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40004800 	.word	0x40004800

08001fb0 <SEND_str>:
//  
//   
void SEND_str(char * string)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001fbc:	e009      	b.n	8001fd2 <SEND_str+0x22>
	{
		USART_Tx(string[i]);
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ffda 	bl	8001f80 <USART_Tx>
		i++;
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1ef      	bne.n	8001fbe <SEND_str+0xe>
	}
}
 8001fde:	bf00      	nop
 8001fe0:	bf00      	nop
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <DEBUG_main>:
void DEBUG_main(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
	if(dbg_available())
 8001fee:	f003 fe31 	bl	8005c54 <dbg_available>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	f000 80e9 	beq.w	80021cc <DEBUG_main+0x1e4>
	{
		uint16_t i = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	80fb      	strh	r3, [r7, #6]
		uint8_t fdbg = 1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	717b      	strb	r3, [r7, #5]
		memset(DBG_buf, 0, DBG_RX_BUFFER_SIZE);
 8002002:	2240      	movs	r2, #64	; 0x40
 8002004:	2100      	movs	r1, #0
 8002006:	4873      	ldr	r0, [pc, #460]	; (80021d4 <DEBUG_main+0x1ec>)
 8002008:	f018 fe70 	bl	801acec <memset>
		HAL_Delay(50);
 800200c:	2032      	movs	r0, #50	; 0x32
 800200e:	f007 fa03 	bl	8009418 <HAL_Delay>

		while(dbg_available())
 8002012:	e010      	b.n	8002036 <DEBUG_main+0x4e>
		{
			DBG_buf[i++] = dbg_read();
 8002014:	f003 fe3a 	bl	8005c8c <dbg_read>
 8002018:	4603      	mov	r3, r0
 800201a:	4619      	mov	r1, r3
 800201c:	88fb      	ldrh	r3, [r7, #6]
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	80fa      	strh	r2, [r7, #6]
 8002022:	461a      	mov	r2, r3
 8002024:	b2c9      	uxtb	r1, r1
 8002026:	4b6b      	ldr	r3, [pc, #428]	; (80021d4 <DEBUG_main+0x1ec>)
 8002028:	5499      	strb	r1, [r3, r2]
			if(i > DBG_RX_BUFFER_SIZE - 1)
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	2b3f      	cmp	r3, #63	; 0x3f
 800202e:	d808      	bhi.n	8002042 <DEBUG_main+0x5a>
				break;
			HAL_Delay(1);
 8002030:	2001      	movs	r0, #1
 8002032:	f007 f9f1 	bl	8009418 <HAL_Delay>
		while(dbg_available())
 8002036:	f003 fe0d 	bl	8005c54 <dbg_available>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1e9      	bne.n	8002014 <DEBUG_main+0x2c>
 8002040:	e000      	b.n	8002044 <DEBUG_main+0x5c>
				break;
 8002042:	bf00      	nop
		}
		clear_string(DBG_buf);
 8002044:	4863      	ldr	r0, [pc, #396]	; (80021d4 <DEBUG_main+0x1ec>)
 8002046:	f000 fac7 	bl	80025d8 <clear_string>
		if(strstr(DBG_buf, "test") != NULL)
 800204a:	4963      	ldr	r1, [pc, #396]	; (80021d8 <DEBUG_main+0x1f0>)
 800204c:	4861      	ldr	r0, [pc, #388]	; (80021d4 <DEBUG_main+0x1ec>)
 800204e:	f019 fc37 	bl	801b8c0 <strstr>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <DEBUG_main+0x78>
		{
			SEND_str("respone\n");
 8002058:	4860      	ldr	r0, [pc, #384]	; (80021dc <DEBUG_main+0x1f4>)
 800205a:	f7ff ffa9 	bl	8001fb0 <SEND_str>
 800205e:	e0ac      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "AIN") != NULL)
 8002060:	495f      	ldr	r1, [pc, #380]	; (80021e0 <DEBUG_main+0x1f8>)
 8002062:	485c      	ldr	r0, [pc, #368]	; (80021d4 <DEBUG_main+0x1ec>)
 8002064:	f019 fc2c 	bl	801b8c0 <strstr>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <DEBUG_main+0x8e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"ANALOG\",\"SET\":\"[1,1,0,0,1,1,0,0]\"},\"TIME\":\"1122334455\"}");
 800206e:	485d      	ldr	r0, [pc, #372]	; (80021e4 <DEBUG_main+0x1fc>)
 8002070:	f000 fb20 	bl	80026b4 <json_input>
 8002074:	e0a1      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "DIN") != NULL)
 8002076:	495c      	ldr	r1, [pc, #368]	; (80021e8 <DEBUG_main+0x200>)
 8002078:	4856      	ldr	r0, [pc, #344]	; (80021d4 <DEBUG_main+0x1ec>)
 800207a:	f019 fc21 	bl	801b8c0 <strstr>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <DEBUG_main+0xa4>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"DIGITAL\",\"SET\":\"[0,0,1,1,0,0,1,1]\"},\"TIME\":\"1122334455\"}");
 8002084:	4859      	ldr	r0, [pc, #356]	; (80021ec <DEBUG_main+0x204>)
 8002086:	f000 fb15 	bl	80026b4 <json_input>
 800208a:	e096      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "OCD") != NULL)
 800208c:	4958      	ldr	r1, [pc, #352]	; (80021f0 <DEBUG_main+0x208>)
 800208e:	4851      	ldr	r0, [pc, #324]	; (80021d4 <DEBUG_main+0x1ec>)
 8002090:	f019 fc16 	bl	801b8c0 <strstr>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <DEBUG_main+0xba>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"OCD\",\"SET\":\"[0,1,1,0,0,1,1,0]\"},\"TIME\":\"1122334455\"}");
 800209a:	4856      	ldr	r0, [pc, #344]	; (80021f4 <DEBUG_main+0x20c>)
 800209c:	f000 fb0a 	bl	80026b4 <json_input>
 80020a0:	e08b      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		//------------------------------------------------Digital-----------------------------------------------
		else if(strstr(DBG_buf, "SP1") != NULL)
 80020a2:	4955      	ldr	r1, [pc, #340]	; (80021f8 <DEBUG_main+0x210>)
 80020a4:	484b      	ldr	r0, [pc, #300]	; (80021d4 <DEBUG_main+0x1ec>)
 80020a6:	f019 fc0b 	bl	801b8c0 <strstr>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <DEBUG_main+0xd0>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_DIDO\",\"D_IN\":\"VHOD1\",\"VAR_IN\":\"0\",\"D_OUT\":\"VIHOD1\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 80020b0:	4852      	ldr	r0, [pc, #328]	; (80021fc <DEBUG_main+0x214>)
 80020b2:	f000 faff 	bl	80026b4 <json_input>
 80020b6:	e080      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "SP2") != NULL)
 80020b8:	4951      	ldr	r1, [pc, #324]	; (8002200 <DEBUG_main+0x218>)
 80020ba:	4846      	ldr	r0, [pc, #280]	; (80021d4 <DEBUG_main+0x1ec>)
 80020bc:	f019 fc00 	bl	801b8c0 <strstr>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <DEBUG_main+0xe6>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_DIDO\",\"D_IN\":\"VHOD1\",\"VAR_IN\":\"0\",\"D_OUT\":\"VIHOD8\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 80020c6:	484f      	ldr	r0, [pc, #316]	; (8002204 <DEBUG_main+0x21c>)
 80020c8:	f000 faf4 	bl	80026b4 <json_input>
 80020cc:	e075      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		//----------------------------------------------End_Digital---------------------------------------------
		//------------------------------------------------Analog------------------------------------------------
		else if(strstr(DBG_buf, "SP3") != NULL)
 80020ce:	494e      	ldr	r1, [pc, #312]	; (8002208 <DEBUG_main+0x220>)
 80020d0:	4840      	ldr	r0, [pc, #256]	; (80021d4 <DEBUG_main+0x1ec>)
 80020d2:	f019 fbf5 	bl	801b8c0 <strstr>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <DEBUG_main+0xfc>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_VAIDO\",\"A_IN\":\"VHOD1\",\"RANGE_LOW\":\"2.5\",\"RANGE_HIGH\":\"3.5\",\"D_OUT\":\"VIHOD3\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 80020dc:	484b      	ldr	r0, [pc, #300]	; (800220c <DEBUG_main+0x224>)
 80020de:	f000 fae9 	bl	80026b4 <json_input>
 80020e2:	e06a      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "SP4") != NULL)
 80020e4:	494a      	ldr	r1, [pc, #296]	; (8002210 <DEBUG_main+0x228>)
 80020e6:	483b      	ldr	r0, [pc, #236]	; (80021d4 <DEBUG_main+0x1ec>)
 80020e8:	f019 fbea 	bl	801b8c0 <strstr>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <DEBUG_main+0x112>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_VAIDO\",\"A_IN\":\"VHOD1\",\"RANGE_LOW\":\"0\",\"RANGE_HIGH\":\"1\",\"D_OUT\":\"VIHOD4\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 80020f2:	4848      	ldr	r0, [pc, #288]	; (8002214 <DEBUG_main+0x22c>)
 80020f4:	f000 fade 	bl	80026b4 <json_input>
 80020f8:	e05f      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		//----------------------------------------------End_Analog----------------------------------------------
		//--------------------------------------------------PWM-------------------------------------------------
		else if(strstr(DBG_buf, "SP5") != NULL)
 80020fa:	4947      	ldr	r1, [pc, #284]	; (8002218 <DEBUG_main+0x230>)
 80020fc:	4835      	ldr	r0, [pc, #212]	; (80021d4 <DEBUG_main+0x1ec>)
 80020fe:	f019 fbdf 	bl	801b8c0 <strstr>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d003      	beq.n	8002110 <DEBUG_main+0x128>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM1\",\"D_CYCLE\":\"10\"},\"TIME\":\"1122334455\"}");
 8002108:	4844      	ldr	r0, [pc, #272]	; (800221c <DEBUG_main+0x234>)
 800210a:	f000 fad3 	bl	80026b4 <json_input>
 800210e:	e054      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "SP6") != NULL)
 8002110:	4943      	ldr	r1, [pc, #268]	; (8002220 <DEBUG_main+0x238>)
 8002112:	4830      	ldr	r0, [pc, #192]	; (80021d4 <DEBUG_main+0x1ec>)
 8002114:	f019 fbd4 	bl	801b8c0 <strstr>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <DEBUG_main+0x13e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM2\",\"D_CYCLE\":\"25\"},\"TIME\":\"1122334455\"}");
 800211e:	4841      	ldr	r0, [pc, #260]	; (8002224 <DEBUG_main+0x23c>)
 8002120:	f000 fac8 	bl	80026b4 <json_input>
 8002124:	e049      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "SP7") != NULL)
 8002126:	4940      	ldr	r1, [pc, #256]	; (8002228 <DEBUG_main+0x240>)
 8002128:	482a      	ldr	r0, [pc, #168]	; (80021d4 <DEBUG_main+0x1ec>)
 800212a:	f019 fbc9 	bl	801b8c0 <strstr>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <DEBUG_main+0x154>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM3\",\"D_CYCLE\":\"50\"},\"TIME\":\"1122334455\"}");
 8002134:	483d      	ldr	r0, [pc, #244]	; (800222c <DEBUG_main+0x244>)
 8002136:	f000 fabd 	bl	80026b4 <json_input>
 800213a:	e03e      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "SP8") != NULL)
 800213c:	493c      	ldr	r1, [pc, #240]	; (8002230 <DEBUG_main+0x248>)
 800213e:	4825      	ldr	r0, [pc, #148]	; (80021d4 <DEBUG_main+0x1ec>)
 8002140:	f019 fbbe 	bl	801b8c0 <strstr>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <DEBUG_main+0x16a>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM4\",\"D_CYCLE\":\"90\"},\"TIME\":\"1122334455\"}");
 800214a:	483a      	ldr	r0, [pc, #232]	; (8002234 <DEBUG_main+0x24c>)
 800214c:	f000 fab2 	bl	80026b4 <json_input>
 8002150:	e033      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "SP9") != NULL)
 8002152:	4939      	ldr	r1, [pc, #228]	; (8002238 <DEBUG_main+0x250>)
 8002154:	481f      	ldr	r0, [pc, #124]	; (80021d4 <DEBUG_main+0x1ec>)
 8002156:	f019 fbb3 	bl	801b8c0 <strstr>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d003      	beq.n	8002168 <DEBUG_main+0x180>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM1\",\"D_CYCLE\":\"50\"},\"TIME\":\"1122334455\"}");
 8002160:	4836      	ldr	r0, [pc, #216]	; (800223c <DEBUG_main+0x254>)
 8002162:	f000 faa7 	bl	80026b4 <json_input>
 8002166:	e028      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		//------------------------------------------------End_PWM-----------------------------------------------
		//----------------------------------------------TEMPERATURE---------------------------------------------
		else if(strstr(DBG_buf, "TP1") != NULL)
 8002168:	4935      	ldr	r1, [pc, #212]	; (8002240 <DEBUG_main+0x258>)
 800216a:	481a      	ldr	r0, [pc, #104]	; (80021d4 <DEBUG_main+0x1ec>)
 800216c:	f019 fba8 	bl	801b8c0 <strstr>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <DEBUG_main+0x196>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_TEMP_PROFILE\",\"ROM_RAW\":\"28BF1E930C000031\",\"RANGE_TEMP_LOW\":\"-128\",\"RANGE_TEMP_HIGH\":\"-126\",\"D_OUT\":\"VIHOD3\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8002176:	4833      	ldr	r0, [pc, #204]	; (8002244 <DEBUG_main+0x25c>)
 8002178:	f000 fa9c 	bl	80026b4 <json_input>
 800217c:	e01d      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "TP2") != NULL)
 800217e:	4932      	ldr	r1, [pc, #200]	; (8002248 <DEBUG_main+0x260>)
 8002180:	4814      	ldr	r0, [pc, #80]	; (80021d4 <DEBUG_main+0x1ec>)
 8002182:	f019 fb9d 	bl	801b8c0 <strstr>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <DEBUG_main+0x1ac>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_TEMP_PROFILE\",\"ROM_RAW\":\"28790E950C000069\",\"RANGE_TEMP_LOW\":\"+28\",\"RANGE_TEMP_HIGH\":\"+50\",\"D_OUT\":\"VIHOD4\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 800218c:	482f      	ldr	r0, [pc, #188]	; (800224c <DEBUG_main+0x264>)
 800218e:	f000 fa91 	bl	80026b4 <json_input>
 8002192:	e012      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "READ_SD") != NULL)
 8002194:	492e      	ldr	r1, [pc, #184]	; (8002250 <DEBUG_main+0x268>)
 8002196:	480f      	ldr	r0, [pc, #60]	; (80021d4 <DEBUG_main+0x1ec>)
 8002198:	f019 fb92 	bl	801b8c0 <strstr>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <DEBUG_main+0x1c0>
		{
			my_read_file();
 80021a2:	f006 f873 	bl	800828c <my_read_file>
 80021a6:	e008      	b.n	80021ba <DEBUG_main+0x1d2>
		}
		else if(strstr(DBG_buf, "WRITE_SD") != NULL)
 80021a8:	492a      	ldr	r1, [pc, #168]	; (8002254 <DEBUG_main+0x26c>)
 80021aa:	480a      	ldr	r0, [pc, #40]	; (80021d4 <DEBUG_main+0x1ec>)
 80021ac:	f019 fb88 	bl	801b8c0 <strstr>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <DEBUG_main+0x1d2>
		{
			my_write_file();
 80021b6:	f006 f905 	bl	80083c4 <my_write_file>
		}
		//--------------------------------------------End_TEMPERATURE-------------------------------------------
		if(fdbg)
 80021ba:	797b      	ldrb	r3, [r7, #5]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d005      	beq.n	80021cc <DEBUG_main+0x1e4>
		{
			snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s\n", DBG_buf);
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <DEBUG_main+0x1ec>)
 80021c2:	4a25      	ldr	r2, [pc, #148]	; (8002258 <DEBUG_main+0x270>)
 80021c4:	2140      	movs	r1, #64	; 0x40
 80021c6:	4825      	ldr	r0, [pc, #148]	; (800225c <DEBUG_main+0x274>)
 80021c8:	f019 fb14 	bl	801b7f4 <sniprintf>

			//json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"DIGITAL\",\"SET\":\"[0,1,1,0,0,0,0,1]\"},\"TIME\":\"1122334455\"}");
		}
	}
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20000270 	.word	0x20000270
 80021d8:	080201e0 	.word	0x080201e0
 80021dc:	080201e8 	.word	0x080201e8
 80021e0:	080201f4 	.word	0x080201f4
 80021e4:	080201f8 	.word	0x080201f8
 80021e8:	08020264 	.word	0x08020264
 80021ec:	08020268 	.word	0x08020268
 80021f0:	080202d8 	.word	0x080202d8
 80021f4:	080202dc 	.word	0x080202dc
 80021f8:	08020348 	.word	0x08020348
 80021fc:	0802034c 	.word	0x0802034c
 8002200:	080203d8 	.word	0x080203d8
 8002204:	080203dc 	.word	0x080203dc
 8002208:	08020468 	.word	0x08020468
 800220c:	0802046c 	.word	0x0802046c
 8002210:	08020514 	.word	0x08020514
 8002214:	08020518 	.word	0x08020518
 8002218:	080205bc 	.word	0x080205bc
 800221c:	080205c0 	.word	0x080205c0
 8002220:	08020630 	.word	0x08020630
 8002224:	08020634 	.word	0x08020634
 8002228:	080206a4 	.word	0x080206a4
 800222c:	080206a8 	.word	0x080206a8
 8002230:	08020718 	.word	0x08020718
 8002234:	0802071c 	.word	0x0802071c
 8002238:	0802078c 	.word	0x0802078c
 800223c:	08020790 	.word	0x08020790
 8002240:	08020800 	.word	0x08020800
 8002244:	08020804 	.word	0x08020804
 8002248:	080208cc 	.word	0x080208cc
 800224c:	080208d0 	.word	0x080208d0
 8002250:	08020994 	.word	0x08020994
 8002254:	0802099c 	.word	0x0802099c
 8002258:	080209a8 	.word	0x080209a8
 800225c:	200002b0 	.word	0x200002b0

08002260 <DWT_Init>:
 *      Author: mmorozov
 */
#include "main.h"

void DWT_Init(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8002264:	4b08      	ldr	r3, [pc, #32]	; (8002288 <DWT_Init+0x28>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a07      	ldr	r2, [pc, #28]	; (8002288 <DWT_Init+0x28>)
 800226a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800226e:	6013      	str	r3, [r2, #0]
    DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8002270:	4b06      	ldr	r3, [pc, #24]	; (800228c <DWT_Init+0x2c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a05      	ldr	r2, [pc, #20]	; (800228c <DWT_Init+0x2c>)
 8002276:	f043 0301 	orr.w	r3, r3, #1
 800227a:	6013      	str	r3, [r2, #0]
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000edfc 	.word	0xe000edfc
 800228c:	e0001000 	.word	0xe0001000

08002290 <delay_micros>:

void delay_micros(uint32_t us)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000); //  -   1      
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <delay_micros+0x3c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <delay_micros+0x40>)
 800229e:	fba2 2303 	umull	r2, r3, r2, r3
 80022a2:	0c9a      	lsrs	r2, r3, #18
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	fb02 f303 	mul.w	r3, r2, r3
 80022aa:	60fb      	str	r3, [r7, #12]
    DWT->CYCCNT = 0U; //  
 80022ac:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <delay_micros+0x44>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 80022b2:	bf00      	nop
 80022b4:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <delay_micros+0x44>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d8fa      	bhi.n	80022b4 <delay_micros+0x24>
}
 80022be:	bf00      	nop
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	20000058 	.word	0x20000058
 80022d0:	431bde83 	.word	0x431bde83
 80022d4:	e0001000 	.word	0xe0001000

080022d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
 80022e2:	4b23      	ldr	r3, [pc, #140]	; (8002370 <MX_DMA_Init+0x98>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	4a22      	ldr	r2, [pc, #136]	; (8002370 <MX_DMA_Init+0x98>)
 80022e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022ec:	6313      	str	r3, [r2, #48]	; 0x30
 80022ee:	4b20      	ldr	r3, [pc, #128]	; (8002370 <MX_DMA_Init+0x98>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	603b      	str	r3, [r7, #0]
 80022fe:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <MX_DMA_Init+0x98>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	4a1b      	ldr	r2, [pc, #108]	; (8002370 <MX_DMA_Init+0x98>)
 8002304:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002308:	6313      	str	r3, [r2, #48]	; 0x30
 800230a:	4b19      	ldr	r3, [pc, #100]	; (8002370 <MX_DMA_Init+0x98>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	200d      	movs	r0, #13
 800231c:	f007 fd42 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002320:	200d      	movs	r0, #13
 8002322:	f007 fd5b 	bl	8009ddc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2100      	movs	r1, #0
 800232a:	200f      	movs	r0, #15
 800232c:	f007 fd3a 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002330:	200f      	movs	r0, #15
 8002332:	f007 fd53 	bl	8009ddc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	2010      	movs	r0, #16
 800233c:	f007 fd32 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002340:	2010      	movs	r0, #16
 8002342:	f007 fd4b 	bl	8009ddc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8002346:	2200      	movs	r2, #0
 8002348:	2100      	movs	r1, #0
 800234a:	202f      	movs	r0, #47	; 0x2f
 800234c:	f007 fd2a 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002350:	202f      	movs	r0, #47	; 0x2f
 8002352:	f007 fd43 	bl	8009ddc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	2100      	movs	r1, #0
 800235a:	2038      	movs	r0, #56	; 0x38
 800235c:	f007 fd22 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002360:	2038      	movs	r0, #56	; 0x38
 8002362:	f007 fd3b 	bl	8009ddc <HAL_NVIC_EnableIRQ>

}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800

08002374 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08c      	sub	sp, #48	; 0x30
 8002378:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237a:	f107 031c 	add.w	r3, r7, #28
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	609a      	str	r2, [r3, #8]
 8002386:	60da      	str	r2, [r3, #12]
 8002388:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	61bb      	str	r3, [r7, #24]
 800238e:	4b8b      	ldr	r3, [pc, #556]	; (80025bc <MX_GPIO_Init+0x248>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a8a      	ldr	r2, [pc, #552]	; (80025bc <MX_GPIO_Init+0x248>)
 8002394:	f043 0310 	orr.w	r3, r3, #16
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b88      	ldr	r3, [pc, #544]	; (80025bc <MX_GPIO_Init+0x248>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0310 	and.w	r3, r3, #16
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	4b84      	ldr	r3, [pc, #528]	; (80025bc <MX_GPIO_Init+0x248>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a83      	ldr	r2, [pc, #524]	; (80025bc <MX_GPIO_Init+0x248>)
 80023b0:	f043 0304 	orr.w	r3, r3, #4
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b81      	ldr	r3, [pc, #516]	; (80025bc <MX_GPIO_Init+0x248>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0304 	and.w	r3, r3, #4
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	4b7d      	ldr	r3, [pc, #500]	; (80025bc <MX_GPIO_Init+0x248>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a7c      	ldr	r2, [pc, #496]	; (80025bc <MX_GPIO_Init+0x248>)
 80023cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b7a      	ldr	r3, [pc, #488]	; (80025bc <MX_GPIO_Init+0x248>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	4b76      	ldr	r3, [pc, #472]	; (80025bc <MX_GPIO_Init+0x248>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	4a75      	ldr	r2, [pc, #468]	; (80025bc <MX_GPIO_Init+0x248>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	6313      	str	r3, [r2, #48]	; 0x30
 80023ee:	4b73      	ldr	r3, [pc, #460]	; (80025bc <MX_GPIO_Init+0x248>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	4b6f      	ldr	r3, [pc, #444]	; (80025bc <MX_GPIO_Init+0x248>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	4a6e      	ldr	r2, [pc, #440]	; (80025bc <MX_GPIO_Init+0x248>)
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	6313      	str	r3, [r2, #48]	; 0x30
 800240a:	4b6c      	ldr	r3, [pc, #432]	; (80025bc <MX_GPIO_Init+0x248>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	607b      	str	r3, [r7, #4]
 800241a:	4b68      	ldr	r3, [pc, #416]	; (80025bc <MX_GPIO_Init+0x248>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a67      	ldr	r2, [pc, #412]	; (80025bc <MX_GPIO_Init+0x248>)
 8002420:	f043 0308 	orr.w	r3, r3, #8
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b65      	ldr	r3, [pc, #404]	; (80025bc <MX_GPIO_Init+0x248>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FLAG_MCU_Pin|CS2__Pin, GPIO_PIN_SET);
 8002432:	2201      	movs	r2, #1
 8002434:	2142      	movs	r1, #66	; 0x42
 8002436:	4862      	ldr	r0, [pc, #392]	; (80025c0 <MX_GPIO_Init+0x24c>)
 8002438:	f009 fac6 	bl	800b9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWRON_GPIO_Port, PWRON_Pin, GPIO_PIN_RESET);
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002442:	4860      	ldr	r0, [pc, #384]	; (80025c4 <MX_GPIO_Init+0x250>)
 8002444:	f009 fac0 	bl	800b9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, GPIO_PIN_RESET);
 8002448:	2200      	movs	r2, #0
 800244a:	2101      	movs	r1, #1
 800244c:	485e      	ldr	r0, [pc, #376]	; (80025c8 <MX_GPIO_Init+0x254>)
 800244e:	f009 fabb 	bl	800b9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O1_Pin|O2_Pin|CS1__Pin, GPIO_PIN_RESET);
 8002452:	2200      	movs	r2, #0
 8002454:	2143      	movs	r1, #67	; 0x43
 8002456:	485d      	ldr	r0, [pc, #372]	; (80025cc <MX_GPIO_Init+0x258>)
 8002458:	f009 fab6 	bl	800b9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O3_Pin|O4_Pin|O5_Pin|O6_Pin
 800245c:	2200      	movs	r2, #0
 800245e:	f64f 7181 	movw	r1, #65409	; 0xff81
 8002462:	4857      	ldr	r0, [pc, #348]	; (80025c0 <MX_GPIO_Init+0x24c>)
 8002464:	f009 fab0 	bl	800b9c8 <HAL_GPIO_WritePin>
                          |O7_Pin|S2_Pin|S3_Pin|S4_Pin
                          |S1_Pin|WP__Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PKEY_GPIO_Port, PKEY_Pin, GPIO_PIN_SET);
 8002468:	2201      	movs	r2, #1
 800246a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800246e:	4856      	ldr	r0, [pc, #344]	; (80025c8 <MX_GPIO_Init+0x254>)
 8002470:	f009 faaa 	bl	800b9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WR0_Pin|WR1_Pin|PWR1_Pin|RS485_DE_Pin
 8002474:	2200      	movs	r2, #0
 8002476:	219b      	movs	r1, #155	; 0x9b
 8002478:	4855      	ldr	r0, [pc, #340]	; (80025d0 <MX_GPIO_Init+0x25c>)
 800247a:	f009 faa5 	bl	800b9c8 <HAL_GPIO_WritePin>
                          |RS485_RE__Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FLAG_MCU_Pin|O3_Pin|O4_Pin|O5_Pin
 800247e:	f64f 73c1 	movw	r3, #65473	; 0xffc1
 8002482:	61fb      	str	r3, [r7, #28]
                          |O6_Pin|O7_Pin|S2_Pin|S3_Pin
                          |S4_Pin|S1_Pin|WP__Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002484:	2301      	movs	r3, #1
 8002486:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002488:	2300      	movs	r3, #0
 800248a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248c:	2303      	movs	r3, #3
 800248e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4619      	mov	r1, r3
 8002496:	484a      	ldr	r0, [pc, #296]	; (80025c0 <MX_GPIO_Init+0x24c>)
 8002498:	f009 f8e2 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWRON_Pin;
 800249c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a2:	2301      	movs	r3, #1
 80024a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024aa:	2300      	movs	r3, #0
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PWRON_GPIO_Port, &GPIO_InitStruct);
 80024ae:	f107 031c 	add.w	r3, r7, #28
 80024b2:	4619      	mov	r1, r3
 80024b4:	4843      	ldr	r0, [pc, #268]	; (80025c4 <MX_GPIO_Init+0x250>)
 80024b6:	f009 f8d3 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS__M_Pin;
 80024ba:	2301      	movs	r3, #1
 80024bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CS__M_GPIO_Port, &GPIO_InitStruct);
 80024c6:	f107 031c 	add.w	r3, r7, #28
 80024ca:	4619      	mov	r1, r3
 80024cc:	483d      	ldr	r0, [pc, #244]	; (80025c4 <MX_GPIO_Init+0x250>)
 80024ce:	f009 f8c7 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = O0_Pin|PKEY_Pin;
 80024d2:	f640 0301 	movw	r3, #2049	; 0x801
 80024d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024d8:	2301      	movs	r3, #1
 80024da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e0:	2303      	movs	r3, #3
 80024e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e4:	f107 031c 	add.w	r3, r7, #28
 80024e8:	4619      	mov	r1, r3
 80024ea:	4837      	ldr	r0, [pc, #220]	; (80025c8 <MX_GPIO_Init+0x254>)
 80024ec:	f009 f8b8 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|CS1__Pin;
 80024f0:	2343      	movs	r3, #67	; 0x43
 80024f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f4:	2301      	movs	r3, #1
 80024f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fc:	2303      	movs	r3, #3
 80024fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002500:	f107 031c 	add.w	r3, r7, #28
 8002504:	4619      	mov	r1, r3
 8002506:	4831      	ldr	r0, [pc, #196]	; (80025cc <MX_GPIO_Init+0x258>)
 8002508:	f009 f8aa 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IN7_Pin|IN6_Pin|IN5_Pin|IN4_Pin
 800250c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002510:	61fb      	str	r3, [r7, #28]
                          |IN3_Pin|IN2_Pin|IN1_Pin|IN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002512:	4b30      	ldr	r3, [pc, #192]	; (80025d4 <MX_GPIO_Init+0x260>)
 8002514:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002516:	2300      	movs	r3, #0
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800251a:	f107 031c 	add.w	r3, r7, #28
 800251e:	4619      	mov	r1, r3
 8002520:	482b      	ldr	r0, [pc, #172]	; (80025d0 <MX_GPIO_Init+0x25c>)
 8002522:	f009 f89d 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WR0_Pin;
 8002526:	2301      	movs	r3, #1
 8002528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800252a:	2311      	movs	r3, #17
 800252c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252e:	2300      	movs	r3, #0
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002532:	2302      	movs	r3, #2
 8002534:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(WR0_GPIO_Port, &GPIO_InitStruct);
 8002536:	f107 031c 	add.w	r3, r7, #28
 800253a:	4619      	mov	r1, r3
 800253c:	4824      	ldr	r0, [pc, #144]	; (80025d0 <MX_GPIO_Init+0x25c>)
 800253e:	f009 f88f 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = WR1_Pin|PWR1_Pin|RS485_DE_Pin|RS485_RE__Pin;
 8002542:	239a      	movs	r3, #154	; 0x9a
 8002544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002546:	2301      	movs	r3, #1
 8002548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800254e:	2303      	movs	r3, #3
 8002550:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002552:	f107 031c 	add.w	r3, r7, #28
 8002556:	4619      	mov	r1, r3
 8002558:	481d      	ldr	r0, [pc, #116]	; (80025d0 <MX_GPIO_Init+0x25c>)
 800255a:	f009 f881 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CD_Pin;
 800255e:	2380      	movs	r3, #128	; 0x80
 8002560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002562:	2300      	movs	r3, #0
 8002564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 800256a:	f107 031c 	add.w	r3, r7, #28
 800256e:	4619      	mov	r1, r3
 8002570:	4816      	ldr	r0, [pc, #88]	; (80025cc <MX_GPIO_Init+0x258>)
 8002572:	f009 f875 	bl	800b660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS2__Pin;
 8002576:	2302      	movs	r3, #2
 8002578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257a:	2301      	movs	r3, #1
 800257c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800257e:	2301      	movs	r3, #1
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002582:	2303      	movs	r3, #3
 8002584:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS2__GPIO_Port, &GPIO_InitStruct);
 8002586:	f107 031c 	add.w	r3, r7, #28
 800258a:	4619      	mov	r1, r3
 800258c:	480c      	ldr	r0, [pc, #48]	; (80025c0 <MX_GPIO_Init+0x24c>)
 800258e:	f009 f867 	bl	800b660 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	2017      	movs	r0, #23
 8002598:	f007 fc04 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800259c:	2017      	movs	r0, #23
 800259e:	f007 fc1d 	bl	8009ddc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	2028      	movs	r0, #40	; 0x28
 80025a8:	f007 fbfc 	bl	8009da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025ac:	2028      	movs	r0, #40	; 0x28
 80025ae:	f007 fc15 	bl	8009ddc <HAL_NVIC_EnableIRQ>

}
 80025b2:	bf00      	nop
 80025b4:	3730      	adds	r7, #48	; 0x30
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40020800 	.word	0x40020800
 80025c8:	40020000 	.word	0x40020000
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40020c00 	.word	0x40020c00
 80025d4:	10310000 	.word	0x10310000

080025d8 <clear_string>:
	  }
  }
}
//   \r  \n  
void clear_string(char *src)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	char *dst = NULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
	if(!src) return;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d02f      	beq.n	800264a <clear_string+0x72>
	uint8_t i = 0;
 80025ea:	2300      	movs	r3, #0
 80025ec:	72fb      	strb	r3, [r7, #11]

	for(dst = src; *src; src++)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	e022      	b.n	800263a <clear_string+0x62>
	{
		if(i < 2 && (*src == '\n' || *src == '\r'))
 80025f4:	7afb      	ldrb	r3, [r7, #11]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d80b      	bhi.n	8002612 <clear_string+0x3a>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b0a      	cmp	r3, #10
 8002600:	d003      	beq.n	800260a <clear_string+0x32>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	2b0d      	cmp	r3, #13
 8002608:	d103      	bne.n	8002612 <clear_string+0x3a>
		{
			i++;
 800260a:	7afb      	ldrb	r3, [r7, #11]
 800260c:	3301      	adds	r3, #1
 800260e:	72fb      	strb	r3, [r7, #11]
			continue;
 8002610:	e010      	b.n	8002634 <clear_string+0x5c>
		}
		else if(*src == '\n' || *src == '\r') *src = ' ';
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b0a      	cmp	r3, #10
 8002618:	d003      	beq.n	8002622 <clear_string+0x4a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	2b0d      	cmp	r3, #13
 8002620:	d102      	bne.n	8002628 <clear_string+0x50>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2220      	movs	r2, #32
 8002626:	701a      	strb	r2, [r3, #0]

		*dst++ = *src;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	1c5a      	adds	r2, r3, #1
 800262c:	60fa      	str	r2, [r7, #12]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	7812      	ldrb	r2, [r2, #0]
 8002632:	701a      	strb	r2, [r3, #0]
	for(dst = src; *src; src++)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3301      	adds	r3, #1
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1d8      	bne.n	80025f4 <clear_string+0x1c>
	}

	*dst = 0;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
 8002648:	e000      	b.n	800264c <clear_string+0x74>
	if(!src) return;
 800264a:	bf00      	nop
}
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <parseValue>:

//    
//       
//        
char *parseValue(char *value)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
	char *tmp;
	for(int i = 1, j = 0; i < strlen(value); i++)
 8002660:	2301      	movs	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	2300      	movs	r3, #0
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	e013      	b.n	8002692 <parseValue+0x3a>
	{
		if(i % 2)
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f003 0301 	and.w	r3, r3, #1
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00b      	beq.n	800268c <parseValue+0x34>
		{
			paramValue[j] = value[i];
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	7819      	ldrb	r1, [r3, #0]
 800267c:	4a0c      	ldr	r2, [pc, #48]	; (80026b0 <parseValue+0x58>)
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	4413      	add	r3, r2
 8002682:	460a      	mov	r2, r1
 8002684:	701a      	strb	r2, [r3, #0]
			j++;
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	3301      	adds	r3, #1
 800268a:	613b      	str	r3, [r7, #16]
	for(int i = 1, j = 0; i < strlen(value); i++)
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	3301      	adds	r3, #1
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7fd fda6 	bl	80001e4 <strlen>
 8002698:	4602      	mov	r2, r0
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	429a      	cmp	r2, r3
 800269e:	d8e4      	bhi.n	800266a <parseValue+0x12>
		}
	}
	tmp = paramValue;
 80026a0:	4b03      	ldr	r3, [pc, #12]	; (80026b0 <parseValue+0x58>)
 80026a2:	60fb      	str	r3, [r7, #12]

	return tmp;
 80026a4:	68fb      	ldr	r3, [r7, #12]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000a60 	.word	0x20000a60

080026b4 <json_input>:
//   
void json_input(char *text)
{
 80026b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026b6:	ed2d 8b04 	vpush	{d8-d9}
 80026ba:	b0a3      	sub	sp, #140	; 0x8c
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	cJSON *json = cJSON_Parse(text);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f7ff fa85 	bl	8001bd0 <cJSON_Parse>
 80026c6:	67b8      	str	r0, [r7, #120]	; 0x78

	cJSON *stime = cJSON_GetObjectItem(json, "TIME");
 80026c8:	49a5      	ldr	r1, [pc, #660]	; (8002960 <json_input+0x2ac>)
 80026ca:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80026cc:	f7ff fc3a 	bl	8001f44 <cJSON_GetObjectItem>
 80026d0:	6778      	str	r0, [r7, #116]	; 0x74
	TIME = stime->valuestring;
 80026d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	4aa3      	ldr	r2, [pc, #652]	; (8002964 <json_input+0x2b0>)
 80026d8:	6013      	str	r3, [r2, #0]
	Time_Server = atoi(TIME);
 80026da:	4ba2      	ldr	r3, [pc, #648]	; (8002964 <json_input+0x2b0>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f018 fa95 	bl	801ac0e <atoi>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4aa0      	ldr	r2, [pc, #640]	; (8002968 <json_input+0x2b4>)
 80026e8:	6013      	str	r3, [r2, #0]
	if(Time_Server > Time_Client)
 80026ea:	4b9f      	ldr	r3, [pc, #636]	; (8002968 <json_input+0x2b4>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	4b9f      	ldr	r3, [pc, #636]	; (800296c <json_input+0x2b8>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	f340 856b 	ble.w	80031ce <json_input+0xb1a>
	{
		cJSON *sInstruction = cJSON_GetObjectItem(json, "INSTRUCTION");
 80026f8:	499d      	ldr	r1, [pc, #628]	; (8002970 <json_input+0x2bc>)
 80026fa:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80026fc:	f7ff fc22 	bl	8001f44 <cJSON_GetObjectItem>
 8002700:	6738      	str	r0, [r7, #112]	; 0x70
		INSTRUCTION = sInstruction->valuestring;
 8002702:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	4a9b      	ldr	r2, [pc, #620]	; (8002974 <json_input+0x2c0>)
 8002708:	6013      	str	r3, [r2, #0]

		if(strcmp(INSTRUCTION, "SET_PROGRAMM") == 0)
 800270a:	4b9a      	ldr	r3, [pc, #616]	; (8002974 <json_input+0x2c0>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	499a      	ldr	r1, [pc, #616]	; (8002978 <json_input+0x2c4>)
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd fd5d 	bl	80001d0 <strcmp>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	f040 8419 	bne.w	8002f50 <json_input+0x89c>
		{
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 800271e:	4997      	ldr	r1, [pc, #604]	; (800297c <json_input+0x2c8>)
 8002720:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002722:	f7ff fc0f 	bl	8001f44 <cJSON_GetObjectItem>
 8002726:	4603      	mov	r3, r0
 8002728:	4995      	ldr	r1, [pc, #596]	; (8002980 <json_input+0x2cc>)
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fc0a 	bl	8001f44 <cJSON_GetObjectItem>
 8002730:	65f8      	str	r0, [r7, #92]	; 0x5c
			TYPE = sType->valuestring;
 8002732:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	4a93      	ldr	r2, [pc, #588]	; (8002984 <json_input+0x2d0>)
 8002738:	6013      	str	r3, [r2, #0]

			if(strcmp(TYPE, "SET_DIDO") == 0)	///      = ()
 800273a:	4b92      	ldr	r3, [pc, #584]	; (8002984 <json_input+0x2d0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4992      	ldr	r1, [pc, #584]	; (8002988 <json_input+0x2d4>)
 8002740:	4618      	mov	r0, r3
 8002742:	f7fd fd45 	bl	80001d0 <strcmp>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	f040 80a8 	bne.w	800289e <json_input+0x1ea>
			{
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_IN");
 800274e:	498b      	ldr	r1, [pc, #556]	; (800297c <json_input+0x2c8>)
 8002750:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002752:	f7ff fbf7 	bl	8001f44 <cJSON_GetObjectItem>
 8002756:	4603      	mov	r3, r0
 8002758:	498c      	ldr	r1, [pc, #560]	; (800298c <json_input+0x2d8>)
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff fbf2 	bl	8001f44 <cJSON_GetObjectItem>
 8002760:	6178      	str	r0, [r7, #20]
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_IN");
 8002762:	4986      	ldr	r1, [pc, #536]	; (800297c <json_input+0x2c8>)
 8002764:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002766:	f7ff fbed 	bl	8001f44 <cJSON_GetObjectItem>
 800276a:	4603      	mov	r3, r0
 800276c:	4988      	ldr	r1, [pc, #544]	; (8002990 <json_input+0x2dc>)
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff fbe8 	bl	8001f44 <cJSON_GetObjectItem>
 8002774:	6138      	str	r0, [r7, #16]
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 8002776:	4981      	ldr	r1, [pc, #516]	; (800297c <json_input+0x2c8>)
 8002778:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800277a:	f7ff fbe3 	bl	8001f44 <cJSON_GetObjectItem>
 800277e:	4603      	mov	r3, r0
 8002780:	4984      	ldr	r1, [pc, #528]	; (8002994 <json_input+0x2e0>)
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fbde 	bl	8001f44 <cJSON_GetObjectItem>
 8002788:	60f8      	str	r0, [r7, #12]
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 800278a:	497c      	ldr	r1, [pc, #496]	; (800297c <json_input+0x2c8>)
 800278c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800278e:	f7ff fbd9 	bl	8001f44 <cJSON_GetObjectItem>
 8002792:	4603      	mov	r3, r0
 8002794:	4980      	ldr	r1, [pc, #512]	; (8002998 <json_input+0x2e4>)
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff fbd4 	bl	8001f44 <cJSON_GetObjectItem>
 800279c:	60b8      	str	r0, [r7, #8]

				D_IN = s1->valuestring;
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	4a7e      	ldr	r2, [pc, #504]	; (800299c <json_input+0x2e8>)
 80027a4:	6013      	str	r3, [r2, #0]
				VAR_IN = s2->valuestring;
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	4a7d      	ldr	r2, [pc, #500]	; (80029a0 <json_input+0x2ec>)
 80027ac:	6013      	str	r3, [r2, #0]
				D_OUT = s3->valuestring;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	4a7c      	ldr	r2, [pc, #496]	; (80029a4 <json_input+0x2f0>)
 80027b4:	6013      	str	r3, [r2, #0]
				VAR_OUT = s4->valuestring;
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	4a7b      	ldr	r2, [pc, #492]	; (80029a8 <json_input+0x2f4>)
 80027bc:	6013      	str	r3, [r2, #0]

				set_dido(D_IN, (uint8_t)(atoi(VAR_IN)), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 80027be:	4b77      	ldr	r3, [pc, #476]	; (800299c <json_input+0x2e8>)
 80027c0:	681c      	ldr	r4, [r3, #0]
 80027c2:	4b77      	ldr	r3, [pc, #476]	; (80029a0 <json_input+0x2ec>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f018 fa21 	bl	801ac0e <atoi>
 80027cc:	4603      	mov	r3, r0
 80027ce:	b2dd      	uxtb	r5, r3
 80027d0:	4b74      	ldr	r3, [pc, #464]	; (80029a4 <json_input+0x2f0>)
 80027d2:	681e      	ldr	r6, [r3, #0]
 80027d4:	4b74      	ldr	r3, [pc, #464]	; (80029a8 <json_input+0x2f4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4618      	mov	r0, r3
 80027da:	f018 fa18 	bl	801ac0e <atoi>
 80027de:	4603      	mov	r3, r0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	4632      	mov	r2, r6
 80027e4:	4629      	mov	r1, r5
 80027e6:	4620      	mov	r0, r4
 80027e8:	f000 ff80 	bl	80036ec <set_dido>

				//---------------------------------QA---------------------------------
				SEND_str("\n");
 80027ec:	486f      	ldr	r0, [pc, #444]	; (80029ac <json_input+0x2f8>)
 80027ee:	f7ff fbdf 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 80027f2:	4b64      	ldr	r3, [pc, #400]	; (8002984 <json_input+0x2d0>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff fbda 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 80027fc:	486b      	ldr	r0, [pc, #428]	; (80029ac <json_input+0x2f8>)
 80027fe:	f7ff fbd7 	bl	8001fb0 <SEND_str>
				SEND_str(D_IN);
 8002802:	4b66      	ldr	r3, [pc, #408]	; (800299c <json_input+0x2e8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff fbd2 	bl	8001fb0 <SEND_str>
				SEND_str(": ");
 800280c:	4868      	ldr	r0, [pc, #416]	; (80029b0 <json_input+0x2fc>)
 800280e:	f7ff fbcf 	bl	8001fb0 <SEND_str>
				USART_Tx(D_IN[4]);
 8002812:	4b62      	ldr	r3, [pc, #392]	; (800299c <json_input+0x2e8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	3304      	adds	r3, #4
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff fbb0 	bl	8001f80 <USART_Tx>
				SEND_str("\n");
 8002820:	4862      	ldr	r0, [pc, #392]	; (80029ac <json_input+0x2f8>)
 8002822:	f7ff fbc5 	bl	8001fb0 <SEND_str>
				SEND_str(VAR_IN);
 8002826:	4b5e      	ldr	r3, [pc, #376]	; (80029a0 <json_input+0x2ec>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fbc0 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002830:	485e      	ldr	r0, [pc, #376]	; (80029ac <json_input+0x2f8>)
 8002832:	f7ff fbbd 	bl	8001fb0 <SEND_str>
				SEND_str(D_OUT);
 8002836:	4b5b      	ldr	r3, [pc, #364]	; (80029a4 <json_input+0x2f0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff fbb8 	bl	8001fb0 <SEND_str>
				SEND_str(": ");
 8002840:	485b      	ldr	r0, [pc, #364]	; (80029b0 <json_input+0x2fc>)
 8002842:	f7ff fbb5 	bl	8001fb0 <SEND_str>
				USART_Tx(D_OUT[5]);
 8002846:	4b57      	ldr	r3, [pc, #348]	; (80029a4 <json_input+0x2f0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	3305      	adds	r3, #5
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fb96 	bl	8001f80 <USART_Tx>
				SEND_str("\n");
 8002854:	4855      	ldr	r0, [pc, #340]	; (80029ac <json_input+0x2f8>)
 8002856:	f7ff fbab 	bl	8001fb0 <SEND_str>
				SEND_str(VAR_OUT);
 800285a:	4b53      	ldr	r3, [pc, #332]	; (80029a8 <json_input+0x2f4>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff fba6 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002864:	4851      	ldr	r0, [pc, #324]	; (80029ac <json_input+0x2f8>)
 8002866:	f7ff fba3 	bl	8001fb0 <SEND_str>
				//------------------------------------------------------------------

				cJSON_Delete(json);
 800286a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800286c:	f7fe fd86 	bl	800137c <cJSON_Delete>
				free(stime);
 8002870:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002872:	f018 f9fd 	bl	801ac70 <free>
				free(sInstruction);
 8002876:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002878:	f018 f9fa 	bl	801ac70 <free>
				free(sType);
 800287c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800287e:	f018 f9f7 	bl	801ac70 <free>
				free(s1);
 8002882:	6978      	ldr	r0, [r7, #20]
 8002884:	f018 f9f4 	bl	801ac70 <free>
				free(s2);
 8002888:	6938      	ldr	r0, [r7, #16]
 800288a:	f018 f9f1 	bl	801ac70 <free>
				free(s3);
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f018 f9ee 	bl	801ac70 <free>
				free(s4);
 8002894:	68b8      	ldr	r0, [r7, #8]
 8002896:	f018 f9eb 	bl	801ac70 <free>
	else
	{
		cJSON_Delete(json);
		free(stime);
	}
}
 800289a:	f000 bc9e 	b.w	80031da <json_input+0xb26>
			else if(strcmp(TYPE, "SET_VAIDO") == 0)	///         
 800289e:	4b39      	ldr	r3, [pc, #228]	; (8002984 <json_input+0x2d0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4944      	ldr	r1, [pc, #272]	; (80029b4 <json_input+0x300>)
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fd fc93 	bl	80001d0 <strcmp>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f040 813b 	bne.w	8002b28 <json_input+0x474>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_IN");
 80028b2:	4932      	ldr	r1, [pc, #200]	; (800297c <json_input+0x2c8>)
 80028b4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80028b6:	f7ff fb45 	bl	8001f44 <cJSON_GetObjectItem>
 80028ba:	4603      	mov	r3, r0
 80028bc:	493e      	ldr	r1, [pc, #248]	; (80029b8 <json_input+0x304>)
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fb40 	bl	8001f44 <cJSON_GetObjectItem>
 80028c4:	62b8      	str	r0, [r7, #40]	; 0x28
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_LOW");
 80028c6:	492d      	ldr	r1, [pc, #180]	; (800297c <json_input+0x2c8>)
 80028c8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80028ca:	f7ff fb3b 	bl	8001f44 <cJSON_GetObjectItem>
 80028ce:	4603      	mov	r3, r0
 80028d0:	493a      	ldr	r1, [pc, #232]	; (80029bc <json_input+0x308>)
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fb36 	bl	8001f44 <cJSON_GetObjectItem>
 80028d8:	6278      	str	r0, [r7, #36]	; 0x24
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_HIGH");
 80028da:	4928      	ldr	r1, [pc, #160]	; (800297c <json_input+0x2c8>)
 80028dc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80028de:	f7ff fb31 	bl	8001f44 <cJSON_GetObjectItem>
 80028e2:	4603      	mov	r3, r0
 80028e4:	4936      	ldr	r1, [pc, #216]	; (80029c0 <json_input+0x30c>)
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fb2c 	bl	8001f44 <cJSON_GetObjectItem>
 80028ec:	6238      	str	r0, [r7, #32]
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 80028ee:	4923      	ldr	r1, [pc, #140]	; (800297c <json_input+0x2c8>)
 80028f0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80028f2:	f7ff fb27 	bl	8001f44 <cJSON_GetObjectItem>
 80028f6:	4603      	mov	r3, r0
 80028f8:	4926      	ldr	r1, [pc, #152]	; (8002994 <json_input+0x2e0>)
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fb22 	bl	8001f44 <cJSON_GetObjectItem>
 8002900:	61f8      	str	r0, [r7, #28]
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002902:	491e      	ldr	r1, [pc, #120]	; (800297c <json_input+0x2c8>)
 8002904:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002906:	f7ff fb1d 	bl	8001f44 <cJSON_GetObjectItem>
 800290a:	4603      	mov	r3, r0
 800290c:	4922      	ldr	r1, [pc, #136]	; (8002998 <json_input+0x2e4>)
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff fb18 	bl	8001f44 <cJSON_GetObjectItem>
 8002914:	61b8      	str	r0, [r7, #24]
				A_IN = s1->valuestring;
 8002916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	4a2a      	ldr	r2, [pc, #168]	; (80029c4 <json_input+0x310>)
 800291c:	6013      	str	r3, [r2, #0]
				RANGE_LOW = s2->valuestring;
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	4a29      	ldr	r2, [pc, #164]	; (80029c8 <json_input+0x314>)
 8002924:	6013      	str	r3, [r2, #0]
				RANGE_HIGH = s3->valuestring;
 8002926:	6a3b      	ldr	r3, [r7, #32]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	4a28      	ldr	r2, [pc, #160]	; (80029cc <json_input+0x318>)
 800292c:	6013      	str	r3, [r2, #0]
				D_OUT = s4->valuestring;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	4a1c      	ldr	r2, [pc, #112]	; (80029a4 <json_input+0x2f0>)
 8002934:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	4a1b      	ldr	r2, [pc, #108]	; (80029a8 <json_input+0x2f4>)
 800293c:	6013      	str	r3, [r2, #0]
				if(strcmp(A_IN, "VHOD1") == 0)
 800293e:	4b21      	ldr	r3, [pc, #132]	; (80029c4 <json_input+0x310>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4923      	ldr	r1, [pc, #140]	; (80029d0 <json_input+0x31c>)
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fc43 	bl	80001d0 <strcmp>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d143      	bne.n	80029d8 <json_input+0x324>
					SelectChannelOne;
 8002950:	2201      	movs	r2, #1
 8002952:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002956:	481f      	ldr	r0, [pc, #124]	; (80029d4 <json_input+0x320>)
 8002958:	f009 f836 	bl	800b9c8 <HAL_GPIO_WritePin>
 800295c:	e06b      	b.n	8002a36 <json_input+0x382>
 800295e:	bf00      	nop
 8002960:	080209ac 	.word	0x080209ac
 8002964:	20000a38 	.word	0x20000a38
 8002968:	200002f0 	.word	0x200002f0
 800296c:	200002f4 	.word	0x200002f4
 8002970:	080209b4 	.word	0x080209b4
 8002974:	20000a84 	.word	0x20000a84
 8002978:	080209c0 	.word	0x080209c0
 800297c:	080209d0 	.word	0x080209d0
 8002980:	080209d8 	.word	0x080209d8
 8002984:	20000a2c 	.word	0x20000a2c
 8002988:	080209e0 	.word	0x080209e0
 800298c:	080209ec 	.word	0x080209ec
 8002990:	080209f4 	.word	0x080209f4
 8002994:	080209fc 	.word	0x080209fc
 8002998:	08020a04 	.word	0x08020a04
 800299c:	20000a7c 	.word	0x20000a7c
 80029a0:	20000a40 	.word	0x20000a40
 80029a4:	20000a6c 	.word	0x20000a6c
 80029a8:	20000a4c 	.word	0x20000a4c
 80029ac:	08020a0c 	.word	0x08020a0c
 80029b0:	08020a10 	.word	0x08020a10
 80029b4:	08020a14 	.word	0x08020a14
 80029b8:	08020a20 	.word	0x08020a20
 80029bc:	08020a28 	.word	0x08020a28
 80029c0:	08020a34 	.word	0x08020a34
 80029c4:	20000a80 	.word	0x20000a80
 80029c8:	20000a50 	.word	0x20000a50
 80029cc:	20000a70 	.word	0x20000a70
 80029d0:	08020a40 	.word	0x08020a40
 80029d4:	40021000 	.word	0x40021000
				else if(strcmp(A_IN, "VHOD2") == 0)
 80029d8:	4b83      	ldr	r3, [pc, #524]	; (8002be8 <json_input+0x534>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4983      	ldr	r1, [pc, #524]	; (8002bec <json_input+0x538>)
 80029de:	4618      	mov	r0, r3
 80029e0:	f7fd fbf6 	bl	80001d0 <strcmp>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d106      	bne.n	80029f8 <json_input+0x344>
					SelectChannelTwo;
 80029ea:	2201      	movs	r2, #1
 80029ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029f0:	487f      	ldr	r0, [pc, #508]	; (8002bf0 <json_input+0x53c>)
 80029f2:	f008 ffe9 	bl	800b9c8 <HAL_GPIO_WritePin>
 80029f6:	e01e      	b.n	8002a36 <json_input+0x382>
				else if(strcmp(A_IN, "VHOD3") == 0)
 80029f8:	4b7b      	ldr	r3, [pc, #492]	; (8002be8 <json_input+0x534>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	497d      	ldr	r1, [pc, #500]	; (8002bf4 <json_input+0x540>)
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fd fbe6 	bl	80001d0 <strcmp>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <json_input+0x364>
					SelectChannelThree;
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a10:	4877      	ldr	r0, [pc, #476]	; (8002bf0 <json_input+0x53c>)
 8002a12:	f008 ffd9 	bl	800b9c8 <HAL_GPIO_WritePin>
 8002a16:	e00e      	b.n	8002a36 <json_input+0x382>
				else if(strcmp(A_IN, "VHOD4") == 0)
 8002a18:	4b73      	ldr	r3, [pc, #460]	; (8002be8 <json_input+0x534>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4976      	ldr	r1, [pc, #472]	; (8002bf8 <json_input+0x544>)
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fd fbd6 	bl	80001d0 <strcmp>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d105      	bne.n	8002a36 <json_input+0x382>
					SelectChannelFour;
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a30:	486f      	ldr	r0, [pc, #444]	; (8002bf0 <json_input+0x53c>)
 8002a32:	f008 ffc9 	bl	800b9c8 <HAL_GPIO_WritePin>
				set_vaido(A_IN, atof(RANGE_LOW), atof(RANGE_HIGH), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 8002a36:	4b6c      	ldr	r3, [pc, #432]	; (8002be8 <json_input+0x534>)
 8002a38:	681c      	ldr	r4, [r3, #0]
 8002a3a:	4b70      	ldr	r3, [pc, #448]	; (8002bfc <json_input+0x548>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f018 f8e2 	bl	801ac08 <atof>
 8002a44:	eeb0 8a40 	vmov.f32	s16, s0
 8002a48:	eef0 8a60 	vmov.f32	s17, s1
 8002a4c:	4b6c      	ldr	r3, [pc, #432]	; (8002c00 <json_input+0x54c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f018 f8d9 	bl	801ac08 <atof>
 8002a56:	eeb0 9a40 	vmov.f32	s18, s0
 8002a5a:	eef0 9a60 	vmov.f32	s19, s1
 8002a5e:	4b69      	ldr	r3, [pc, #420]	; (8002c04 <json_input+0x550>)
 8002a60:	681d      	ldr	r5, [r3, #0]
 8002a62:	4b69      	ldr	r3, [pc, #420]	; (8002c08 <json_input+0x554>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f018 f8d1 	bl	801ac0e <atoi>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	461a      	mov	r2, r3
 8002a72:	4629      	mov	r1, r5
 8002a74:	eeb0 1a49 	vmov.f32	s2, s18
 8002a78:	eef0 1a69 	vmov.f32	s3, s19
 8002a7c:	eeb0 0a48 	vmov.f32	s0, s16
 8002a80:	eef0 0a68 	vmov.f32	s1, s17
 8002a84:	4620      	mov	r0, r4
 8002a86:	f001 f803 	bl	8003a90 <set_vaido>
				SEND_str("\n");
 8002a8a:	4860      	ldr	r0, [pc, #384]	; (8002c0c <json_input+0x558>)
 8002a8c:	f7ff fa90 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 8002a90:	4b5f      	ldr	r3, [pc, #380]	; (8002c10 <json_input+0x55c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff fa8b 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002a9a:	485c      	ldr	r0, [pc, #368]	; (8002c0c <json_input+0x558>)
 8002a9c:	f7ff fa88 	bl	8001fb0 <SEND_str>
				SEND_str(A_IN);
 8002aa0:	4b51      	ldr	r3, [pc, #324]	; (8002be8 <json_input+0x534>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fa83 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002aaa:	4858      	ldr	r0, [pc, #352]	; (8002c0c <json_input+0x558>)
 8002aac:	f7ff fa80 	bl	8001fb0 <SEND_str>
				SEND_str(RANGE_LOW);
 8002ab0:	4b52      	ldr	r3, [pc, #328]	; (8002bfc <json_input+0x548>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff fa7b 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002aba:	4854      	ldr	r0, [pc, #336]	; (8002c0c <json_input+0x558>)
 8002abc:	f7ff fa78 	bl	8001fb0 <SEND_str>
				SEND_str(RANGE_HIGH);
 8002ac0:	4b4f      	ldr	r3, [pc, #316]	; (8002c00 <json_input+0x54c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fa73 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002aca:	4850      	ldr	r0, [pc, #320]	; (8002c0c <json_input+0x558>)
 8002acc:	f7ff fa70 	bl	8001fb0 <SEND_str>
				SEND_str(D_OUT);
 8002ad0:	4b4c      	ldr	r3, [pc, #304]	; (8002c04 <json_input+0x550>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fa6b 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002ada:	484c      	ldr	r0, [pc, #304]	; (8002c0c <json_input+0x558>)
 8002adc:	f7ff fa68 	bl	8001fb0 <SEND_str>
				SEND_str(VAR_OUT);
 8002ae0:	4b49      	ldr	r3, [pc, #292]	; (8002c08 <json_input+0x554>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fa63 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002aea:	4848      	ldr	r0, [pc, #288]	; (8002c0c <json_input+0x558>)
 8002aec:	f7ff fa60 	bl	8001fb0 <SEND_str>
				cJSON_Delete(json);
 8002af0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002af2:	f7fe fc43 	bl	800137c <cJSON_Delete>
				free(stime);
 8002af6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002af8:	f018 f8ba 	bl	801ac70 <free>
				free(sInstruction);
 8002afc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002afe:	f018 f8b7 	bl	801ac70 <free>
				free(sType);
 8002b02:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002b04:	f018 f8b4 	bl	801ac70 <free>
				free(s1);
 8002b08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b0a:	f018 f8b1 	bl	801ac70 <free>
				free(s2);
 8002b0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b10:	f018 f8ae 	bl	801ac70 <free>
				free(s3);
 8002b14:	6a38      	ldr	r0, [r7, #32]
 8002b16:	f018 f8ab 	bl	801ac70 <free>
				free(s4);
 8002b1a:	69f8      	ldr	r0, [r7, #28]
 8002b1c:	f018 f8a8 	bl	801ac70 <free>
				free(s5);
 8002b20:	69b8      	ldr	r0, [r7, #24]
 8002b22:	f018 f8a5 	bl	801ac70 <free>
}
 8002b26:	e358      	b.n	80031da <json_input+0xb26>
			else if(strcmp(TYPE, "SET_PWM") == 0)	//    
 8002b28:	4b39      	ldr	r3, [pc, #228]	; (8002c10 <json_input+0x55c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4939      	ldr	r1, [pc, #228]	; (8002c14 <json_input+0x560>)
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fd fb4e 	bl	80001d0 <strcmp>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d178      	bne.n	8002c2c <json_input+0x578>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "PWM_OUT");
 8002b3a:	4937      	ldr	r1, [pc, #220]	; (8002c18 <json_input+0x564>)
 8002b3c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002b3e:	f7ff fa01 	bl	8001f44 <cJSON_GetObjectItem>
 8002b42:	4603      	mov	r3, r0
 8002b44:	4935      	ldr	r1, [pc, #212]	; (8002c1c <json_input+0x568>)
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff f9fc 	bl	8001f44 <cJSON_GetObjectItem>
 8002b4c:	6338      	str	r0, [r7, #48]	; 0x30
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_CYCLE");
 8002b4e:	4932      	ldr	r1, [pc, #200]	; (8002c18 <json_input+0x564>)
 8002b50:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002b52:	f7ff f9f7 	bl	8001f44 <cJSON_GetObjectItem>
 8002b56:	4603      	mov	r3, r0
 8002b58:	4931      	ldr	r1, [pc, #196]	; (8002c20 <json_input+0x56c>)
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff f9f2 	bl	8001f44 <cJSON_GetObjectItem>
 8002b60:	62f8      	str	r0, [r7, #44]	; 0x2c
				PWM_OUT = s1->valuestring;
 8002b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	4a2f      	ldr	r2, [pc, #188]	; (8002c24 <json_input+0x570>)
 8002b68:	6013      	str	r3, [r2, #0]
				D_CYCLE = s2->valuestring;
 8002b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	4a2e      	ldr	r2, [pc, #184]	; (8002c28 <json_input+0x574>)
 8002b70:	6013      	str	r3, [r2, #0]
				set_pwm(PWM_OUT, (uint32_t)(atoi(D_CYCLE)));
 8002b72:	4b2c      	ldr	r3, [pc, #176]	; (8002c24 <json_input+0x570>)
 8002b74:	681c      	ldr	r4, [r3, #0]
 8002b76:	4b2c      	ldr	r3, [pc, #176]	; (8002c28 <json_input+0x574>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f018 f847 	bl	801ac0e <atoi>
 8002b80:	4603      	mov	r3, r0
 8002b82:	4619      	mov	r1, r3
 8002b84:	4620      	mov	r0, r4
 8002b86:	f001 f8cd 	bl	8003d24 <set_pwm>
				SEND_str("\n");
 8002b8a:	4820      	ldr	r0, [pc, #128]	; (8002c0c <json_input+0x558>)
 8002b8c:	f7ff fa10 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 8002b90:	4b1f      	ldr	r3, [pc, #124]	; (8002c10 <json_input+0x55c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fa0b 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002b9a:	481c      	ldr	r0, [pc, #112]	; (8002c0c <json_input+0x558>)
 8002b9c:	f7ff fa08 	bl	8001fb0 <SEND_str>
				SEND_str(PWM_OUT);
 8002ba0:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <json_input+0x570>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff fa03 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002baa:	4818      	ldr	r0, [pc, #96]	; (8002c0c <json_input+0x558>)
 8002bac:	f7ff fa00 	bl	8001fb0 <SEND_str>
				SEND_str(D_CYCLE);
 8002bb0:	4b1d      	ldr	r3, [pc, #116]	; (8002c28 <json_input+0x574>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff f9fb 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002bba:	4814      	ldr	r0, [pc, #80]	; (8002c0c <json_input+0x558>)
 8002bbc:	f7ff f9f8 	bl	8001fb0 <SEND_str>
				cJSON_Delete(json);
 8002bc0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002bc2:	f7fe fbdb 	bl	800137c <cJSON_Delete>
				free(stime);
 8002bc6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002bc8:	f018 f852 	bl	801ac70 <free>
				free(sInstruction);
 8002bcc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002bce:	f018 f84f 	bl	801ac70 <free>
				free(sType);
 8002bd2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002bd4:	f018 f84c 	bl	801ac70 <free>
				free(s1);
 8002bd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bda:	f018 f849 	bl	801ac70 <free>
				free(s2);
 8002bde:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002be0:	f018 f846 	bl	801ac70 <free>
}
 8002be4:	e2f9      	b.n	80031da <json_input+0xb26>
 8002be6:	bf00      	nop
 8002be8:	20000a80 	.word	0x20000a80
 8002bec:	08020a48 	.word	0x08020a48
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	08020a50 	.word	0x08020a50
 8002bf8:	08020a58 	.word	0x08020a58
 8002bfc:	20000a50 	.word	0x20000a50
 8002c00:	20000a70 	.word	0x20000a70
 8002c04:	20000a6c 	.word	0x20000a6c
 8002c08:	20000a4c 	.word	0x20000a4c
 8002c0c:	08020a0c 	.word	0x08020a0c
 8002c10:	20000a2c 	.word	0x20000a2c
 8002c14:	08020a60 	.word	0x08020a60
 8002c18:	080209d0 	.word	0x080209d0
 8002c1c:	08020a68 	.word	0x08020a68
 8002c20:	08020a70 	.word	0x08020a70
 8002c24:	20000a34 	.word	0x20000a34
 8002c28:	20000a74 	.word	0x20000a74
			else if(strcmp(TYPE, "SET_TEMP_PROFILE") == 0)	//  :         (OCD)
 8002c2c:	4b64      	ldr	r3, [pc, #400]	; (8002dc0 <json_input+0x70c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4964      	ldr	r1, [pc, #400]	; (8002dc4 <json_input+0x710>)
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fd facc 	bl	80001d0 <strcmp>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f040 80dc 	bne.w	8002df8 <json_input+0x744>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "ROM_RAW");
 8002c40:	4961      	ldr	r1, [pc, #388]	; (8002dc8 <json_input+0x714>)
 8002c42:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c44:	f7ff f97e 	bl	8001f44 <cJSON_GetObjectItem>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4960      	ldr	r1, [pc, #384]	; (8002dcc <json_input+0x718>)
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff f979 	bl	8001f44 <cJSON_GetObjectItem>
 8002c52:	6478      	str	r0, [r7, #68]	; 0x44
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_TEMP_LOW");
 8002c54:	495c      	ldr	r1, [pc, #368]	; (8002dc8 <json_input+0x714>)
 8002c56:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c58:	f7ff f974 	bl	8001f44 <cJSON_GetObjectItem>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	495c      	ldr	r1, [pc, #368]	; (8002dd0 <json_input+0x71c>)
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff f96f 	bl	8001f44 <cJSON_GetObjectItem>
 8002c66:	6438      	str	r0, [r7, #64]	; 0x40
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_TEMP_HIGH");
 8002c68:	4957      	ldr	r1, [pc, #348]	; (8002dc8 <json_input+0x714>)
 8002c6a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c6c:	f7ff f96a 	bl	8001f44 <cJSON_GetObjectItem>
 8002c70:	4603      	mov	r3, r0
 8002c72:	4958      	ldr	r1, [pc, #352]	; (8002dd4 <json_input+0x720>)
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff f965 	bl	8001f44 <cJSON_GetObjectItem>
 8002c7a:	63f8      	str	r0, [r7, #60]	; 0x3c
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 8002c7c:	4952      	ldr	r1, [pc, #328]	; (8002dc8 <json_input+0x714>)
 8002c7e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c80:	f7ff f960 	bl	8001f44 <cJSON_GetObjectItem>
 8002c84:	4603      	mov	r3, r0
 8002c86:	4954      	ldr	r1, [pc, #336]	; (8002dd8 <json_input+0x724>)
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff f95b 	bl	8001f44 <cJSON_GetObjectItem>
 8002c8e:	63b8      	str	r0, [r7, #56]	; 0x38
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002c90:	494d      	ldr	r1, [pc, #308]	; (8002dc8 <json_input+0x714>)
 8002c92:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c94:	f7ff f956 	bl	8001f44 <cJSON_GetObjectItem>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	4950      	ldr	r1, [pc, #320]	; (8002ddc <json_input+0x728>)
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff f951 	bl	8001f44 <cJSON_GetObjectItem>
 8002ca2:	6378      	str	r0, [r7, #52]	; 0x34
				ROM_RAW = s1->valuestring;
 8002ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	4a4d      	ldr	r2, [pc, #308]	; (8002de0 <json_input+0x72c>)
 8002caa:	6013      	str	r3, [r2, #0]
				RANGE_TEMP_LOW = s2->valuestring;
 8002cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	4a4c      	ldr	r2, [pc, #304]	; (8002de4 <json_input+0x730>)
 8002cb2:	6013      	str	r3, [r2, #0]
				RANGE_TEMP_HIGH = s3->valuestring;
 8002cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	4a4b      	ldr	r2, [pc, #300]	; (8002de8 <json_input+0x734>)
 8002cba:	6013      	str	r3, [r2, #0]
				D_OUT = s4->valuestring;
 8002cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	4a4a      	ldr	r2, [pc, #296]	; (8002dec <json_input+0x738>)
 8002cc2:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 8002cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	4a49      	ldr	r2, [pc, #292]	; (8002df0 <json_input+0x73c>)
 8002cca:	6013      	str	r3, [r2, #0]
				set_temperature(ROM_RAW, atof(RANGE_TEMP_LOW), atof(RANGE_TEMP_HIGH), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 8002ccc:	4b44      	ldr	r3, [pc, #272]	; (8002de0 <json_input+0x72c>)
 8002cce:	681c      	ldr	r4, [r3, #0]
 8002cd0:	4b44      	ldr	r3, [pc, #272]	; (8002de4 <json_input+0x730>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f017 ff97 	bl	801ac08 <atof>
 8002cda:	eeb0 8a40 	vmov.f32	s16, s0
 8002cde:	eef0 8a60 	vmov.f32	s17, s1
 8002ce2:	4b41      	ldr	r3, [pc, #260]	; (8002de8 <json_input+0x734>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f017 ff8e 	bl	801ac08 <atof>
 8002cec:	eeb0 9a40 	vmov.f32	s18, s0
 8002cf0:	eef0 9a60 	vmov.f32	s19, s1
 8002cf4:	4b3d      	ldr	r3, [pc, #244]	; (8002dec <json_input+0x738>)
 8002cf6:	681d      	ldr	r5, [r3, #0]
 8002cf8:	4b3d      	ldr	r3, [pc, #244]	; (8002df0 <json_input+0x73c>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f017 ff86 	bl	801ac0e <atoi>
 8002d02:	4603      	mov	r3, r0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	461a      	mov	r2, r3
 8002d08:	4629      	mov	r1, r5
 8002d0a:	eeb0 1a49 	vmov.f32	s2, s18
 8002d0e:	eef0 1a69 	vmov.f32	s3, s19
 8002d12:	eeb0 0a48 	vmov.f32	s0, s16
 8002d16:	eef0 0a68 	vmov.f32	s1, s17
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	f001 f8b0 	bl	8003e80 <set_temperature>
				SEND_str("\n");
 8002d20:	4834      	ldr	r0, [pc, #208]	; (8002df4 <json_input+0x740>)
 8002d22:	f7ff f945 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 8002d26:	4b26      	ldr	r3, [pc, #152]	; (8002dc0 <json_input+0x70c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff f940 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002d30:	4830      	ldr	r0, [pc, #192]	; (8002df4 <json_input+0x740>)
 8002d32:	f7ff f93d 	bl	8001fb0 <SEND_str>
				SEND_str(ROM_RAW);
 8002d36:	4b2a      	ldr	r3, [pc, #168]	; (8002de0 <json_input+0x72c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff f938 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002d40:	482c      	ldr	r0, [pc, #176]	; (8002df4 <json_input+0x740>)
 8002d42:	f7ff f935 	bl	8001fb0 <SEND_str>
				SEND_str(RANGE_TEMP_LOW);
 8002d46:	4b27      	ldr	r3, [pc, #156]	; (8002de4 <json_input+0x730>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff f930 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002d50:	4828      	ldr	r0, [pc, #160]	; (8002df4 <json_input+0x740>)
 8002d52:	f7ff f92d 	bl	8001fb0 <SEND_str>
				SEND_str(RANGE_TEMP_HIGH);
 8002d56:	4b24      	ldr	r3, [pc, #144]	; (8002de8 <json_input+0x734>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff f928 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002d60:	4824      	ldr	r0, [pc, #144]	; (8002df4 <json_input+0x740>)
 8002d62:	f7ff f925 	bl	8001fb0 <SEND_str>
				SEND_str(D_OUT);
 8002d66:	4b21      	ldr	r3, [pc, #132]	; (8002dec <json_input+0x738>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff f920 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002d70:	4820      	ldr	r0, [pc, #128]	; (8002df4 <json_input+0x740>)
 8002d72:	f7ff f91d 	bl	8001fb0 <SEND_str>
				SEND_str(VAR_OUT);
 8002d76:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <json_input+0x73c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff f918 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002d80:	481c      	ldr	r0, [pc, #112]	; (8002df4 <json_input+0x740>)
 8002d82:	f7ff f915 	bl	8001fb0 <SEND_str>
				cJSON_Delete(json);
 8002d86:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002d88:	f7fe faf8 	bl	800137c <cJSON_Delete>
				free(stime);
 8002d8c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002d8e:	f017 ff6f 	bl	801ac70 <free>
				free(sInstruction);
 8002d92:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002d94:	f017 ff6c 	bl	801ac70 <free>
				free(sType);
 8002d98:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002d9a:	f017 ff69 	bl	801ac70 <free>
				free(s1);
 8002d9e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002da0:	f017 ff66 	bl	801ac70 <free>
				free(s2);
 8002da4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002da6:	f017 ff63 	bl	801ac70 <free>
				free(s3);
 8002daa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002dac:	f017 ff60 	bl	801ac70 <free>
				free(s4);
 8002db0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002db2:	f017 ff5d 	bl	801ac70 <free>
				free(s5);
 8002db6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002db8:	f017 ff5a 	bl	801ac70 <free>
}
 8002dbc:	e20d      	b.n	80031da <json_input+0xb26>
 8002dbe:	bf00      	nop
 8002dc0:	20000a2c 	.word	0x20000a2c
 8002dc4:	08020a78 	.word	0x08020a78
 8002dc8:	080209d0 	.word	0x080209d0
 8002dcc:	08020a8c 	.word	0x08020a8c
 8002dd0:	08020a94 	.word	0x08020a94
 8002dd4:	08020aa4 	.word	0x08020aa4
 8002dd8:	080209fc 	.word	0x080209fc
 8002ddc:	08020a04 	.word	0x08020a04
 8002de0:	20000a8c 	.word	0x20000a8c
 8002de4:	20000a28 	.word	0x20000a28
 8002de8:	20000a88 	.word	0x20000a88
 8002dec:	20000a6c 	.word	0x20000a6c
 8002df0:	20000a4c 	.word	0x20000a4c
 8002df4:	08020a0c 	.word	0x08020a0c
			else if(strcmp(TYPE, "SET_AIAO") == 0)	//        = 
 8002df8:	4b9d      	ldr	r3, [pc, #628]	; (8003070 <json_input+0x9bc>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	499d      	ldr	r1, [pc, #628]	; (8003074 <json_input+0x9c0>)
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fd f9e6 	bl	80001d0 <strcmp>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f040 8095 	bne.w	8002f36 <json_input+0x882>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_IN");
 8002e0c:	499a      	ldr	r1, [pc, #616]	; (8003078 <json_input+0x9c4>)
 8002e0e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e10:	f7ff f898 	bl	8001f44 <cJSON_GetObjectItem>
 8002e14:	4603      	mov	r3, r0
 8002e16:	4999      	ldr	r1, [pc, #612]	; (800307c <json_input+0x9c8>)
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f893 	bl	8001f44 <cJSON_GetObjectItem>
 8002e1e:	65b8      	str	r0, [r7, #88]	; 0x58
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_LOW");
 8002e20:	4995      	ldr	r1, [pc, #596]	; (8003078 <json_input+0x9c4>)
 8002e22:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e24:	f7ff f88e 	bl	8001f44 <cJSON_GetObjectItem>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	4995      	ldr	r1, [pc, #596]	; (8003080 <json_input+0x9cc>)
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff f889 	bl	8001f44 <cJSON_GetObjectItem>
 8002e32:	6578      	str	r0, [r7, #84]	; 0x54
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_HIGH");
 8002e34:	4990      	ldr	r1, [pc, #576]	; (8003078 <json_input+0x9c4>)
 8002e36:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e38:	f7ff f884 	bl	8001f44 <cJSON_GetObjectItem>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	4991      	ldr	r1, [pc, #580]	; (8003084 <json_input+0x9d0>)
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff f87f 	bl	8001f44 <cJSON_GetObjectItem>
 8002e46:	6538      	str	r0, [r7, #80]	; 0x50
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_OUT");
 8002e48:	498b      	ldr	r1, [pc, #556]	; (8003078 <json_input+0x9c4>)
 8002e4a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e4c:	f7ff f87a 	bl	8001f44 <cJSON_GetObjectItem>
 8002e50:	4603      	mov	r3, r0
 8002e52:	498d      	ldr	r1, [pc, #564]	; (8003088 <json_input+0x9d4>)
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff f875 	bl	8001f44 <cJSON_GetObjectItem>
 8002e5a:	64f8      	str	r0, [r7, #76]	; 0x4c
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002e5c:	4986      	ldr	r1, [pc, #536]	; (8003078 <json_input+0x9c4>)
 8002e5e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e60:	f7ff f870 	bl	8001f44 <cJSON_GetObjectItem>
 8002e64:	4603      	mov	r3, r0
 8002e66:	4989      	ldr	r1, [pc, #548]	; (800308c <json_input+0x9d8>)
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff f86b 	bl	8001f44 <cJSON_GetObjectItem>
 8002e6e:	64b8      	str	r0, [r7, #72]	; 0x48
				A_IN = s1->valuestring;
 8002e70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	4a86      	ldr	r2, [pc, #536]	; (8003090 <json_input+0x9dc>)
 8002e76:	6013      	str	r3, [r2, #0]
				RANGE_LOW = s2->valuestring;
 8002e78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	4a85      	ldr	r2, [pc, #532]	; (8003094 <json_input+0x9e0>)
 8002e7e:	6013      	str	r3, [r2, #0]
				RANGE_HIGH = s3->valuestring;
 8002e80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	4a84      	ldr	r2, [pc, #528]	; (8003098 <json_input+0x9e4>)
 8002e86:	6013      	str	r3, [r2, #0]
				A_OUT = s4->valuestring;
 8002e88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	4a83      	ldr	r2, [pc, #524]	; (800309c <json_input+0x9e8>)
 8002e8e:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 8002e90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	4a82      	ldr	r2, [pc, #520]	; (80030a0 <json_input+0x9ec>)
 8002e96:	6013      	str	r3, [r2, #0]
				SEND_str("\n");
 8002e98:	4882      	ldr	r0, [pc, #520]	; (80030a4 <json_input+0x9f0>)
 8002e9a:	f7ff f889 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 8002e9e:	4b74      	ldr	r3, [pc, #464]	; (8003070 <json_input+0x9bc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff f884 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002ea8:	487e      	ldr	r0, [pc, #504]	; (80030a4 <json_input+0x9f0>)
 8002eaa:	f7ff f881 	bl	8001fb0 <SEND_str>
				SEND_str(A_IN);
 8002eae:	4b78      	ldr	r3, [pc, #480]	; (8003090 <json_input+0x9dc>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff f87c 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002eb8:	487a      	ldr	r0, [pc, #488]	; (80030a4 <json_input+0x9f0>)
 8002eba:	f7ff f879 	bl	8001fb0 <SEND_str>
				SEND_str(RANGE_LOW);
 8002ebe:	4b75      	ldr	r3, [pc, #468]	; (8003094 <json_input+0x9e0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff f874 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002ec8:	4876      	ldr	r0, [pc, #472]	; (80030a4 <json_input+0x9f0>)
 8002eca:	f7ff f871 	bl	8001fb0 <SEND_str>
				SEND_str(RANGE_HIGH);
 8002ece:	4b72      	ldr	r3, [pc, #456]	; (8003098 <json_input+0x9e4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff f86c 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002ed8:	4872      	ldr	r0, [pc, #456]	; (80030a4 <json_input+0x9f0>)
 8002eda:	f7ff f869 	bl	8001fb0 <SEND_str>
				SEND_str(A_OUT);
 8002ede:	4b6f      	ldr	r3, [pc, #444]	; (800309c <json_input+0x9e8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff f864 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002ee8:	486e      	ldr	r0, [pc, #440]	; (80030a4 <json_input+0x9f0>)
 8002eea:	f7ff f861 	bl	8001fb0 <SEND_str>
				SEND_str(VAR_OUT);
 8002eee:	4b6c      	ldr	r3, [pc, #432]	; (80030a0 <json_input+0x9ec>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff f85c 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8002ef8:	486a      	ldr	r0, [pc, #424]	; (80030a4 <json_input+0x9f0>)
 8002efa:	f7ff f859 	bl	8001fb0 <SEND_str>
				cJSON_Delete(json);
 8002efe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002f00:	f7fe fa3c 	bl	800137c <cJSON_Delete>
				free(stime);
 8002f04:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002f06:	f017 feb3 	bl	801ac70 <free>
				free(sInstruction);
 8002f0a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002f0c:	f017 feb0 	bl	801ac70 <free>
				free(sType);
 8002f10:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002f12:	f017 fead 	bl	801ac70 <free>
				free(s1);
 8002f16:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002f18:	f017 feaa 	bl	801ac70 <free>
				free(s2);
 8002f1c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002f1e:	f017 fea7 	bl	801ac70 <free>
				free(s3);
 8002f22:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002f24:	f017 fea4 	bl	801ac70 <free>
				free(s4);
 8002f28:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002f2a:	f017 fea1 	bl	801ac70 <free>
				free(s5);
 8002f2e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002f30:	f017 fe9e 	bl	801ac70 <free>
}
 8002f34:	e151      	b.n	80031da <json_input+0xb26>
				cJSON_Delete(json);
 8002f36:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002f38:	f7fe fa20 	bl	800137c <cJSON_Delete>
				free(stime);
 8002f3c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002f3e:	f017 fe97 	bl	801ac70 <free>
				free(sInstruction);
 8002f42:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002f44:	f017 fe94 	bl	801ac70 <free>
				free(sType);
 8002f48:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002f4a:	f017 fe91 	bl	801ac70 <free>
}
 8002f4e:	e144      	b.n	80031da <json_input+0xb26>
		else if(strcmp(INSTRUCTION, "SET_PERIPHERALS") == 0)
 8002f50:	4b55      	ldr	r3, [pc, #340]	; (80030a8 <json_input+0x9f4>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4955      	ldr	r1, [pc, #340]	; (80030ac <json_input+0x9f8>)
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd f93a 	bl	80001d0 <strcmp>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f040 812e 	bne.w	80031c0 <json_input+0xb0c>
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 8002f64:	4944      	ldr	r1, [pc, #272]	; (8003078 <json_input+0x9c4>)
 8002f66:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002f68:	f7fe ffec 	bl	8001f44 <cJSON_GetObjectItem>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	4950      	ldr	r1, [pc, #320]	; (80030b0 <json_input+0x9fc>)
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fe ffe7 	bl	8001f44 <cJSON_GetObjectItem>
 8002f76:	66f8      	str	r0, [r7, #108]	; 0x6c
			TYPE = sType->valuestring;
 8002f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	4a3c      	ldr	r2, [pc, #240]	; (8003070 <json_input+0x9bc>)
 8002f7e:	6013      	str	r3, [r2, #0]
			if(strcmp(TYPE, "DIGITAL") == 0)
 8002f80:	4b3b      	ldr	r3, [pc, #236]	; (8003070 <json_input+0x9bc>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	494b      	ldr	r1, [pc, #300]	; (80030b4 <json_input+0xa00>)
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fd f922 	bl	80001d0 <strcmp>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d14b      	bne.n	800302a <json_input+0x976>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 8002f92:	4939      	ldr	r1, [pc, #228]	; (8003078 <json_input+0x9c4>)
 8002f94:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002f96:	f7fe ffd5 	bl	8001f44 <cJSON_GetObjectItem>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	4946      	ldr	r1, [pc, #280]	; (80030b8 <json_input+0xa04>)
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe ffd0 	bl	8001f44 <cJSON_GetObjectItem>
 8002fa4:	6638      	str	r0, [r7, #96]	; 0x60
				DigitalParamMass = s1->valuestring;
 8002fa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	4a44      	ldr	r2, [pc, #272]	; (80030bc <json_input+0xa08>)
 8002fac:	6013      	str	r3, [r2, #0]
				test = parseValue(DigitalParamMass);
 8002fae:	4b43      	ldr	r3, [pc, #268]	; (80030bc <json_input+0xa08>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff fb50 	bl	8002658 <parseValue>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	4a41      	ldr	r2, [pc, #260]	; (80030c0 <json_input+0xa0c>)
 8002fbc:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 8; i++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002fc4:	e012      	b.n	8002fec <json_input+0x938>
					Status_DIN[i] = (test[i] - 0x30);
 8002fc6:	4b3e      	ldr	r3, [pc, #248]	; (80030c0 <json_input+0xa0c>)
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002fce:	4413      	add	r3, r2
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	3b30      	subs	r3, #48	; 0x30
 8002fd4:	b2d9      	uxtb	r1, r3
 8002fd6:	4a3b      	ldr	r2, [pc, #236]	; (80030c4 <json_input+0xa10>)
 8002fd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002fdc:	4413      	add	r3, r2
 8002fde:	460a      	mov	r2, r1
 8002fe0:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8002fe2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002fec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ff0:	2b07      	cmp	r3, #7
 8002ff2:	dde8      	ble.n	8002fc6 <json_input+0x912>
				SEND_str("\n");
 8002ff4:	482b      	ldr	r0, [pc, #172]	; (80030a4 <json_input+0x9f0>)
 8002ff6:	f7fe ffdb 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 8002ffa:	4b1d      	ldr	r3, [pc, #116]	; (8003070 <json_input+0x9bc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fe ffd6 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 8003004:	4827      	ldr	r0, [pc, #156]	; (80030a4 <json_input+0x9f0>)
 8003006:	f7fe ffd3 	bl	8001fb0 <SEND_str>
				cJSON_Delete(json);
 800300a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800300c:	f7fe f9b6 	bl	800137c <cJSON_Delete>
				free(stime);
 8003010:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8003012:	f017 fe2d 	bl	801ac70 <free>
				free(sInstruction);
 8003016:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003018:	f017 fe2a 	bl	801ac70 <free>
				free(sType);
 800301c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800301e:	f017 fe27 	bl	801ac70 <free>
				free(s1);
 8003022:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003024:	f017 fe24 	bl	801ac70 <free>
}
 8003028:	e0d7      	b.n	80031da <json_input+0xb26>
			else if(strcmp(TYPE, "ANALOG") == 0)
 800302a:	4b11      	ldr	r3, [pc, #68]	; (8003070 <json_input+0x9bc>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4926      	ldr	r1, [pc, #152]	; (80030c8 <json_input+0xa14>)
 8003030:	4618      	mov	r0, r3
 8003032:	f7fd f8cd 	bl	80001d0 <strcmp>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d17b      	bne.n	8003134 <json_input+0xa80>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 800303c:	490e      	ldr	r1, [pc, #56]	; (8003078 <json_input+0x9c4>)
 800303e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003040:	f7fe ff80 	bl	8001f44 <cJSON_GetObjectItem>
 8003044:	4603      	mov	r3, r0
 8003046:	491c      	ldr	r1, [pc, #112]	; (80030b8 <json_input+0xa04>)
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe ff7b 	bl	8001f44 <cJSON_GetObjectItem>
 800304e:	6678      	str	r0, [r7, #100]	; 0x64
				AnalogParamMass = s1->valuestring;
 8003050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	4a1d      	ldr	r2, [pc, #116]	; (80030cc <json_input+0xa18>)
 8003056:	6013      	str	r3, [r2, #0]
				test = parseValue(AnalogParamMass);
 8003058:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <json_input+0xa18>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff fafb 	bl	8002658 <parseValue>
 8003062:	4603      	mov	r3, r0
 8003064:	4a16      	ldr	r2, [pc, #88]	; (80030c0 <json_input+0xa0c>)
 8003066:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 8; i++)
 8003068:	2300      	movs	r3, #0
 800306a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800306e:	e042      	b.n	80030f6 <json_input+0xa42>
 8003070:	20000a2c 	.word	0x20000a2c
 8003074:	08020ab4 	.word	0x08020ab4
 8003078:	080209d0 	.word	0x080209d0
 800307c:	08020a20 	.word	0x08020a20
 8003080:	08020a28 	.word	0x08020a28
 8003084:	08020a34 	.word	0x08020a34
 8003088:	08020ac0 	.word	0x08020ac0
 800308c:	08020a04 	.word	0x08020a04
 8003090:	20000a80 	.word	0x20000a80
 8003094:	20000a50 	.word	0x20000a50
 8003098:	20000a70 	.word	0x20000a70
 800309c:	20000a68 	.word	0x20000a68
 80030a0:	20000a4c 	.word	0x20000a4c
 80030a4:	08020a0c 	.word	0x08020a0c
 80030a8:	20000a84 	.word	0x20000a84
 80030ac:	08020ac8 	.word	0x08020ac8
 80030b0:	080209d8 	.word	0x080209d8
 80030b4:	08020ad8 	.word	0x08020ad8
 80030b8:	08020ae0 	.word	0x08020ae0
 80030bc:	20000a30 	.word	0x20000a30
 80030c0:	200013b4 	.word	0x200013b4
 80030c4:	2000036c 	.word	0x2000036c
 80030c8:	08020ae4 	.word	0x08020ae4
 80030cc:	20000a5c 	.word	0x20000a5c
					Status_AIN[i] = (test[i] - 0x30);
 80030d0:	4b45      	ldr	r3, [pc, #276]	; (80031e8 <json_input+0xb34>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80030d8:	4413      	add	r3, r2
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	3b30      	subs	r3, #48	; 0x30
 80030de:	b2d9      	uxtb	r1, r3
 80030e0:	4a42      	ldr	r2, [pc, #264]	; (80031ec <json_input+0xb38>)
 80030e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80030e6:	4413      	add	r3, r2
 80030e8:	460a      	mov	r2, r1
 80030ea:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 80030ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80030f0:	3301      	adds	r3, #1
 80030f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80030fa:	2b07      	cmp	r3, #7
 80030fc:	dde8      	ble.n	80030d0 <json_input+0xa1c>
				SEND_str("\n");
 80030fe:	483c      	ldr	r0, [pc, #240]	; (80031f0 <json_input+0xb3c>)
 8003100:	f7fe ff56 	bl	8001fb0 <SEND_str>
				SEND_str(TYPE);
 8003104:	4b3b      	ldr	r3, [pc, #236]	; (80031f4 <json_input+0xb40>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7fe ff51 	bl	8001fb0 <SEND_str>
				SEND_str("\n");
 800310e:	4838      	ldr	r0, [pc, #224]	; (80031f0 <json_input+0xb3c>)
 8003110:	f7fe ff4e 	bl	8001fb0 <SEND_str>
				cJSON_Delete(json);
 8003114:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003116:	f7fe f931 	bl	800137c <cJSON_Delete>
				free(stime);
 800311a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800311c:	f017 fda8 	bl	801ac70 <free>
				free(sInstruction);
 8003120:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003122:	f017 fda5 	bl	801ac70 <free>
				free(sType);
 8003126:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003128:	f017 fda2 	bl	801ac70 <free>
				free(s1);
 800312c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800312e:	f017 fd9f 	bl	801ac70 <free>
}
 8003132:	e052      	b.n	80031da <json_input+0xb26>
			else if(strcmp(TYPE, "OCD") == 0)
 8003134:	4b2f      	ldr	r3, [pc, #188]	; (80031f4 <json_input+0xb40>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	492f      	ldr	r1, [pc, #188]	; (80031f8 <json_input+0xb44>)
 800313a:	4618      	mov	r0, r3
 800313c:	f7fd f848 	bl	80001d0 <strcmp>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d149      	bne.n	80031da <json_input+0xb26>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 8003146:	492d      	ldr	r1, [pc, #180]	; (80031fc <json_input+0xb48>)
 8003148:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800314a:	f7fe fefb 	bl	8001f44 <cJSON_GetObjectItem>
 800314e:	4603      	mov	r3, r0
 8003150:	492b      	ldr	r1, [pc, #172]	; (8003200 <json_input+0xb4c>)
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe fef6 	bl	8001f44 <cJSON_GetObjectItem>
 8003158:	66b8      	str	r0, [r7, #104]	; 0x68
				OpenCollectorDrainParamMass = s1->valuestring;
 800315a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	4a29      	ldr	r2, [pc, #164]	; (8003204 <json_input+0xb50>)
 8003160:	6013      	str	r3, [r2, #0]
				test = parseValue(OpenCollectorDrainParamMass);
 8003162:	4b28      	ldr	r3, [pc, #160]	; (8003204 <json_input+0xb50>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fa76 	bl	8002658 <parseValue>
 800316c:	4603      	mov	r3, r0
 800316e:	4a1e      	ldr	r2, [pc, #120]	; (80031e8 <json_input+0xb34>)
 8003170:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 8; i++)
 8003172:	2300      	movs	r3, #0
 8003174:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003176:	e00e      	b.n	8003196 <json_input+0xae2>
					Status_OCD[i] = (test[i] - 0x30);
 8003178:	4b1b      	ldr	r3, [pc, #108]	; (80031e8 <json_input+0xb34>)
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800317e:	4413      	add	r3, r2
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	3b30      	subs	r3, #48	; 0x30
 8003184:	b2d9      	uxtb	r1, r3
 8003186:	4a20      	ldr	r2, [pc, #128]	; (8003208 <json_input+0xb54>)
 8003188:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800318a:	4413      	add	r3, r2
 800318c:	460a      	mov	r2, r1
 800318e:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8003190:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003192:	3301      	adds	r3, #1
 8003194:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003196:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003198:	2b07      	cmp	r3, #7
 800319a:	dded      	ble.n	8003178 <json_input+0xac4>
				ReWriteOCD();
 800319c:	f001 fad4 	bl	8004748 <ReWriteOCD>
				cJSON_Delete(json);
 80031a0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80031a2:	f7fe f8eb 	bl	800137c <cJSON_Delete>
				free(stime);
 80031a6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80031a8:	f017 fd62 	bl	801ac70 <free>
				free(sInstruction);
 80031ac:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80031ae:	f017 fd5f 	bl	801ac70 <free>
				free(sType);
 80031b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80031b4:	f017 fd5c 	bl	801ac70 <free>
				free(s1);
 80031b8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80031ba:	f017 fd59 	bl	801ac70 <free>
}
 80031be:	e00c      	b.n	80031da <json_input+0xb26>
			free(stime);
 80031c0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80031c2:	f017 fd55 	bl	801ac70 <free>
			free(sInstruction);
 80031c6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80031c8:	f017 fd52 	bl	801ac70 <free>
}
 80031cc:	e005      	b.n	80031da <json_input+0xb26>
		cJSON_Delete(json);
 80031ce:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80031d0:	f7fe f8d4 	bl	800137c <cJSON_Delete>
		free(stime);
 80031d4:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80031d6:	f017 fd4b 	bl	801ac70 <free>
}
 80031da:	bf00      	nop
 80031dc:	378c      	adds	r7, #140	; 0x8c
 80031de:	46bd      	mov	sp, r7
 80031e0:	ecbd 8b04 	vpop	{d8-d9}
 80031e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031e6:	bf00      	nop
 80031e8:	200013b4 	.word	0x200013b4
 80031ec:	20000364 	.word	0x20000364
 80031f0:	08020a0c 	.word	0x08020a0c
 80031f4:	20000a2c 	.word	0x20000a2c
 80031f8:	08020aec 	.word	0x08020aec
 80031fc:	080209d0 	.word	0x080209d0
 8003200:	08020ae0 	.word	0x08020ae0
 8003204:	20000a94 	.word	0x20000a94
 8003208:	20000374 	.word	0x20000374

0800320c <CheckReWriteDiDo>:
uint16_t OCD_Pin[8] = {O0_Pin, O1_Pin, O2_Pin, O3_Pin, O4_Pin, O5_Pin, O6_Pin, O7_Pin};

//       
//	*( 1 == 0  3 = 1)     
void CheckReWriteDiDo(void)
{
 800320c:	b590      	push	{r4, r7, lr}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
	for(int i = 0; i < 8; i++)
 8003212:	2300      	movs	r3, #0
 8003214:	607b      	str	r3, [r7, #4]
 8003216:	e0a8      	b.n	800336a <CheckReWriteDiDo+0x15e>
	{
		if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) != DiDo[i].VAR_IN)
 8003218:	4958      	ldr	r1, [pc, #352]	; (800337c <CheckReWriteDiDo+0x170>)
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	4413      	add	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	4954      	ldr	r1, [pc, #336]	; (800337c <CheckReWriteDiDo+0x170>)
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	3306      	adds	r3, #6
 8003238:	881b      	ldrh	r3, [r3, #0]
 800323a:	4619      	mov	r1, r3
 800323c:	f008 fbac 	bl	800b998 <HAL_GPIO_ReadPin>
 8003240:	4603      	mov	r3, r0
 8003242:	4618      	mov	r0, r3
 8003244:	494d      	ldr	r1, [pc, #308]	; (800337c <CheckReWriteDiDo+0x170>)
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	440b      	add	r3, r1
 8003252:	3304      	adds	r3, #4
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	4298      	cmp	r0, r3
 8003258:	d02c      	beq.n	80032b4 <CheckReWriteDiDo+0xa8>
		{
			Status_OCD[i] = DiDo[i].VAR_OUT;
 800325a:	4948      	ldr	r1, [pc, #288]	; (800337c <CheckReWriteDiDo+0x170>)
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	330c      	adds	r3, #12
 800326a:	7819      	ldrb	r1, [r3, #0]
 800326c:	4a44      	ldr	r2, [pc, #272]	; (8003380 <CheckReWriteDiDo+0x174>)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4413      	add	r3, r2
 8003272:	460a      	mov	r2, r1
 8003274:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, DiDo[i].VAR_OUT);
 8003276:	4941      	ldr	r1, [pc, #260]	; (800337c <CheckReWriteDiDo+0x170>)
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	3308      	adds	r3, #8
 8003286:	6818      	ldr	r0, [r3, #0]
 8003288:	493c      	ldr	r1, [pc, #240]	; (800337c <CheckReWriteDiDo+0x170>)
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	440b      	add	r3, r1
 8003296:	330e      	adds	r3, #14
 8003298:	8819      	ldrh	r1, [r3, #0]
 800329a:	4c38      	ldr	r4, [pc, #224]	; (800337c <CheckReWriteDiDo+0x170>)
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4423      	add	r3, r4
 80032a8:	330c      	adds	r3, #12
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	461a      	mov	r2, r3
 80032ae:	f008 fb8b 	bl	800b9c8 <HAL_GPIO_WritePin>
 80032b2:	e057      	b.n	8003364 <CheckReWriteDiDo+0x158>
		}
		else if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) == DiDo[i].VAR_IN)
 80032b4:	4931      	ldr	r1, [pc, #196]	; (800337c <CheckReWriteDiDo+0x170>)
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	492d      	ldr	r1, [pc, #180]	; (800337c <CheckReWriteDiDo+0x170>)
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	3306      	adds	r3, #6
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	4619      	mov	r1, r3
 80032d8:	f008 fb5e 	bl	800b998 <HAL_GPIO_ReadPin>
 80032dc:	4603      	mov	r3, r0
 80032de:	4618      	mov	r0, r3
 80032e0:	4926      	ldr	r1, [pc, #152]	; (800337c <CheckReWriteDiDo+0x170>)
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	3304      	adds	r3, #4
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	4298      	cmp	r0, r3
 80032f4:	d136      	bne.n	8003364 <CheckReWriteDiDo+0x158>
		{
			Status_OCD[i] = !DiDo[i].VAR_OUT;
 80032f6:	4921      	ldr	r1, [pc, #132]	; (800337c <CheckReWriteDiDo+0x170>)
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	330c      	adds	r3, #12
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	bf0c      	ite	eq
 800330c:	2301      	moveq	r3, #1
 800330e:	2300      	movne	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	4619      	mov	r1, r3
 8003314:	4a1a      	ldr	r2, [pc, #104]	; (8003380 <CheckReWriteDiDo+0x174>)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4413      	add	r3, r2
 800331a:	460a      	mov	r2, r1
 800331c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, !DiDo[i].VAR_OUT);
 800331e:	4917      	ldr	r1, [pc, #92]	; (800337c <CheckReWriteDiDo+0x170>)
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3308      	adds	r3, #8
 800332e:	6818      	ldr	r0, [r3, #0]
 8003330:	4912      	ldr	r1, [pc, #72]	; (800337c <CheckReWriteDiDo+0x170>)
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4413      	add	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	330e      	adds	r3, #14
 8003340:	8819      	ldrh	r1, [r3, #0]
 8003342:	4c0e      	ldr	r4, [pc, #56]	; (800337c <CheckReWriteDiDo+0x170>)
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4423      	add	r3, r4
 8003350:	330c      	adds	r3, #12
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	bf0c      	ite	eq
 8003358:	2301      	moveq	r3, #1
 800335a:	2300      	movne	r3, #0
 800335c:	b2db      	uxtb	r3, r3
 800335e:	461a      	mov	r2, r3
 8003360:	f008 fb32 	bl	800b9c8 <HAL_GPIO_WritePin>
	for(int i = 0; i < 8; i++)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3301      	adds	r3, #1
 8003368:	607b      	str	r3, [r7, #4]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b07      	cmp	r3, #7
 800336e:	f77f af53 	ble.w	8003218 <CheckReWriteDiDo+0xc>
		}
	}
}
 8003372:	bf00      	nop
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bd90      	pop	{r4, r7, pc}
 800337c:	20000988 	.word	0x20000988
 8003380:	20000374 	.word	0x20000374

08003384 <CheckReWriteVAiDo>:
//       
void CheckReWriteVAiDo(void)
{
 8003384:	b590      	push	{r4, r7, lr}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
	for(int i = 0; i < 4; i++)
 800338a:	2300      	movs	r3, #0
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	e07b      	b.n	8003488 <CheckReWriteVAiDo+0x104>
	{
		for(int j = 0; j < 8; j++)
 8003390:	2300      	movs	r3, #0
 8003392:	603b      	str	r3, [r7, #0]
 8003394:	e072      	b.n	800347c <CheckReWriteVAiDo+0xf8>
		{
			if(VAiDo[i].OCD_Pin == OCD_Pin[j])
 8003396:	4940      	ldr	r1, [pc, #256]	; (8003498 <CheckReWriteVAiDo+0x114>)
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	440b      	add	r3, r1
 80033a4:	331e      	adds	r3, #30
 80033a6:	881a      	ldrh	r2, [r3, #0]
 80033a8:	493c      	ldr	r1, [pc, #240]	; (800349c <CheckReWriteVAiDo+0x118>)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d160      	bne.n	8003476 <CheckReWriteVAiDo+0xf2>
			{
				if((adcValue[i] >= VAiDo[i].RANGE_LOW) && (VAiDo[i].RANGE_HIGH >= adcValue[i]))
 80033b4:	4a3a      	ldr	r2, [pc, #232]	; (80034a0 <CheckReWriteVAiDo+0x11c>)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	4413      	add	r3, r2
 80033bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033c0:	4c35      	ldr	r4, [pc, #212]	; (8003498 <CheckReWriteVAiDo+0x114>)
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	4423      	add	r3, r4
 80033ce:	3308      	adds	r3, #8
 80033d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d4:	f7fd fba6 	bl	8000b24 <__aeabi_dcmpge>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d030      	beq.n	8003440 <CheckReWriteVAiDo+0xbc>
 80033de:	492e      	ldr	r1, [pc, #184]	; (8003498 <CheckReWriteVAiDo+0x114>)
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	00db      	lsls	r3, r3, #3
 80033ea:	440b      	add	r3, r1
 80033ec:	3310      	adds	r3, #16
 80033ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033f2:	4a2b      	ldr	r2, [pc, #172]	; (80034a0 <CheckReWriteVAiDo+0x11c>)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	4413      	add	r3, r2
 80033fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fe:	f7fd fb91 	bl	8000b24 <__aeabi_dcmpge>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d01b      	beq.n	8003440 <CheckReWriteVAiDo+0xbc>
				{
					Status_OCD[j] = 1;
 8003408:	4a26      	ldr	r2, [pc, #152]	; (80034a4 <CheckReWriteVAiDo+0x120>)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	4413      	add	r3, r2
 800340e:	2201      	movs	r2, #1
 8003410:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, SET);
 8003412:	4921      	ldr	r1, [pc, #132]	; (8003498 <CheckReWriteVAiDo+0x114>)
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	440b      	add	r3, r1
 8003420:	3318      	adds	r3, #24
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	491c      	ldr	r1, [pc, #112]	; (8003498 <CheckReWriteVAiDo+0x114>)
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	440b      	add	r3, r1
 8003432:	331e      	adds	r3, #30
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	2201      	movs	r2, #1
 8003438:	4619      	mov	r1, r3
 800343a:	f008 fac5 	bl	800b9c8 <HAL_GPIO_WritePin>
 800343e:	e01a      	b.n	8003476 <CheckReWriteVAiDo+0xf2>
				}
				else
				{
					Status_OCD[j] = 0;
 8003440:	4a18      	ldr	r2, [pc, #96]	; (80034a4 <CheckReWriteVAiDo+0x120>)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	4413      	add	r3, r2
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, RESET);
 800344a:	4913      	ldr	r1, [pc, #76]	; (8003498 <CheckReWriteVAiDo+0x114>)
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	4413      	add	r3, r2
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	440b      	add	r3, r1
 8003458:	3318      	adds	r3, #24
 800345a:	6818      	ldr	r0, [r3, #0]
 800345c:	490e      	ldr	r1, [pc, #56]	; (8003498 <CheckReWriteVAiDo+0x114>)
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	440b      	add	r3, r1
 800346a:	331e      	adds	r3, #30
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	4619      	mov	r1, r3
 8003472:	f008 faa9 	bl	800b9c8 <HAL_GPIO_WritePin>
		for(int j = 0; j < 8; j++)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	3301      	adds	r3, #1
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2b07      	cmp	r3, #7
 8003480:	dd89      	ble.n	8003396 <CheckReWriteVAiDo+0x12>
	for(int i = 0; i < 4; i++)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	3301      	adds	r3, #1
 8003486:	607b      	str	r3, [r7, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b03      	cmp	r3, #3
 800348c:	dd80      	ble.n	8003390 <CheckReWriteVAiDo+0xc>
				}
			}
		}
	}
}
 800348e:	bf00      	nop
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	bd90      	pop	{r4, r7, pc}
 8003498:	200008e8 	.word	0x200008e8
 800349c:	20000048 	.word	0x20000048
 80034a0:	20000300 	.word	0x20000300
 80034a4:	20000374 	.word	0x20000374

080034a8 <CheckReWriteTSiDo>:
//       
void CheckReWriteTSiDo(void)
{
 80034a8:	b5b0      	push	{r4, r5, r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af02      	add	r7, sp, #8
	if(OneWire_Test_Flag_Init)
 80034ae:	4b82      	ldr	r3, [pc, #520]	; (80036b8 <CheckReWriteTSiDo+0x210>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d012      	beq.n	80034dc <CheckReWriteTSiDo+0x34>
	{
		OneWire_Test_Flag_Init = false;
 80034b6:	4b80      	ldr	r3, [pc, #512]	; (80036b8 <CheckReWriteTSiDo+0x210>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	701a      	strb	r2, [r3, #0]
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 80034bc:	2301      	movs	r3, #1
 80034be:	71fb      	strb	r3, [r7, #7]
 80034c0:	e007      	b.n	80034d2 <CheckReWriteTSiDo+0x2a>
    	{
    		sensors_MeasureTemperCmd(NO_SKIP_ROM, i);
 80034c2:	79fb      	ldrb	r3, [r7, #7]
 80034c4:	4619      	mov	r1, r3
 80034c6:	2001      	movs	r0, #1
 80034c8:	f001 fe94 	bl	80051f4 <sensors_MeasureTemperCmd>
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 80034cc:	79fb      	ldrb	r3, [r7, #7]
 80034ce:	3301      	adds	r3, #1
 80034d0:	71fb      	strb	r3, [r7, #7]
 80034d2:	4b7a      	ldr	r3, [pc, #488]	; (80036bc <CheckReWriteTSiDo+0x214>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	79fa      	ldrb	r2, [r7, #7]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d9f2      	bls.n	80034c2 <CheckReWriteTSiDo+0x1a>
    	}
	}
	if(OneWire_Test_Flag_Read)
 80034dc:	4b78      	ldr	r3, [pc, #480]	; (80036c0 <CheckReWriteTSiDo+0x218>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 80e4 	beq.w	80036ae <CheckReWriteTSiDo+0x206>
	{
		OneWire_Test_Flag_Read = false;
 80034e6:	4b76      	ldr	r3, [pc, #472]	; (80036c0 <CheckReWriteTSiDo+0x218>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	701a      	strb	r2, [r3, #0]
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 80034ec:	2301      	movs	r3, #1
 80034ee:	71bb      	strb	r3, [r7, #6]
 80034f0:	e0d7      	b.n	80036a2 <CheckReWriteTSiDo+0x1fa>
    	{
    		for(uint8_t j = 0; j < 8; j++)
 80034f2:	2300      	movs	r3, #0
 80034f4:	717b      	strb	r3, [r7, #5]
 80034f6:	e0cd      	b.n	8003694 <CheckReWriteTSiDo+0x1ec>
    		{
    			if(TSiDo[i-1].OCD_Pin == OCD_Pin[j])
 80034f8:	79bb      	ldrb	r3, [r7, #6]
 80034fa:	1e5a      	subs	r2, r3, #1
 80034fc:	4971      	ldr	r1, [pc, #452]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 80034fe:	4613      	mov	r3, r2
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	1a9b      	subs	r3, r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	440b      	add	r3, r1
 8003508:	332e      	adds	r3, #46	; 0x2e
 800350a:	881a      	ldrh	r2, [r3, #0]
 800350c:	797b      	ldrb	r3, [r7, #5]
 800350e:	496e      	ldr	r1, [pc, #440]	; (80036c8 <CheckReWriteTSiDo+0x220>)
 8003510:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003514:	429a      	cmp	r2, r3
 8003516:	f040 80ba 	bne.w	800368e <CheckReWriteTSiDo+0x1e6>
    			{
    				sensors_ReadStratcpad(NO_SKIP_ROM, dt, i);
 800351a:	79bb      	ldrb	r3, [r7, #6]
 800351c:	461a      	mov	r2, r3
 800351e:	496b      	ldr	r1, [pc, #428]	; (80036cc <CheckReWriteTSiDo+0x224>)
 8003520:	2001      	movs	r0, #1
 8003522:	f001 fe9b 	bl	800525c <sensors_ReadStratcpad>
    				raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8003526:	4b69      	ldr	r3, [pc, #420]	; (80036cc <CheckReWriteTSiDo+0x224>)
 8003528:	785b      	ldrb	r3, [r3, #1]
 800352a:	021b      	lsls	r3, r3, #8
 800352c:	b21a      	sxth	r2, r3
 800352e:	4b67      	ldr	r3, [pc, #412]	; (80036cc <CheckReWriteTSiDo+0x224>)
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	b21b      	sxth	r3, r3
 8003534:	4313      	orrs	r3, r2
 8003536:	b21b      	sxth	r3, r3
 8003538:	b29a      	uxth	r2, r3
 800353a:	4b65      	ldr	r3, [pc, #404]	; (80036d0 <CheckReWriteTSiDo+0x228>)
 800353c:	801a      	strh	r2, [r3, #0]
    				if(sensors_GetSign(raw_temper))
 800353e:	4b64      	ldr	r3, [pc, #400]	; (80036d0 <CheckReWriteTSiDo+0x228>)
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f001 fecc 	bl	80052e0 <sensors_GetSign>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <CheckReWriteTSiDo+0xae>
    					c='-';
 800354e:	4b61      	ldr	r3, [pc, #388]	; (80036d4 <CheckReWriteTSiDo+0x22c>)
 8003550:	222d      	movs	r2, #45	; 0x2d
 8003552:	701a      	strb	r2, [r3, #0]
 8003554:	e002      	b.n	800355c <CheckReWriteTSiDo+0xb4>
    				else
    					c='+';
 8003556:	4b5f      	ldr	r3, [pc, #380]	; (80036d4 <CheckReWriteTSiDo+0x22c>)
 8003558:	222b      	movs	r2, #43	; 0x2b
 800355a:	701a      	strb	r2, [r3, #0]
    				temper = sensors_Convert(raw_temper);
 800355c:	4b5c      	ldr	r3, [pc, #368]	; (80036d0 <CheckReWriteTSiDo+0x228>)
 800355e:	881b      	ldrh	r3, [r3, #0]
 8003560:	4618      	mov	r0, r3
 8003562:	f001 fed0 	bl	8005306 <sensors_Convert>
 8003566:	eef0 7a40 	vmov.f32	s15, s0
 800356a:	4b5b      	ldr	r3, [pc, #364]	; (80036d8 <CheckReWriteTSiDo+0x230>)
 800356c:	edc3 7a00 	vstr	s15, [r3]
    				sprintf(sign_temper, "%c%.2f", c, temper);
 8003570:	4b58      	ldr	r3, [pc, #352]	; (80036d4 <CheckReWriteTSiDo+0x22c>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	461c      	mov	r4, r3
 8003576:	4b58      	ldr	r3, [pc, #352]	; (80036d8 <CheckReWriteTSiDo+0x230>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7fc fff4 	bl	8000568 <__aeabi_f2d>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	e9cd 2300 	strd	r2, r3, [sp]
 8003588:	4622      	mov	r2, r4
 800358a:	4954      	ldr	r1, [pc, #336]	; (80036dc <CheckReWriteTSiDo+0x234>)
 800358c:	4854      	ldr	r0, [pc, #336]	; (80036e0 <CheckReWriteTSiDo+0x238>)
 800358e:	f018 f965 	bl	801b85c <siprintf>
    				temper = atof(sign_temper);
 8003592:	4853      	ldr	r0, [pc, #332]	; (80036e0 <CheckReWriteTSiDo+0x238>)
 8003594:	f017 fb38 	bl	801ac08 <atof>
 8003598:	ec53 2b10 	vmov	r2, r3, d0
 800359c:	4610      	mov	r0, r2
 800359e:	4619      	mov	r1, r3
 80035a0:	f7fd fb32 	bl	8000c08 <__aeabi_d2f>
 80035a4:	4603      	mov	r3, r0
 80035a6:	4a4c      	ldr	r2, [pc, #304]	; (80036d8 <CheckReWriteTSiDo+0x230>)
 80035a8:	6013      	str	r3, [r2, #0]
    				//--------------------from debug--------------------------
    				HAL_UART_Transmit(&huart3, (uint8_t*)sign_temper, strlen(sign_temper), 0x1000);
 80035aa:	484d      	ldr	r0, [pc, #308]	; (80036e0 <CheckReWriteTSiDo+0x238>)
 80035ac:	f7fc fe1a 	bl	80001e4 <strlen>
 80035b0:	4603      	mov	r3, r0
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035b8:	4949      	ldr	r1, [pc, #292]	; (80036e0 <CheckReWriteTSiDo+0x238>)
 80035ba:	484a      	ldr	r0, [pc, #296]	; (80036e4 <CheckReWriteTSiDo+0x23c>)
 80035bc:	f00a fe23 	bl	800e206 <HAL_UART_Transmit>
    				//--------------------------------------------------------
					if((temper >= TSiDo[i-1].RANGE_TEMP_LOW) && (TSiDo[i-1].RANGE_TEMP_HIGH >= temper))
 80035c0:	4b45      	ldr	r3, [pc, #276]	; (80036d8 <CheckReWriteTSiDo+0x230>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7fc ffcf 	bl	8000568 <__aeabi_f2d>
 80035ca:	79bb      	ldrb	r3, [r7, #6]
 80035cc:	1e5a      	subs	r2, r3, #1
 80035ce:	4c3d      	ldr	r4, [pc, #244]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 80035d0:	4613      	mov	r3, r2
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	4423      	add	r3, r4
 80035da:	3318      	adds	r3, #24
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f7fd faa0 	bl	8000b24 <__aeabi_dcmpge>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d035      	beq.n	8003656 <CheckReWriteTSiDo+0x1ae>
 80035ea:	79bb      	ldrb	r3, [r7, #6]
 80035ec:	1e5a      	subs	r2, r3, #1
 80035ee:	4935      	ldr	r1, [pc, #212]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 80035f0:	4613      	mov	r3, r2
 80035f2:	00db      	lsls	r3, r3, #3
 80035f4:	1a9b      	subs	r3, r3, r2
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	440b      	add	r3, r1
 80035fa:	3320      	adds	r3, #32
 80035fc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003600:	4b35      	ldr	r3, [pc, #212]	; (80036d8 <CheckReWriteTSiDo+0x230>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f7fc ffaf 	bl	8000568 <__aeabi_f2d>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4620      	mov	r0, r4
 8003610:	4629      	mov	r1, r5
 8003612:	f7fd fa87 	bl	8000b24 <__aeabi_dcmpge>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d01c      	beq.n	8003656 <CheckReWriteTSiDo+0x1ae>
					{
						Status_OCD[j] = 1;
 800361c:	797b      	ldrb	r3, [r7, #5]
 800361e:	4a32      	ldr	r2, [pc, #200]	; (80036e8 <CheckReWriteTSiDo+0x240>)
 8003620:	2101      	movs	r1, #1
 8003622:	54d1      	strb	r1, [r2, r3]
						HAL_GPIO_WritePin(TSiDo[i-1].D_OUT, TSiDo[i-1].OCD_Pin, SET);
 8003624:	79bb      	ldrb	r3, [r7, #6]
 8003626:	1e5a      	subs	r2, r3, #1
 8003628:	4926      	ldr	r1, [pc, #152]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 800362a:	4613      	mov	r3, r2
 800362c:	00db      	lsls	r3, r3, #3
 800362e:	1a9b      	subs	r3, r3, r2
 8003630:	00db      	lsls	r3, r3, #3
 8003632:	440b      	add	r3, r1
 8003634:	3328      	adds	r3, #40	; 0x28
 8003636:	6818      	ldr	r0, [r3, #0]
 8003638:	79bb      	ldrb	r3, [r7, #6]
 800363a:	1e5a      	subs	r2, r3, #1
 800363c:	4921      	ldr	r1, [pc, #132]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 800363e:	4613      	mov	r3, r2
 8003640:	00db      	lsls	r3, r3, #3
 8003642:	1a9b      	subs	r3, r3, r2
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	440b      	add	r3, r1
 8003648:	332e      	adds	r3, #46	; 0x2e
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	2201      	movs	r2, #1
 800364e:	4619      	mov	r1, r3
 8003650:	f008 f9ba 	bl	800b9c8 <HAL_GPIO_WritePin>
 8003654:	e01b      	b.n	800368e <CheckReWriteTSiDo+0x1e6>
					}
					else
					{
						Status_OCD[j] = 0;
 8003656:	797b      	ldrb	r3, [r7, #5]
 8003658:	4a23      	ldr	r2, [pc, #140]	; (80036e8 <CheckReWriteTSiDo+0x240>)
 800365a:	2100      	movs	r1, #0
 800365c:	54d1      	strb	r1, [r2, r3]
						HAL_GPIO_WritePin(TSiDo[i-1].D_OUT, TSiDo[i-1].OCD_Pin, RESET);
 800365e:	79bb      	ldrb	r3, [r7, #6]
 8003660:	1e5a      	subs	r2, r3, #1
 8003662:	4918      	ldr	r1, [pc, #96]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 8003664:	4613      	mov	r3, r2
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	1a9b      	subs	r3, r3, r2
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	440b      	add	r3, r1
 800366e:	3328      	adds	r3, #40	; 0x28
 8003670:	6818      	ldr	r0, [r3, #0]
 8003672:	79bb      	ldrb	r3, [r7, #6]
 8003674:	1e5a      	subs	r2, r3, #1
 8003676:	4913      	ldr	r1, [pc, #76]	; (80036c4 <CheckReWriteTSiDo+0x21c>)
 8003678:	4613      	mov	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	1a9b      	subs	r3, r3, r2
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	440b      	add	r3, r1
 8003682:	332e      	adds	r3, #46	; 0x2e
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	2200      	movs	r2, #0
 8003688:	4619      	mov	r1, r3
 800368a:	f008 f99d 	bl	800b9c8 <HAL_GPIO_WritePin>
    		for(uint8_t j = 0; j < 8; j++)
 800368e:	797b      	ldrb	r3, [r7, #5]
 8003690:	3301      	adds	r3, #1
 8003692:	717b      	strb	r3, [r7, #5]
 8003694:	797b      	ldrb	r3, [r7, #5]
 8003696:	2b07      	cmp	r3, #7
 8003698:	f67f af2e 	bls.w	80034f8 <CheckReWriteTSiDo+0x50>
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 800369c:	79bb      	ldrb	r3, [r7, #6]
 800369e:	3301      	adds	r3, #1
 80036a0:	71bb      	strb	r3, [r7, #6]
 80036a2:	4b06      	ldr	r3, [pc, #24]	; (80036bc <CheckReWriteTSiDo+0x214>)
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	79ba      	ldrb	r2, [r7, #6]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	f67f af22 	bls.w	80034f2 <CheckReWriteTSiDo+0x4a>
					}
    			}
    		}
    	}
	}
}
 80036ae:	bf00      	nop
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bdb0      	pop	{r4, r5, r7, pc}
 80036b6:	bf00      	nop
 80036b8:	20000362 	.word	0x20000362
 80036bc:	20000abc 	.word	0x20000abc
 80036c0:	20000363 	.word	0x20000363
 80036c4:	20000660 	.word	0x20000660
 80036c8:	20000048 	.word	0x20000048
 80036cc:	20000ab0 	.word	0x20000ab0
 80036d0:	20000a98 	.word	0x20000a98
 80036d4:	20000aac 	.word	0x20000aac
 80036d8:	20000ab8 	.word	0x20000ab8
 80036dc:	08020af0 	.word	0x08020af0
 80036e0:	20000a9c 	.word	0x20000a9c
 80036e4:	20000ebc 	.word	0x20000ebc
 80036e8:	20000374 	.word	0x20000374

080036ec <set_dido>:
// "D_IN" -     
// "VAR_IN" -   
// "D_OUT" -     
// "VAR_OUT" -   
void set_dido(char *D_IN, uint8_t VAR_IN, char *D_OUT, uint8_t VAR_OUT)
{
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b0b3      	sub	sp, #204	; 0xcc
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	461a      	mov	r2, r3
 80036f8:	460b      	mov	r3, r1
 80036fa:	72fb      	strb	r3, [r7, #11]
 80036fc:	4613      	mov	r3, r2
 80036fe:	72bb      	strb	r3, [r7, #10]
	char VHOD[8][10] = {"VHOD1", "VHOD2", "VHOD3", "VHOD4", "VHOD5", "VHOD6", "VHOD7", "VHOD8"};
 8003700:	4acb      	ldr	r2, [pc, #812]	; (8003a30 <set_dido+0x344>)
 8003702:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003706:	4611      	mov	r1, r2
 8003708:	2250      	movs	r2, #80	; 0x50
 800370a:	4618      	mov	r0, r3
 800370c:	f017 fac6 	bl	801ac9c <memcpy>
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 8003710:	4ac8      	ldr	r2, [pc, #800]	; (8003a34 <set_dido+0x348>)
 8003712:	f107 0320 	add.w	r3, r7, #32
 8003716:	4611      	mov	r1, r2
 8003718:	2250      	movs	r2, #80	; 0x50
 800371a:	4618      	mov	r0, r3
 800371c:	f017 fabe 	bl	801ac9c <memcpy>

	uint16_t DIN_Pin[8] = {IN0_Pin, IN1_Pin, IN2_Pin, IN3_Pin, IN4_Pin, IN5_Pin, IN6_Pin, IN7_Pin};
 8003720:	4bc5      	ldr	r3, [pc, #788]	; (8003a38 <set_dido+0x34c>)
 8003722:	f107 0410 	add.w	r4, r7, #16
 8003726:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003728:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(int i = 0; i < 8; i++)
 800372c:	2300      	movs	r3, #0
 800372e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003732:	e1a2      	b.n	8003a7a <set_dido+0x38e>
	{
		if(strcmp(D_IN, VHOD[i]) == 0)
 8003734:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8003738:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	440b      	add	r3, r1
 8003746:	4619      	mov	r1, r3
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f7fc fd41 	bl	80001d0 <strcmp>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	f040 818d 	bne.w	8003a70 <set_dido+0x384>
		{
			if(DiDo[i].clrFlag != false)
 8003756:	49b9      	ldr	r1, [pc, #740]	; (8003a3c <set_dido+0x350>)
 8003758:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800375c:	4613      	mov	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4413      	add	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	3310      	adds	r3, #16
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d017      	beq.n	800379e <set_dido+0xb2>
				HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, RESET);
 800376e:	49b3      	ldr	r1, [pc, #716]	; (8003a3c <set_dido+0x350>)
 8003770:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003774:	4613      	mov	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	4413      	add	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	3308      	adds	r3, #8
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	49ae      	ldr	r1, [pc, #696]	; (8003a3c <set_dido+0x350>)
 8003784:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	330e      	adds	r3, #14
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	2200      	movs	r2, #0
 8003798:	4619      	mov	r1, r3
 800379a:	f008 f915 	bl	800b9c8 <HAL_GPIO_WritePin>

			DiDo[i].clrFlag = true;
 800379e:	49a7      	ldr	r1, [pc, #668]	; (8003a3c <set_dido+0x350>)
 80037a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037a4:	4613      	mov	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4413      	add	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	3310      	adds	r3, #16
 80037b0:	2201      	movs	r2, #1
 80037b2:	701a      	strb	r2, [r3, #0]
			DiDo[i].D_IN = pVHOD[i];
 80037b4:	4aa2      	ldr	r2, [pc, #648]	; (8003a40 <set_dido+0x354>)
 80037b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80037be:	489f      	ldr	r0, [pc, #636]	; (8003a3c <set_dido+0x350>)
 80037c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037c4:	4613      	mov	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4403      	add	r3, r0
 80037ce:	6019      	str	r1, [r3, #0]
			DiDo[i].VAR_IN = VAR_IN;
 80037d0:	499a      	ldr	r1, [pc, #616]	; (8003a3c <set_dido+0x350>)
 80037d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037d6:	4613      	mov	r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	4413      	add	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	3304      	adds	r3, #4
 80037e2:	7afa      	ldrb	r2, [r7, #11]
 80037e4:	701a      	strb	r2, [r3, #0]
			DiDo[i].DIN_Pin = DIN_Pin[i];
 80037e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 80037f0:	4413      	add	r3, r2
 80037f2:	f833 0cb8 	ldrh.w	r0, [r3, #-184]
 80037f6:	4991      	ldr	r1, [pc, #580]	; (8003a3c <set_dido+0x350>)
 80037f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037fc:	4613      	mov	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4413      	add	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	3306      	adds	r3, #6
 8003808:	4602      	mov	r2, r0
 800380a:	801a      	strh	r2, [r3, #0]
			for(int j = 0; j < 8; j++)
 800380c:	2300      	movs	r3, #0
 800380e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003812:	e104      	b.n	8003a1e <set_dido+0x332>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003814:	f107 0120 	add.w	r1, r7, #32
 8003818:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800381c:	4613      	mov	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4413      	add	r3, r2
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	440b      	add	r3, r1
 8003826:	4619      	mov	r1, r3
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7fc fcd1 	bl	80001d0 <strcmp>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	f040 80ef 	bne.w	8003a14 <set_dido+0x328>
				{
					DiDo[i].D_OUT = pVIHOD[j];
 8003836:	4a83      	ldr	r2, [pc, #524]	; (8003a44 <set_dido+0x358>)
 8003838:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800383c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003840:	487e      	ldr	r0, [pc, #504]	; (8003a3c <set_dido+0x350>)
 8003842:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003846:	4613      	mov	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4413      	add	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	4403      	add	r3, r0
 8003850:	3308      	adds	r3, #8
 8003852:	6019      	str	r1, [r3, #0]
					DiDo[i].VAR_OUT = VAR_OUT;
 8003854:	4979      	ldr	r1, [pc, #484]	; (8003a3c <set_dido+0x350>)
 8003856:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800385a:	4613      	mov	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	330c      	adds	r3, #12
 8003866:	7aba      	ldrb	r2, [r7, #10]
 8003868:	701a      	strb	r2, [r3, #0]
					DiDo[i].OCD_Pin = OCD_Pin[j];
 800386a:	4a77      	ldr	r2, [pc, #476]	; (8003a48 <set_dido+0x35c>)
 800386c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003870:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8003874:	4971      	ldr	r1, [pc, #452]	; (8003a3c <set_dido+0x350>)
 8003876:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800387a:	4613      	mov	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	4413      	add	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	440b      	add	r3, r1
 8003884:	330e      	adds	r3, #14
 8003886:	4602      	mov	r2, r0
 8003888:	801a      	strh	r2, [r3, #0]

					if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) != VAR_IN)	//( 1 == 0  3 = 1)     
 800388a:	496c      	ldr	r1, [pc, #432]	; (8003a3c <set_dido+0x350>)
 800388c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003890:	4613      	mov	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4413      	add	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	6818      	ldr	r0, [r3, #0]
 800389c:	4967      	ldr	r1, [pc, #412]	; (8003a3c <set_dido+0x350>)
 800389e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038a2:	4613      	mov	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4413      	add	r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	440b      	add	r3, r1
 80038ac:	3306      	adds	r3, #6
 80038ae:	881b      	ldrh	r3, [r3, #0]
 80038b0:	4619      	mov	r1, r3
 80038b2:	f008 f871 	bl	800b998 <HAL_GPIO_ReadPin>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	7afb      	ldrb	r3, [r7, #11]
 80038bc:	4293      	cmp	r3, r2
 80038be:	d021      	beq.n	8003904 <set_dido+0x218>
					{
						Status_OCD[j] = VAR_OUT;
 80038c0:	4a62      	ldr	r2, [pc, #392]	; (8003a4c <set_dido+0x360>)
 80038c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038c6:	4413      	add	r3, r2
 80038c8:	7aba      	ldrb	r2, [r7, #10]
 80038ca:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, VAR_OUT);
 80038cc:	495b      	ldr	r1, [pc, #364]	; (8003a3c <set_dido+0x350>)
 80038ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	440b      	add	r3, r1
 80038dc:	3308      	adds	r3, #8
 80038de:	6818      	ldr	r0, [r3, #0]
 80038e0:	4956      	ldr	r1, [pc, #344]	; (8003a3c <set_dido+0x350>)
 80038e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038e6:	4613      	mov	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	330e      	adds	r3, #14
 80038f2:	881b      	ldrh	r3, [r3, #0]
 80038f4:	7aba      	ldrb	r2, [r7, #10]
 80038f6:	4619      	mov	r1, r3
 80038f8:	f008 f866 	bl	800b9c8 <HAL_GPIO_WritePin>
						SEND_str("success...\n");
 80038fc:	4854      	ldr	r0, [pc, #336]	; (8003a50 <set_dido+0x364>)
 80038fe:	f7fe fb57 	bl	8001fb0 <SEND_str>
 8003902:	e047      	b.n	8003994 <set_dido+0x2a8>
					}
					else if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) == VAR_IN)
 8003904:	494d      	ldr	r1, [pc, #308]	; (8003a3c <set_dido+0x350>)
 8003906:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	440b      	add	r3, r1
 8003914:	6818      	ldr	r0, [r3, #0]
 8003916:	4949      	ldr	r1, [pc, #292]	; (8003a3c <set_dido+0x350>)
 8003918:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	3306      	adds	r3, #6
 8003928:	881b      	ldrh	r3, [r3, #0]
 800392a:	4619      	mov	r1, r3
 800392c:	f008 f834 	bl	800b998 <HAL_GPIO_ReadPin>
 8003930:	4603      	mov	r3, r0
 8003932:	461a      	mov	r2, r3
 8003934:	7afb      	ldrb	r3, [r7, #11]
 8003936:	4293      	cmp	r3, r2
 8003938:	d12c      	bne.n	8003994 <set_dido+0x2a8>
					{
						Status_OCD[j] = !VAR_OUT;
 800393a:	7abb      	ldrb	r3, [r7, #10]
 800393c:	2b00      	cmp	r3, #0
 800393e:	bf0c      	ite	eq
 8003940:	2301      	moveq	r3, #1
 8003942:	2300      	movne	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	4619      	mov	r1, r3
 8003948:	4a40      	ldr	r2, [pc, #256]	; (8003a4c <set_dido+0x360>)
 800394a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800394e:	4413      	add	r3, r2
 8003950:	460a      	mov	r2, r1
 8003952:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, !VAR_OUT);
 8003954:	4939      	ldr	r1, [pc, #228]	; (8003a3c <set_dido+0x350>)
 8003956:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800395a:	4613      	mov	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	3308      	adds	r3, #8
 8003966:	6818      	ldr	r0, [r3, #0]
 8003968:	4934      	ldr	r1, [pc, #208]	; (8003a3c <set_dido+0x350>)
 800396a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800396e:	4613      	mov	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	330e      	adds	r3, #14
 800397a:	8819      	ldrh	r1, [r3, #0]
 800397c:	7abb      	ldrb	r3, [r7, #10]
 800397e:	2b00      	cmp	r3, #0
 8003980:	bf0c      	ite	eq
 8003982:	2301      	moveq	r3, #1
 8003984:	2300      	movne	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	f008 f81d 	bl	800b9c8 <HAL_GPIO_WritePin>
						SEND_str("miss...\n");
 800398e:	4831      	ldr	r0, [pc, #196]	; (8003a54 <set_dido+0x368>)
 8003990:	f7fe fb0e 	bl	8001fb0 <SEND_str>
					}

					//For Debug:
					//------------------------------------------------
					if(DiDo[i].D_IN == VHOD1)
 8003994:	4929      	ldr	r1, [pc, #164]	; (8003a3c <set_dido+0x350>)
 8003996:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	440b      	add	r3, r1
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a2c      	ldr	r2, [pc, #176]	; (8003a58 <set_dido+0x36c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d102      	bne.n	80039b2 <set_dido+0x2c6>
						SEND_str("1 - success...\n");
 80039ac:	482b      	ldr	r0, [pc, #172]	; (8003a5c <set_dido+0x370>)
 80039ae:	f7fe faff 	bl	8001fb0 <SEND_str>
					if(DiDo[i].VAR_IN == VAR_IN)
 80039b2:	4922      	ldr	r1, [pc, #136]	; (8003a3c <set_dido+0x350>)
 80039b4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039b8:	4613      	mov	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	3304      	adds	r3, #4
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	7afa      	ldrb	r2, [r7, #11]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d102      	bne.n	80039d2 <set_dido+0x2e6>
						SEND_str("2 - success...\n");
 80039cc:	4824      	ldr	r0, [pc, #144]	; (8003a60 <set_dido+0x374>)
 80039ce:	f7fe faef 	bl	8001fb0 <SEND_str>
					if(DiDo[i].D_OUT == VIHOD3)
 80039d2:	491a      	ldr	r1, [pc, #104]	; (8003a3c <set_dido+0x350>)
 80039d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	3308      	adds	r3, #8
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a1f      	ldr	r2, [pc, #124]	; (8003a64 <set_dido+0x378>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d102      	bne.n	80039f2 <set_dido+0x306>
						SEND_str("3 - success...\n");
 80039ec:	481e      	ldr	r0, [pc, #120]	; (8003a68 <set_dido+0x37c>)
 80039ee:	f7fe fadf 	bl	8001fb0 <SEND_str>
					if(DiDo[i].VAR_OUT == VAR_OUT)
 80039f2:	4912      	ldr	r1, [pc, #72]	; (8003a3c <set_dido+0x350>)
 80039f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039f8:	4613      	mov	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	330c      	adds	r3, #12
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	7aba      	ldrb	r2, [r7, #10]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d10e      	bne.n	8003a2a <set_dido+0x33e>
						SEND_str("4 - success...\n");
 8003a0c:	4817      	ldr	r0, [pc, #92]	; (8003a6c <set_dido+0x380>)
 8003a0e:	f7fe facf 	bl	8001fb0 <SEND_str>
					//------------------------------------------------

					break;
 8003a12:	e00a      	b.n	8003a2a <set_dido+0x33e>
			for(int j = 0; j < 8; j++)
 8003a14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a18:	3301      	adds	r3, #1
 8003a1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a22:	2b07      	cmp	r3, #7
 8003a24:	f77f aef6 	ble.w	8003814 <set_dido+0x128>
				}
			}
			break;
 8003a28:	e02d      	b.n	8003a86 <set_dido+0x39a>
					break;
 8003a2a:	bf00      	nop
			break;
 8003a2c:	e02b      	b.n	8003a86 <set_dido+0x39a>
 8003a2e:	bf00      	nop
 8003a30:	08020b50 	.word	0x08020b50
 8003a34:	08020ba0 	.word	0x08020ba0
 8003a38:	08020bf0 	.word	0x08020bf0
 8003a3c:	20000988 	.word	0x20000988
 8003a40:	20000008 	.word	0x20000008
 8003a44:	20000028 	.word	0x20000028
 8003a48:	20000048 	.word	0x20000048
 8003a4c:	20000374 	.word	0x20000374
 8003a50:	08020af8 	.word	0x08020af8
 8003a54:	08020b04 	.word	0x08020b04
 8003a58:	40020c00 	.word	0x40020c00
 8003a5c:	08020b10 	.word	0x08020b10
 8003a60:	08020b20 	.word	0x08020b20
 8003a64:	40020400 	.word	0x40020400
 8003a68:	08020b30 	.word	0x08020b30
 8003a6c:	08020b40 	.word	0x08020b40
	for(int i = 0; i < 8; i++)
 8003a70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a74:	3301      	adds	r3, #1
 8003a76:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a7e:	2b07      	cmp	r3, #7
 8003a80:	f77f ae58 	ble.w	8003734 <set_dido+0x48>
		}
	}
}
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	37cc      	adds	r7, #204	; 0xcc
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd90      	pop	{r4, r7, pc}
 8003a8e:	bf00      	nop

08003a90 <set_vaido>:
// "RANGE_LOW" -   
// "RANGE_HIGH" -   
// "D_OUT" -     
// "VAR_OUT" -   
void set_vaido(char *A_IN, double RANGE_LOW, double RANGE_HIGH, char *D_OUT, uint8_t VAR_OUT)
{
 8003a90:	b5b0      	push	{r4, r5, r7, lr}
 8003a92:	b0b2      	sub	sp, #200	; 0xc8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	61f8      	str	r0, [r7, #28]
 8003a98:	ed87 0b04 	vstr	d0, [r7, #16]
 8003a9c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003aa0:	61b9      	str	r1, [r7, #24]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	71fb      	strb	r3, [r7, #7]
	char VHOD[4][10] = {"VHOD1", "VHOD2", "VHOD3", "VHOD4"};
 8003aa6:	4b93      	ldr	r3, [pc, #588]	; (8003cf4 <set_vaido+0x264>)
 8003aa8:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8003aac:	461d      	mov	r5, r3
 8003aae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ab0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ab6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003aba:	e884 0003 	stmia.w	r4, {r0, r1}
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 8003abe:	4a8e      	ldr	r2, [pc, #568]	; (8003cf8 <set_vaido+0x268>)
 8003ac0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003ac4:	4611      	mov	r1, r2
 8003ac6:	2250      	movs	r2, #80	; 0x50
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f017 f8e7 	bl	801ac9c <memcpy>

	uint8_t pVHOD[4] = {ADC1_IN3, ADC1_IN4, ADC1_IN5, ADC1_IN6};
 8003ace:	4b8b      	ldr	r3, [pc, #556]	; (8003cfc <set_vaido+0x26c>)
 8003ad0:	647b      	str	r3, [r7, #68]	; 0x44

	for(int i = 0; i < 4; i++)
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ad8:	e102      	b.n	8003ce0 <set_vaido+0x250>
	{
		if(strcmp(A_IN, VHOD[i]) == 0)
 8003ada:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8003ade:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4413      	add	r3, r2
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	440b      	add	r3, r1
 8003aec:	4619      	mov	r1, r3
 8003aee:	69f8      	ldr	r0, [r7, #28]
 8003af0:	f7fc fb6e 	bl	80001d0 <strcmp>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f040 80ed 	bne.w	8003cd6 <set_vaido+0x246>
		{
			if(VAiDo[i].clrFlag != false)
 8003afc:	4980      	ldr	r1, [pc, #512]	; (8003d00 <set_vaido+0x270>)
 8003afe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b02:	4613      	mov	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	4413      	add	r3, r2
 8003b08:	00db      	lsls	r3, r3, #3
 8003b0a:	440b      	add	r3, r1
 8003b0c:	3320      	adds	r3, #32
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d017      	beq.n	8003b44 <set_vaido+0xb4>
				HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, RESET);
 8003b14:	497a      	ldr	r1, [pc, #488]	; (8003d00 <set_vaido+0x270>)
 8003b16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	440b      	add	r3, r1
 8003b24:	3318      	adds	r3, #24
 8003b26:	6818      	ldr	r0, [r3, #0]
 8003b28:	4975      	ldr	r1, [pc, #468]	; (8003d00 <set_vaido+0x270>)
 8003b2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b2e:	4613      	mov	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4413      	add	r3, r2
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	440b      	add	r3, r1
 8003b38:	331e      	adds	r3, #30
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	4619      	mov	r1, r3
 8003b40:	f007 ff42 	bl	800b9c8 <HAL_GPIO_WritePin>

			VAiDo[i].clrFlag = true;
 8003b44:	496e      	ldr	r1, [pc, #440]	; (8003d00 <set_vaido+0x270>)
 8003b46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	4413      	add	r3, r2
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	440b      	add	r3, r1
 8003b54:	3320      	adds	r3, #32
 8003b56:	2201      	movs	r2, #1
 8003b58:	701a      	strb	r2, [r3, #0]
			VAiDo[i].A_IN = pVHOD[i];
 8003b5a:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8003b5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b62:	4413      	add	r3, r2
 8003b64:	7818      	ldrb	r0, [r3, #0]
 8003b66:	4966      	ldr	r1, [pc, #408]	; (8003d00 <set_vaido+0x270>)
 8003b68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	440b      	add	r3, r1
 8003b76:	4602      	mov	r2, r0
 8003b78:	701a      	strb	r2, [r3, #0]
			VAiDo[i].RANGE_LOW = RANGE_LOW;
 8003b7a:	4961      	ldr	r1, [pc, #388]	; (8003d00 <set_vaido+0x270>)
 8003b7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	440b      	add	r3, r1
 8003b8a:	f103 0108 	add.w	r1, r3, #8
 8003b8e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b92:	e9c1 2300 	strd	r2, r3, [r1]
			VAiDo[i].RANGE_HIGH = RANGE_HIGH;
 8003b96:	495a      	ldr	r1, [pc, #360]	; (8003d00 <set_vaido+0x270>)
 8003b98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4413      	add	r3, r2
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	440b      	add	r3, r1
 8003ba6:	f103 0110 	add.w	r1, r3, #16
 8003baa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bae:	e9c1 2300 	strd	r2, r3, [r1]
			//DiDo[i].DIN_Pin = DIN_Pin[i];
			for(int j = 0; j < 8; j++)
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003bb8:	e087      	b.n	8003cca <set_vaido+0x23a>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003bba:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003bbe:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	440b      	add	r3, r1
 8003bcc:	4619      	mov	r1, r3
 8003bce:	69b8      	ldr	r0, [r7, #24]
 8003bd0:	f7fc fafe 	bl	80001d0 <strcmp>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d172      	bne.n	8003cc0 <set_vaido+0x230>
				{
					VAiDo[i].D_OUT = pVIHOD[j];
 8003bda:	4a4a      	ldr	r2, [pc, #296]	; (8003d04 <set_vaido+0x274>)
 8003bdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003be0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003be4:	4846      	ldr	r0, [pc, #280]	; (8003d00 <set_vaido+0x270>)
 8003be6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4403      	add	r3, r0
 8003bf4:	3318      	adds	r3, #24
 8003bf6:	6019      	str	r1, [r3, #0]
					VAiDo[i].VAR_OUT = VAR_OUT;
 8003bf8:	4941      	ldr	r1, [pc, #260]	; (8003d00 <set_vaido+0x270>)
 8003bfa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003bfe:	4613      	mov	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	4413      	add	r3, r2
 8003c04:	00db      	lsls	r3, r3, #3
 8003c06:	440b      	add	r3, r1
 8003c08:	331c      	adds	r3, #28
 8003c0a:	79fa      	ldrb	r2, [r7, #7]
 8003c0c:	701a      	strb	r2, [r3, #0]
					VAiDo[i].OCD_Pin = OCD_Pin[j];
 8003c0e:	4a3e      	ldr	r2, [pc, #248]	; (8003d08 <set_vaido+0x278>)
 8003c10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c14:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8003c18:	4939      	ldr	r1, [pc, #228]	; (8003d00 <set_vaido+0x270>)
 8003c1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c1e:	4613      	mov	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	440b      	add	r3, r1
 8003c28:	331e      	adds	r3, #30
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	801a      	strh	r2, [r3, #0]

					//For Debug:
					//------------------------------------------------
					char Buff[32];
					SEND_str("SET VALUE: ");
 8003c2e:	4837      	ldr	r0, [pc, #220]	; (8003d0c <set_vaido+0x27c>)
 8003c30:	f7fe f9be 	bl	8001fb0 <SEND_str>
					sprintf(Buff, "%.3f", adcValue[i]);
 8003c34:	4a36      	ldr	r2, [pc, #216]	; (8003d10 <set_vaido+0x280>)
 8003c36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	4413      	add	r3, r2
 8003c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c42:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003c46:	4933      	ldr	r1, [pc, #204]	; (8003d14 <set_vaido+0x284>)
 8003c48:	f017 fe08 	bl	801b85c <siprintf>
					SEND_str(Buff);
 8003c4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fe f9ad 	bl	8001fb0 <SEND_str>
					SEND_str("\nRANGE_LOW: ");
 8003c56:	4830      	ldr	r0, [pc, #192]	; (8003d18 <set_vaido+0x288>)
 8003c58:	f7fe f9aa 	bl	8001fb0 <SEND_str>
					sprintf(Buff, "%.3f", VAiDo[i].RANGE_LOW);
 8003c5c:	4928      	ldr	r1, [pc, #160]	; (8003d00 <set_vaido+0x270>)
 8003c5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c62:	4613      	mov	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	4413      	add	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	440b      	add	r3, r1
 8003c6c:	3308      	adds	r3, #8
 8003c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c72:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003c76:	4927      	ldr	r1, [pc, #156]	; (8003d14 <set_vaido+0x284>)
 8003c78:	f017 fdf0 	bl	801b85c <siprintf>
					SEND_str(Buff);
 8003c7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe f995 	bl	8001fb0 <SEND_str>
					SEND_str("\nRANGE_HIGH: ");
 8003c86:	4825      	ldr	r0, [pc, #148]	; (8003d1c <set_vaido+0x28c>)
 8003c88:	f7fe f992 	bl	8001fb0 <SEND_str>
					sprintf(Buff, "%.3f", VAiDo[i].RANGE_HIGH);
 8003c8c:	491c      	ldr	r1, [pc, #112]	; (8003d00 <set_vaido+0x270>)
 8003c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c92:	4613      	mov	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	440b      	add	r3, r1
 8003c9c:	3310      	adds	r3, #16
 8003c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003ca6:	491b      	ldr	r1, [pc, #108]	; (8003d14 <set_vaido+0x284>)
 8003ca8:	f017 fdd8 	bl	801b85c <siprintf>
					SEND_str(Buff);
 8003cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe f97d 	bl	8001fb0 <SEND_str>
					SEND_str("\n");
 8003cb6:	481a      	ldr	r0, [pc, #104]	; (8003d20 <set_vaido+0x290>)
 8003cb8:	f7fe f97a 	bl	8001fb0 <SEND_str>
					//------------------------------------------------

					break;
 8003cbc:	bf00      	nop
				}
			}
			break;
 8003cbe:	e015      	b.n	8003cec <set_vaido+0x25c>
			for(int j = 0; j < 8; j++)
 8003cc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003cca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cce:	2b07      	cmp	r3, #7
 8003cd0:	f77f af73 	ble.w	8003bba <set_vaido+0x12a>
			break;
 8003cd4:	e00a      	b.n	8003cec <set_vaido+0x25c>
	for(int i = 0; i < 4; i++)
 8003cd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003cda:	3301      	adds	r3, #1
 8003cdc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ce0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ce4:	2b03      	cmp	r3, #3
 8003ce6:	f77f aef8 	ble.w	8003ada <set_vaido+0x4a>
		}
	}
}
 8003cea:	bf00      	nop
 8003cec:	bf00      	nop
 8003cee:	37c8      	adds	r7, #200	; 0xc8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8003cf4:	08020c38 	.word	0x08020c38
 8003cf8:	08020ba0 	.word	0x08020ba0
 8003cfc:	04030201 	.word	0x04030201
 8003d00:	200008e8 	.word	0x200008e8
 8003d04:	20000028 	.word	0x20000028
 8003d08:	20000048 	.word	0x20000048
 8003d0c:	08020c00 	.word	0x08020c00
 8003d10:	20000300 	.word	0x20000300
 8003d14:	08020c0c 	.word	0x08020c0c
 8003d18:	08020c14 	.word	0x08020c14
 8003d1c:	08020c24 	.word	0x08020c24
 8003d20:	08020c34 	.word	0x08020c34

08003d24 <set_pwm>:
//     
// "PWM_OUT" -     
// "D_CYCLE" -   
void set_pwm(char *PWM_OUT, uint32_t D_CYCLE)
{
 8003d24:	b5b0      	push	{r4, r5, r7, lr}
 8003d26:	b094      	sub	sp, #80	; 0x50
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
	char PVIHOD[4][5] = {"PWM1", "PWM2", "PWM3", "PWM4"};
 8003d2e:	4b4b      	ldr	r3, [pc, #300]	; (8003e5c <set_pwm+0x138>)
 8003d30:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003d34:	461d      	mov	r5, r3
 8003d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d3a:	682b      	ldr	r3, [r5, #0]
 8003d3c:	6023      	str	r3, [r4, #0]
	uint32_t PWM_Channel[4] = {TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4};
 8003d3e:	4b48      	ldr	r3, [pc, #288]	; (8003e60 <set_pwm+0x13c>)
 8003d40:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003d44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(int i = 0; i < 4; i++)
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d4e:	e07c      	b.n	8003e4a <set_pwm+0x126>
	{
		if(strcmp(PWM_OUT, PVIHOD[i]) == 0)
 8003d50:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003d54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d56:	4613      	mov	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	4413      	add	r3, r2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	4619      	mov	r1, r3
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7fc fa35 	bl	80001d0 <strcmp>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d16b      	bne.n	8003e44 <set_pwm+0x120>
		{
			if(PWM[i].clrFlag != false)
 8003d6c:	4a3d      	ldr	r2, [pc, #244]	; (8003e64 <set_pwm+0x140>)
 8003d6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	4413      	add	r3, r2
 8003d74:	799b      	ldrb	r3, [r3, #6]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00b      	beq.n	8003d92 <set_pwm+0x6e>
				HAL_TIM_PWM_Start_DMA(&htim3, PWM_Channel[i], 0, 1);
 8003d7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d82:	4413      	add	r3, r2
 8003d84:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8003d88:	2301      	movs	r3, #1
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	4836      	ldr	r0, [pc, #216]	; (8003e68 <set_pwm+0x144>)
 8003d8e:	f009 fae9 	bl	800d364 <HAL_TIM_PWM_Start_DMA>

			PWM[i].clrFlag = true;
 8003d92:	4a34      	ldr	r2, [pc, #208]	; (8003e64 <set_pwm+0x140>)
 8003d94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d96:	00db      	lsls	r3, r3, #3
 8003d98:	4413      	add	r3, r2
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	719a      	strb	r2, [r3, #6]
			PWM[i].PWM_Channel = PWM_Channel[i];
 8003d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003da6:	4413      	add	r3, r2
 8003da8:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8003dac:	492d      	ldr	r1, [pc, #180]	; (8003e64 <set_pwm+0x140>)
 8003dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003db0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			PWM[i].D_CYCLE[0] = (D_CYCLE * 100);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	0092      	lsls	r2, r2, #2
 8003dbc:	4413      	add	r3, r2
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	0091      	lsls	r1, r2, #2
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	b299      	uxth	r1, r3
 8003dcc:	4a25      	ldr	r2, [pc, #148]	; (8003e64 <set_pwm+0x140>)
 8003dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4413      	add	r3, r2
 8003dd4:	460a      	mov	r2, r1
 8003dd6:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Start_DMA(&htim3, PWM_Channel[i], (uint32_t*)PWM[i].D_CYCLE, 1);
 8003dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003de0:	4413      	add	r3, r2
 8003de2:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8003de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	4a1e      	ldr	r2, [pc, #120]	; (8003e64 <set_pwm+0x140>)
 8003dec:	4413      	add	r3, r2
 8003dee:	1d1a      	adds	r2, r3, #4
 8003df0:	2301      	movs	r3, #1
 8003df2:	481d      	ldr	r0, [pc, #116]	; (8003e68 <set_pwm+0x144>)
 8003df4:	f009 fab6 	bl	800d364 <HAL_TIM_PWM_Start_DMA>

			//For Debug:
			//------------------------------------------------
			char Buff[32];
			SEND_str("PWM_OUT: ");
 8003df8:	481c      	ldr	r0, [pc, #112]	; (8003e6c <set_pwm+0x148>)
 8003dfa:	f7fe f8d9 	bl	8001fb0 <SEND_str>
			SEND_str(PVIHOD[i]);
 8003dfe:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003e02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e04:	4613      	mov	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fe f8cf 	bl	8001fb0 <SEND_str>
			SEND_str("\n");
 8003e12:	4817      	ldr	r0, [pc, #92]	; (8003e70 <set_pwm+0x14c>)
 8003e14:	f7fe f8cc 	bl	8001fb0 <SEND_str>
			SEND_str("DUTY_CYCLE: ");
 8003e18:	4816      	ldr	r0, [pc, #88]	; (8003e74 <set_pwm+0x150>)
 8003e1a:	f7fe f8c9 	bl	8001fb0 <SEND_str>
			sprintf(Buff, "%d", D_CYCLE);
 8003e1e:	f107 0308 	add.w	r3, r7, #8
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	4914      	ldr	r1, [pc, #80]	; (8003e78 <set_pwm+0x154>)
 8003e26:	4618      	mov	r0, r3
 8003e28:	f017 fd18 	bl	801b85c <siprintf>
			SEND_str(Buff);
 8003e2c:	f107 0308 	add.w	r3, r7, #8
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fe f8bd 	bl	8001fb0 <SEND_str>
			SEND_str("%");
 8003e36:	4811      	ldr	r0, [pc, #68]	; (8003e7c <set_pwm+0x158>)
 8003e38:	f7fe f8ba 	bl	8001fb0 <SEND_str>
			SEND_str("\n");
 8003e3c:	480c      	ldr	r0, [pc, #48]	; (8003e70 <set_pwm+0x14c>)
 8003e3e:	f7fe f8b7 	bl	8001fb0 <SEND_str>
			//------------------------------------------------

			break;
 8003e42:	e007      	b.n	8003e54 <set_pwm+0x130>
	for(int i = 0; i < 4; i++)
 8003e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e46:	3301      	adds	r3, #1
 8003e48:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	f77f af7f 	ble.w	8003d50 <set_pwm+0x2c>
		}
	}
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	3750      	adds	r7, #80	; 0x50
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bdb0      	pop	{r4, r5, r7, pc}
 8003e5c:	08020c84 	.word	0x08020c84
 8003e60:	08020c98 	.word	0x08020c98
 8003e64:	200008c8 	.word	0x200008c8
 8003e68:	20000d1c 	.word	0x20000d1c
 8003e6c:	08020c60 	.word	0x08020c60
 8003e70:	08020c34 	.word	0x08020c34
 8003e74:	08020c6c 	.word	0x08020c6c
 8003e78:	08020c7c 	.word	0x08020c7c
 8003e7c:	08020c80 	.word	0x08020c80

08003e80 <set_temperature>:
// "RANGE_TEMP_LOW" -    
// "RANGE_TEMP_HIGH" -    
// "D_OUT" -     
// "VAR_OUT" -   
void set_temperature(char *ROM_RAW, double RANGE_TEMP_LOW, double RANGE_TEMP_HIGH, char *D_OUT, uint8_t VAR_OUT)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b0a8      	sub	sp, #160	; 0xa0
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	61f8      	str	r0, [r7, #28]
 8003e88:	ed87 0b04 	vstr	d0, [r7, #16]
 8003e8c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003e90:	61b9      	str	r1, [r7, #24]
 8003e92:	4613      	mov	r3, r2
 8003e94:	71fb      	strb	r3, [r7, #7]
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 8003e96:	4aa2      	ldr	r2, [pc, #648]	; (8004120 <set_temperature+0x2a0>)
 8003e98:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	2250      	movs	r2, #80	; 0x50
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f016 fefb 	bl	801ac9c <memcpy>

	for(int i = 0; i < AMT_TEMP_SENS; i++)
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003eac:	e12e      	b.n	800410c <set_temperature+0x28c>
	{
		if(strcmp(ROM_RAW, Device_RAW_ROM[i]) == 0)
 8003eae:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	4413      	add	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4a9a      	ldr	r2, [pc, #616]	; (8004124 <set_temperature+0x2a4>)
 8003ebc:	4413      	add	r3, r2
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	69f8      	ldr	r0, [r7, #28]
 8003ec2:	f7fc f985 	bl	80001d0 <strcmp>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f040 811a 	bne.w	8004102 <set_temperature+0x282>
		{
			if(TSiDo[i].clrFlag != false)
 8003ece:	4996      	ldr	r1, [pc, #600]	; (8004128 <set_temperature+0x2a8>)
 8003ed0:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	440b      	add	r3, r1
 8003ede:	3330      	adds	r3, #48	; 0x30
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d017      	beq.n	8003f16 <set_temperature+0x96>
				HAL_GPIO_WritePin(TSiDo[i].D_OUT, TSiDo[i].OCD_Pin, RESET);
 8003ee6:	4990      	ldr	r1, [pc, #576]	; (8004128 <set_temperature+0x2a8>)
 8003ee8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003eec:	4613      	mov	r3, r2
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	440b      	add	r3, r1
 8003ef6:	3328      	adds	r3, #40	; 0x28
 8003ef8:	6818      	ldr	r0, [r3, #0]
 8003efa:	498b      	ldr	r1, [pc, #556]	; (8004128 <set_temperature+0x2a8>)
 8003efc:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f00:	4613      	mov	r3, r2
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	440b      	add	r3, r1
 8003f0a:	332e      	adds	r3, #46	; 0x2e
 8003f0c:	881b      	ldrh	r3, [r3, #0]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	4619      	mov	r1, r3
 8003f12:	f007 fd59 	bl	800b9c8 <HAL_GPIO_WritePin>

			TSiDo[i].clrFlag = true;
 8003f16:	4984      	ldr	r1, [pc, #528]	; (8004128 <set_temperature+0x2a8>)
 8003f18:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	440b      	add	r3, r1
 8003f26:	3330      	adds	r3, #48	; 0x30
 8003f28:	2201      	movs	r2, #1
 8003f2a:	701a      	strb	r2, [r3, #0]
			TSiDo[i].DEVICE_NUMBER = i+1;
 8003f2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	3301      	adds	r3, #1
 8003f34:	b2d8      	uxtb	r0, r3
 8003f36:	497c      	ldr	r1, [pc, #496]	; (8004128 <set_temperature+0x2a8>)
 8003f38:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	1a9b      	subs	r3, r3, r2
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	440b      	add	r3, r1
 8003f46:	4602      	mov	r2, r0
 8003f48:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 16; j++)
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f50:	e01e      	b.n	8003f90 <set_temperature+0x110>
				TSiDo[i].ROM_RAW[j] = Device_RAW_ROM[i][j];
 8003f52:	4974      	ldr	r1, [pc, #464]	; (8004124 <set_temperature+0x2a4>)
 8003f54:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f58:	4613      	mov	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	18ca      	adds	r2, r1, r3
 8003f62:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f66:	4413      	add	r3, r2
 8003f68:	7818      	ldrb	r0, [r3, #0]
 8003f6a:	496f      	ldr	r1, [pc, #444]	; (8004128 <set_temperature+0x2a8>)
 8003f6c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f70:	4613      	mov	r3, r2
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	1a9b      	subs	r3, r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	18ca      	adds	r2, r1, r3
 8003f7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f7e:	4413      	add	r3, r2
 8003f80:	3301      	adds	r3, #1
 8003f82:	4602      	mov	r2, r0
 8003f84:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 16; j++)
 8003f86:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f94:	2b0f      	cmp	r3, #15
 8003f96:	dddc      	ble.n	8003f52 <set_temperature+0xd2>
			TSiDo[i].RANGE_TEMP_LOW = RANGE_TEMP_LOW;
 8003f98:	4963      	ldr	r1, [pc, #396]	; (8004128 <set_temperature+0x2a8>)
 8003f9a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	1a9b      	subs	r3, r3, r2
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	440b      	add	r3, r1
 8003fa8:	f103 0118 	add.w	r1, r3, #24
 8003fac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003fb0:	e9c1 2300 	strd	r2, r3, [r1]
			TSiDo[i].RANGE_TEMP_HIGH = RANGE_TEMP_HIGH;
 8003fb4:	495c      	ldr	r1, [pc, #368]	; (8004128 <set_temperature+0x2a8>)
 8003fb6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003fba:	4613      	mov	r3, r2
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	1a9b      	subs	r3, r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	440b      	add	r3, r1
 8003fc4:	f103 0120 	add.w	r1, r3, #32
 8003fc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fcc:	e9c1 2300 	strd	r2, r3, [r1]
			for(int j = 0; j < 8; j++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003fd6:	e08e      	b.n	80040f6 <set_temperature+0x276>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003fd8:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8003fdc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4413      	add	r3, r2
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	440b      	add	r3, r1
 8003fea:	4619      	mov	r1, r3
 8003fec:	69b8      	ldr	r0, [r7, #24]
 8003fee:	f7fc f8ef 	bl	80001d0 <strcmp>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d179      	bne.n	80040ec <set_temperature+0x26c>
				{
					TSiDo[i].D_OUT = pVIHOD[j];
 8003ff8:	4a4c      	ldr	r2, [pc, #304]	; (800412c <set_temperature+0x2ac>)
 8003ffa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ffe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004002:	4849      	ldr	r0, [pc, #292]	; (8004128 <set_temperature+0x2a8>)
 8004004:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8004008:	4613      	mov	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4403      	add	r3, r0
 8004012:	3328      	adds	r3, #40	; 0x28
 8004014:	6019      	str	r1, [r3, #0]
					TSiDo[i].VAR_OUT = VAR_OUT;
 8004016:	4944      	ldr	r1, [pc, #272]	; (8004128 <set_temperature+0x2a8>)
 8004018:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	1a9b      	subs	r3, r3, r2
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	440b      	add	r3, r1
 8004026:	332c      	adds	r3, #44	; 0x2c
 8004028:	79fa      	ldrb	r2, [r7, #7]
 800402a:	701a      	strb	r2, [r3, #0]
					TSiDo[i].OCD_Pin = OCD_Pin[j];
 800402c:	4a40      	ldr	r2, [pc, #256]	; (8004130 <set_temperature+0x2b0>)
 800402e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004032:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8004036:	493c      	ldr	r1, [pc, #240]	; (8004128 <set_temperature+0x2a8>)
 8004038:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800403c:	4613      	mov	r3, r2
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	440b      	add	r3, r1
 8004046:	332e      	adds	r3, #46	; 0x2e
 8004048:	4602      	mov	r2, r0
 800404a:	801a      	strh	r2, [r3, #0]

					//For Debug:
					//------------------------------------------------
					char Buff[32];
					SEND_str("ROM_RAW: ");
 800404c:	4839      	ldr	r0, [pc, #228]	; (8004134 <set_temperature+0x2b4>)
 800404e:	f7fd ffaf 	bl	8001fb0 <SEND_str>
					SEND_str(ROM_RAW);
 8004052:	69f8      	ldr	r0, [r7, #28]
 8004054:	f7fd ffac 	bl	8001fb0 <SEND_str>
					SEND_str("\n");
 8004058:	4837      	ldr	r0, [pc, #220]	; (8004138 <set_temperature+0x2b8>)
 800405a:	f7fd ffa9 	bl	8001fb0 <SEND_str>
					SEND_str("SET VALUE: ");
 800405e:	4837      	ldr	r0, [pc, #220]	; (800413c <set_temperature+0x2bc>)
 8004060:	f7fd ffa6 	bl	8001fb0 <SEND_str>
					sprintf(Buff, "%.2f", atof(sign_temper));
 8004064:	4836      	ldr	r0, [pc, #216]	; (8004140 <set_temperature+0x2c0>)
 8004066:	f016 fdcf 	bl	801ac08 <atof>
 800406a:	ec53 2b10 	vmov	r2, r3, d0
 800406e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004072:	4934      	ldr	r1, [pc, #208]	; (8004144 <set_temperature+0x2c4>)
 8004074:	f017 fbf2 	bl	801b85c <siprintf>
					SEND_str(Buff);
 8004078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800407c:	4618      	mov	r0, r3
 800407e:	f7fd ff97 	bl	8001fb0 <SEND_str>
					SEND_str("\nRANGE_TEMP_LOW: ");
 8004082:	4831      	ldr	r0, [pc, #196]	; (8004148 <set_temperature+0x2c8>)
 8004084:	f7fd ff94 	bl	8001fb0 <SEND_str>
					sprintf(Buff, "%.2f", TSiDo[i].RANGE_TEMP_LOW);
 8004088:	4927      	ldr	r1, [pc, #156]	; (8004128 <set_temperature+0x2a8>)
 800408a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800408e:	4613      	mov	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	1a9b      	subs	r3, r3, r2
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	440b      	add	r3, r1
 8004098:	3318      	adds	r3, #24
 800409a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80040a2:	4928      	ldr	r1, [pc, #160]	; (8004144 <set_temperature+0x2c4>)
 80040a4:	f017 fbda 	bl	801b85c <siprintf>
					SEND_str(Buff);
 80040a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fd ff7f 	bl	8001fb0 <SEND_str>
					SEND_str("\nRANGE_TEMP_HIGH: ");
 80040b2:	4826      	ldr	r0, [pc, #152]	; (800414c <set_temperature+0x2cc>)
 80040b4:	f7fd ff7c 	bl	8001fb0 <SEND_str>
					sprintf(Buff, "%.2f", TSiDo[i].RANGE_TEMP_HIGH);
 80040b8:	491b      	ldr	r1, [pc, #108]	; (8004128 <set_temperature+0x2a8>)
 80040ba:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80040be:	4613      	mov	r3, r2
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	1a9b      	subs	r3, r3, r2
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	440b      	add	r3, r1
 80040c8:	3320      	adds	r3, #32
 80040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ce:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80040d2:	491c      	ldr	r1, [pc, #112]	; (8004144 <set_temperature+0x2c4>)
 80040d4:	f017 fbc2 	bl	801b85c <siprintf>
					SEND_str(Buff);
 80040d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fd ff67 	bl	8001fb0 <SEND_str>
					SEND_str("\n");
 80040e2:	4815      	ldr	r0, [pc, #84]	; (8004138 <set_temperature+0x2b8>)
 80040e4:	f7fd ff64 	bl	8001fb0 <SEND_str>
					//------------------------------------------------

					break;
 80040e8:	bf00      	nop
				}
			}
			break;
 80040ea:	e015      	b.n	8004118 <set_temperature+0x298>
			for(int j = 0; j < 8; j++)
 80040ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80040f0:	3301      	adds	r3, #1
 80040f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80040f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80040fa:	2b07      	cmp	r3, #7
 80040fc:	f77f af6c 	ble.w	8003fd8 <set_temperature+0x158>
			break;
 8004100:	e00a      	b.n	8004118 <set_temperature+0x298>
	for(int i = 0; i < AMT_TEMP_SENS; i++)
 8004102:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004106:	3301      	adds	r3, #1
 8004108:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800410c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004110:	2b07      	cmp	r3, #7
 8004112:	f77f aecc 	ble.w	8003eae <set_temperature+0x2e>
		}
	}
}
 8004116:	bf00      	nop
 8004118:	bf00      	nop
 800411a:	37a0      	adds	r7, #160	; 0xa0
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	08020ba0 	.word	0x08020ba0
 8004124:	20000ac0 	.word	0x20000ac0
 8004128:	20000660 	.word	0x20000660
 800412c:	20000028 	.word	0x20000028
 8004130:	20000048 	.word	0x20000048
 8004134:	08020ca8 	.word	0x08020ca8
 8004138:	08020c34 	.word	0x08020c34
 800413c:	08020c00 	.word	0x08020c00
 8004140:	20000a9c 	.word	0x20000a9c
 8004144:	08020cb4 	.word	0x08020cb4
 8004148:	08020cbc 	.word	0x08020cbc
 800414c:	08020cd0 	.word	0x08020cd0

08004150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004154:	f005 f91e 	bl	8009394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004158:	f000 f85c 	bl	8004214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800415c:	f7fe f90a 	bl	8002374 <MX_GPIO_Init>
  MX_DMA_Init();
 8004160:	f7fe f8ba 	bl	80022d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8004164:	f7fc ff52 	bl	800100c <MX_ADC1_Init>
  MX_SPI1_Init();
 8004168:	f000 f9e2 	bl	8004530 <MX_SPI1_Init>
  MX_SPI2_Init();
 800416c:	f000 fa16 	bl	800459c <MX_SPI2_Init>
  MX_TIM3_Init();
 8004170:	f001 f998 	bl	80054a4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8004174:	f001 fc22 	bl	80059bc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004178:	f001 fc4a 	bl	8005a10 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800417c:	f001 fc72 	bl	8005a64 <MX_USART3_UART_Init>
  MX_LWIP_Init();
 8004180:	f00a fcc0 	bl	800eb04 <MX_LWIP_Init>
  MX_TIM4_Init();
 8004184:	f001 fa0a 	bl	800559c <MX_TIM4_Init>
  MX_RTC_Init();
 8004188:	f000 f962 	bl	8004450 <MX_RTC_Init>
  MX_TIM6_Init();
 800418c:	f001 fa5c 	bl	8005648 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

	HAL_Delay(5000);
 8004190:	f241 3088 	movw	r0, #5000	; 0x1388
 8004194:	f005 f940 	bl	8009418 <HAL_Delay>
	DWT_Init();
 8004198:	f7fe f862 	bl	8002260 <DWT_Init>

	EN_Interrupt();		//   USART3
 800419c:	f001 fda4 	bl	8005ce8 <EN_Interrupt>
												//     ethernet  :
												//net_ini(); MX_LWIP_Process();(  main)     stm32f4xx_it.c     DEBUG_main();

	//----------------ADC_test------------------
	//     !!!
	HAL_GPIO_WritePin(GPIOE, S1_Pin, RESET);	//   -   1
 80041a0:	2200      	movs	r2, #0
 80041a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041a6:	4816      	ldr	r0, [pc, #88]	; (8004200 <main+0xb0>)
 80041a8:	f007 fc0e 	bl	800b9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S2_Pin, RESET);
 80041ac:	2200      	movs	r2, #0
 80041ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041b2:	4813      	ldr	r0, [pc, #76]	; (8004200 <main+0xb0>)
 80041b4:	f007 fc08 	bl	800b9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S3_Pin, RESET);
 80041b8:	2200      	movs	r2, #0
 80041ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80041be:	4810      	ldr	r0, [pc, #64]	; (8004200 <main+0xb0>)
 80041c0:	f007 fc02 	bl	800b9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S4_Pin, RESET);
 80041c4:	2200      	movs	r2, #0
 80041c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80041ca:	480d      	ldr	r0, [pc, #52]	; (8004200 <main+0xb0>)
 80041cc:	f007 fbfc 	bl	800b9c8 <HAL_GPIO_WritePin>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc, 4);		// 
 80041d0:	2204      	movs	r2, #4
 80041d2:	490c      	ldr	r1, [pc, #48]	; (8004204 <main+0xb4>)
 80041d4:	480c      	ldr	r0, [pc, #48]	; (8004208 <main+0xb8>)
 80041d6:	f005 f987 	bl	80094e8 <HAL_ADC_Start_DMA>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 80041da:	210c      	movs	r1, #12
 80041dc:	480b      	ldr	r0, [pc, #44]	; (800420c <main+0xbc>)
 80041de:	f009 f857 	bl	800d290 <HAL_TIM_OC_Start>
	//------------------------------------------

	//-------------1-WIRE_test------------------
	UpdateTempSens();
 80041e2:	f001 f8bb 	bl	800535c <UpdateTempSens>
//	HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);	//   spi  

	//----------------PWM_test------------------
	//------------------------------------------
	//---------------FATfs----------------------
	my_init_card();
 80041e6:	f004 f84b 	bl	8008280 <my_init_card>
	SEND_str("Init sd card -> success\n");
 80041ea:	4809      	ldr	r0, [pc, #36]	; (8004210 <main+0xc0>)
 80041ec:	f7fd fee0 	bl	8001fb0 <SEND_str>

		//----------------PWM_test----------------
		//----------------------------------------

		//------------------DEBUG-----------------
		DEBUG_main();
 80041f0:	f7fd fefa 	bl	8001fe8 <DEBUG_main>
		//----------------------------------------

		//--------------ReINIT_GPIO---------------
		CheckReWriteVAiDo();
 80041f4:	f7ff f8c6 	bl	8003384 <CheckReWriteVAiDo>
		//----------------------------------------

		//----------TEST_EXAMPLE_1-WIRE-----------
//		TempSensMain();
		CheckReWriteTSiDo();
 80041f8:	f7ff f956 	bl	80034a8 <CheckReWriteTSiDo>
		DEBUG_main();
 80041fc:	e7f8      	b.n	80041f0 <main+0xa0>
 80041fe:	bf00      	nop
 8004200:	40021000 	.word	0x40021000
 8004204:	200002f8 	.word	0x200002f8
 8004208:	20000820 	.word	0x20000820
 800420c:	20000c7c 	.word	0x20000c7c
 8004210:	08020ce4 	.word	0x08020ce4

08004214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b098      	sub	sp, #96	; 0x60
 8004218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800421a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800421e:	2230      	movs	r2, #48	; 0x30
 8004220:	2100      	movs	r1, #0
 8004222:	4618      	mov	r0, r3
 8004224:	f016 fd62 	bl	801acec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004228:	f107 031c 	add.w	r3, r7, #28
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	605a      	str	r2, [r3, #4]
 8004232:	609a      	str	r2, [r3, #8]
 8004234:	60da      	str	r2, [r3, #12]
 8004236:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004238:	f107 030c 	add.w	r3, r7, #12
 800423c:	2200      	movs	r2, #0
 800423e:	601a      	str	r2, [r3, #0]
 8004240:	605a      	str	r2, [r3, #4]
 8004242:	609a      	str	r2, [r3, #8]
 8004244:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004246:	2300      	movs	r3, #0
 8004248:	60bb      	str	r3, [r7, #8]
 800424a:	4b31      	ldr	r3, [pc, #196]	; (8004310 <SystemClock_Config+0xfc>)
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	4a30      	ldr	r2, [pc, #192]	; (8004310 <SystemClock_Config+0xfc>)
 8004250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004254:	6413      	str	r3, [r2, #64]	; 0x40
 8004256:	4b2e      	ldr	r3, [pc, #184]	; (8004310 <SystemClock_Config+0xfc>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800425e:	60bb      	str	r3, [r7, #8]
 8004260:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004262:	2300      	movs	r3, #0
 8004264:	607b      	str	r3, [r7, #4]
 8004266:	4b2b      	ldr	r3, [pc, #172]	; (8004314 <SystemClock_Config+0x100>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <SystemClock_Config+0x100>)
 800426c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	4b28      	ldr	r3, [pc, #160]	; (8004314 <SystemClock_Config+0x100>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800427e:	2305      	movs	r3, #5
 8004280:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004282:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004286:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004288:	2301      	movs	r3, #1
 800428a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800428c:	2302      	movs	r3, #2
 800428e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004290:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004294:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004296:	2304      	movs	r3, #4
 8004298:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 800429a:	23a8      	movs	r3, #168	; 0xa8
 800429c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800429e:	2302      	movs	r3, #2
 80042a0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80042a2:	2304      	movs	r3, #4
 80042a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042aa:	4618      	mov	r0, r3
 80042ac:	f007 fbbe 	bl	800ba2c <HAL_RCC_OscConfig>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80042b6:	f000 f8c3 	bl	8004440 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042ba:	230f      	movs	r3, #15
 80042bc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042be:	2302      	movs	r3, #2
 80042c0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042c2:	2300      	movs	r3, #0
 80042c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80042c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80042ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80042cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042d0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80042d2:	f107 031c 	add.w	r3, r7, #28
 80042d6:	2105      	movs	r1, #5
 80042d8:	4618      	mov	r0, r3
 80042da:	f007 fe17 	bl	800bf0c <HAL_RCC_ClockConfig>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80042e4:	f000 f8ac 	bl	8004440 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80042e8:	2302      	movs	r3, #2
 80042ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80042ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042f0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042f2:	f107 030c 	add.w	r3, r7, #12
 80042f6:	4618      	mov	r0, r3
 80042f8:	f008 f836 	bl	800c368 <HAL_RCCEx_PeriphCLKConfig>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8004302:	f000 f89d 	bl	8004440 <Error_Handler>
  }
}
 8004306:	bf00      	nop
 8004308:	3760      	adds	r7, #96	; 0x60
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	40023800 	.word	0x40023800
 8004314:	40007000 	.word	0x40007000

08004318 <HAL_GPIO_EXTI_Callback>:
//	{
//		UART3_RxCpltCallback();
//	}
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	4603      	mov	r3, r0
 8004320:	80fb      	strh	r3, [r7, #6]
	CheckReWriteDiDo();
 8004322:	f7fe ff73 	bl	800320c <CheckReWriteDiDo>
}
 8004326:	bf00      	nop
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <HAL_ADC_ConvCpltCallback>:
	    	flag_iput_spi2 = 1;
	    }
	}
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a1d      	ldr	r2, [pc, #116]	; (80043b4 <HAL_ADC_ConvCpltCallback+0x84>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d133      	bne.n	80043aa <HAL_ADC_ConvCpltCallback+0x7a>
    {
        adcValue[0] = Conversion_ADC1((uint16_t)adc[0]);
 8004342:	4b1d      	ldr	r3, [pc, #116]	; (80043b8 <HAL_ADC_ConvCpltCallback+0x88>)
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b29b      	uxth	r3, r3
 8004348:	4618      	mov	r0, r3
 800434a:	f7fc ff55 	bl	80011f8 <Conversion_ADC1>
 800434e:	eeb0 7a40 	vmov.f32	s14, s0
 8004352:	eef0 7a60 	vmov.f32	s15, s1
 8004356:	4b19      	ldr	r3, [pc, #100]	; (80043bc <HAL_ADC_ConvCpltCallback+0x8c>)
 8004358:	ed83 7b00 	vstr	d7, [r3]
        adcValue[1] = Conversion_ADC1((uint16_t)adc[1]);
 800435c:	4b16      	ldr	r3, [pc, #88]	; (80043b8 <HAL_ADC_ConvCpltCallback+0x88>)
 800435e:	885b      	ldrh	r3, [r3, #2]
 8004360:	b29b      	uxth	r3, r3
 8004362:	4618      	mov	r0, r3
 8004364:	f7fc ff48 	bl	80011f8 <Conversion_ADC1>
 8004368:	eeb0 7a40 	vmov.f32	s14, s0
 800436c:	eef0 7a60 	vmov.f32	s15, s1
 8004370:	4b12      	ldr	r3, [pc, #72]	; (80043bc <HAL_ADC_ConvCpltCallback+0x8c>)
 8004372:	ed83 7b02 	vstr	d7, [r3, #8]
        adcValue[2] = Conversion_ADC1((uint16_t)adc[2]);
 8004376:	4b10      	ldr	r3, [pc, #64]	; (80043b8 <HAL_ADC_ConvCpltCallback+0x88>)
 8004378:	889b      	ldrh	r3, [r3, #4]
 800437a:	b29b      	uxth	r3, r3
 800437c:	4618      	mov	r0, r3
 800437e:	f7fc ff3b 	bl	80011f8 <Conversion_ADC1>
 8004382:	eeb0 7a40 	vmov.f32	s14, s0
 8004386:	eef0 7a60 	vmov.f32	s15, s1
 800438a:	4b0c      	ldr	r3, [pc, #48]	; (80043bc <HAL_ADC_ConvCpltCallback+0x8c>)
 800438c:	ed83 7b04 	vstr	d7, [r3, #16]
        adcValue[3] = Conversion_ADC1((uint16_t)adc[3]);
 8004390:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <HAL_ADC_ConvCpltCallback+0x88>)
 8004392:	88db      	ldrh	r3, [r3, #6]
 8004394:	b29b      	uxth	r3, r3
 8004396:	4618      	mov	r0, r3
 8004398:	f7fc ff2e 	bl	80011f8 <Conversion_ADC1>
 800439c:	eeb0 7a40 	vmov.f32	s14, s0
 80043a0:	eef0 7a60 	vmov.f32	s15, s1
 80043a4:	4b05      	ldr	r3, [pc, #20]	; (80043bc <HAL_ADC_ConvCpltCallback+0x8c>)
 80043a6:	ed83 7b06 	vstr	d7, [r3, #24]
    }
}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40012000 	.word	0x40012000
 80043b8:	200002f8 	.word	0x200002f8
 80043bc:	20000300 	.word	0x20000300

080043c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
    if(htim->Instance == TIM6) //check if the interrupt comes from TIM6
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a16      	ldr	r2, [pc, #88]	; (8004428 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d11f      	bne.n	8004412 <HAL_TIM_PeriodElapsedCallback+0x52>
    {
		Time_Counter_Init++;
 80043d2:	4b16      	ldr	r3, [pc, #88]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	3301      	adds	r3, #1
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	4b14      	ldr	r3, [pc, #80]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80043dc:	701a      	strb	r2, [r3, #0]
		Time_Counter_Read++;
 80043de:	4b14      	ldr	r3, [pc, #80]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	3301      	adds	r3, #1
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	4b12      	ldr	r3, [pc, #72]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80043e8:	701a      	strb	r2, [r3, #0]

		if(Time_Counter_Init == 16)		//   0.8  (old 16: 83 to 49999)
 80043ea:	4b10      	ldr	r3, [pc, #64]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d102      	bne.n	80043f8 <HAL_TIM_PeriodElapsedCallback+0x38>
        {
	    	OneWire_Test_Flag_Init = true;
 80043f2:	4b10      	ldr	r3, [pc, #64]	; (8004434 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	701a      	strb	r2, [r3, #0]
        }
		if(Time_Counter_Read == 32)	//   1.6  (old 32: 83 to 49999))
 80043f8:	4b0d      	ldr	r3, [pc, #52]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d108      	bne.n	8004412 <HAL_TIM_PeriodElapsedCallback+0x52>
        {
	    	OneWire_Test_Flag_Read = true;
 8004400:	4b0d      	ldr	r3, [pc, #52]	; (8004438 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8004402:	2201      	movs	r2, #1
 8004404:	701a      	strb	r2, [r3, #0]

	    	Time_Counter_Init = 0;
 8004406:	4b09      	ldr	r3, [pc, #36]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004408:	2200      	movs	r2, #0
 800440a:	701a      	strb	r2, [r3, #0]
	    	Time_Counter_Read = 0;
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800440e:	2200      	movs	r2, #0
 8004410:	701a      	strb	r2, [r3, #0]
        }
    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a09      	ldr	r2, [pc, #36]	; (800443c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d101      	bne.n	8004420 <HAL_TIM_PeriodElapsedCallback+0x60>
    HAL_IncTick();
 800441c:	f004 ffdc 	bl	80093d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004420:	bf00      	nop
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40001000 	.word	0x40001000
 800442c:	20000360 	.word	0x20000360
 8004430:	20000361 	.word	0x20000361
 8004434:	20000362 	.word	0x20000362
 8004438:	20000363 	.word	0x20000363
 800443c:	40010000 	.word	0x40010000

08004440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004444:	bf00      	nop
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
	...

08004450 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	605a      	str	r2, [r3, #4]
 800445e:	609a      	str	r2, [r3, #8]
 8004460:	60da      	str	r2, [r3, #12]
 8004462:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004464:	2300      	movs	r3, #0
 8004466:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004468:	4b24      	ldr	r3, [pc, #144]	; (80044fc <MX_RTC_Init+0xac>)
 800446a:	4a25      	ldr	r2, [pc, #148]	; (8004500 <MX_RTC_Init+0xb0>)
 800446c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800446e:	4b23      	ldr	r3, [pc, #140]	; (80044fc <MX_RTC_Init+0xac>)
 8004470:	2200      	movs	r2, #0
 8004472:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004474:	4b21      	ldr	r3, [pc, #132]	; (80044fc <MX_RTC_Init+0xac>)
 8004476:	227f      	movs	r2, #127	; 0x7f
 8004478:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800447a:	4b20      	ldr	r3, [pc, #128]	; (80044fc <MX_RTC_Init+0xac>)
 800447c:	22ff      	movs	r2, #255	; 0xff
 800447e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004480:	4b1e      	ldr	r3, [pc, #120]	; (80044fc <MX_RTC_Init+0xac>)
 8004482:	2200      	movs	r2, #0
 8004484:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004486:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <MX_RTC_Init+0xac>)
 8004488:	2200      	movs	r2, #0
 800448a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800448c:	4b1b      	ldr	r3, [pc, #108]	; (80044fc <MX_RTC_Init+0xac>)
 800448e:	2200      	movs	r2, #0
 8004490:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004492:	481a      	ldr	r0, [pc, #104]	; (80044fc <MX_RTC_Init+0xac>)
 8004494:	f008 f84a 	bl	800c52c <HAL_RTC_Init>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800449e:	f7ff ffcf 	bl	8004440 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 10;
 80044a2:	230a      	movs	r3, #10
 80044a4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 34;
 80044a6:	2322      	movs	r3, #34	; 0x22
 80044a8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80044aa:	2300      	movs	r3, #0
 80044ac:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80044ae:	2300      	movs	r3, #0
 80044b0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80044b2:	2300      	movs	r3, #0
 80044b4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80044b6:	1d3b      	adds	r3, r7, #4
 80044b8:	2200      	movs	r2, #0
 80044ba:	4619      	mov	r1, r3
 80044bc:	480f      	ldr	r0, [pc, #60]	; (80044fc <MX_RTC_Init+0xac>)
 80044be:	f008 f8c6 	bl	800c64e <HAL_RTC_SetTime>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80044c8:	f7ff ffba 	bl	8004440 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 80044cc:	2302      	movs	r3, #2
 80044ce:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 80044d0:	2304      	movs	r3, #4
 80044d2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 20;
 80044d4:	2314      	movs	r3, #20
 80044d6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 21;
 80044d8:	2315      	movs	r3, #21
 80044da:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80044dc:	463b      	mov	r3, r7
 80044de:	2200      	movs	r2, #0
 80044e0:	4619      	mov	r1, r3
 80044e2:	4806      	ldr	r0, [pc, #24]	; (80044fc <MX_RTC_Init+0xac>)
 80044e4:	f008 f970 	bl	800c7c8 <HAL_RTC_SetDate>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80044ee:	f7ff ffa7 	bl	8004440 <Error_Handler>
  }

}
 80044f2:	bf00      	nop
 80044f4:	3718      	adds	r7, #24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	20000b60 	.word	0x20000b60
 8004500:	40002800 	.word	0x40002800

08004504 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a05      	ldr	r2, [pc, #20]	; (8004528 <HAL_RTC_MspInit+0x24>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d102      	bne.n	800451c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004516:	4b05      	ldr	r3, [pc, #20]	; (800452c <HAL_RTC_MspInit+0x28>)
 8004518:	2201      	movs	r2, #1
 800451a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	40002800 	.word	0x40002800
 800452c:	42470e3c 	.word	0x42470e3c

08004530 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004534:	4b17      	ldr	r3, [pc, #92]	; (8004594 <MX_SPI1_Init+0x64>)
 8004536:	4a18      	ldr	r2, [pc, #96]	; (8004598 <MX_SPI1_Init+0x68>)
 8004538:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800453a:	4b16      	ldr	r3, [pc, #88]	; (8004594 <MX_SPI1_Init+0x64>)
 800453c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004540:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004542:	4b14      	ldr	r3, [pc, #80]	; (8004594 <MX_SPI1_Init+0x64>)
 8004544:	2200      	movs	r2, #0
 8004546:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004548:	4b12      	ldr	r3, [pc, #72]	; (8004594 <MX_SPI1_Init+0x64>)
 800454a:	2200      	movs	r2, #0
 800454c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800454e:	4b11      	ldr	r3, [pc, #68]	; (8004594 <MX_SPI1_Init+0x64>)
 8004550:	2200      	movs	r2, #0
 8004552:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004554:	4b0f      	ldr	r3, [pc, #60]	; (8004594 <MX_SPI1_Init+0x64>)
 8004556:	2200      	movs	r2, #0
 8004558:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800455a:	4b0e      	ldr	r3, [pc, #56]	; (8004594 <MX_SPI1_Init+0x64>)
 800455c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004560:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004562:	4b0c      	ldr	r3, [pc, #48]	; (8004594 <MX_SPI1_Init+0x64>)
 8004564:	2210      	movs	r2, #16
 8004566:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004568:	4b0a      	ldr	r3, [pc, #40]	; (8004594 <MX_SPI1_Init+0x64>)
 800456a:	2200      	movs	r2, #0
 800456c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800456e:	4b09      	ldr	r3, [pc, #36]	; (8004594 <MX_SPI1_Init+0x64>)
 8004570:	2200      	movs	r2, #0
 8004572:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004574:	4b07      	ldr	r3, [pc, #28]	; (8004594 <MX_SPI1_Init+0x64>)
 8004576:	2200      	movs	r2, #0
 8004578:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800457a:	4b06      	ldr	r3, [pc, #24]	; (8004594 <MX_SPI1_Init+0x64>)
 800457c:	220a      	movs	r2, #10
 800457e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004580:	4804      	ldr	r0, [pc, #16]	; (8004594 <MX_SPI1_Init+0x64>)
 8004582:	f008 fa3a 	bl	800c9fa <HAL_SPI_Init>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800458c:	f7ff ff58 	bl	8004440 <Error_Handler>
  }

}
 8004590:	bf00      	nop
 8004592:	bd80      	pop	{r7, pc}
 8004594:	20000bd8 	.word	0x20000bd8
 8004598:	40013000 	.word	0x40013000

0800459c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80045a0:	4b15      	ldr	r3, [pc, #84]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045a2:	4a16      	ldr	r2, [pc, #88]	; (80045fc <MX_SPI2_Init+0x60>)
 80045a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80045a6:	4b14      	ldr	r3, [pc, #80]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80045ac:	4b12      	ldr	r3, [pc, #72]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80045b2:	4b11      	ldr	r3, [pc, #68]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80045b8:	4b0f      	ldr	r3, [pc, #60]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80045be:	4b0e      	ldr	r3, [pc, #56]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80045c4:	4b0c      	ldr	r3, [pc, #48]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045cc:	4b0a      	ldr	r3, [pc, #40]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80045d2:	4b09      	ldr	r3, [pc, #36]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045d8:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045da:	2200      	movs	r2, #0
 80045dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80045de:	4b06      	ldr	r3, [pc, #24]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045e0:	220a      	movs	r2, #10
 80045e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80045e4:	4804      	ldr	r0, [pc, #16]	; (80045f8 <MX_SPI2_Init+0x5c>)
 80045e6:	f008 fa08 	bl	800c9fa <HAL_SPI_Init>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <MX_SPI2_Init+0x58>
  {
    Error_Handler();
 80045f0:	f7ff ff26 	bl	8004440 <Error_Handler>
  }

}
 80045f4:	bf00      	nop
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	20000b80 	.word	0x20000b80
 80045fc:	40003800 	.word	0x40003800

08004600 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08c      	sub	sp, #48	; 0x30
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004608:	f107 031c 	add.w	r3, r7, #28
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a45      	ldr	r2, [pc, #276]	; (8004734 <HAL_SPI_MspInit+0x134>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d12c      	bne.n	800467c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004622:	2300      	movs	r3, #0
 8004624:	61bb      	str	r3, [r7, #24]
 8004626:	4b44      	ldr	r3, [pc, #272]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462a:	4a43      	ldr	r2, [pc, #268]	; (8004738 <HAL_SPI_MspInit+0x138>)
 800462c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004630:	6453      	str	r3, [r2, #68]	; 0x44
 8004632:	4b41      	ldr	r3, [pc, #260]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004636:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800463a:	61bb      	str	r3, [r7, #24]
 800463c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	4b3d      	ldr	r3, [pc, #244]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004646:	4a3c      	ldr	r2, [pc, #240]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004648:	f043 0302 	orr.w	r3, r3, #2
 800464c:	6313      	str	r3, [r2, #48]	; 0x30
 800464e:	4b3a      	ldr	r3, [pc, #232]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MISO_Pin|MOSI_Pin;
 800465a:	2338      	movs	r3, #56	; 0x38
 800465c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800465e:	2302      	movs	r3, #2
 8004660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004662:	2300      	movs	r3, #0
 8004664:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004666:	2303      	movs	r3, #3
 8004668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800466a:	2305      	movs	r3, #5
 800466c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800466e:	f107 031c 	add.w	r3, r7, #28
 8004672:	4619      	mov	r1, r3
 8004674:	4831      	ldr	r0, [pc, #196]	; (800473c <HAL_SPI_MspInit+0x13c>)
 8004676:	f006 fff3 	bl	800b660 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800467a:	e057      	b.n	800472c <HAL_SPI_MspInit+0x12c>
  else if(spiHandle->Instance==SPI2)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a2f      	ldr	r2, [pc, #188]	; (8004740 <HAL_SPI_MspInit+0x140>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d152      	bne.n	800472c <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	613b      	str	r3, [r7, #16]
 800468a:	4b2b      	ldr	r3, [pc, #172]	; (8004738 <HAL_SPI_MspInit+0x138>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	4a2a      	ldr	r2, [pc, #168]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004694:	6413      	str	r3, [r2, #64]	; 0x40
 8004696:	4b28      	ldr	r3, [pc, #160]	; (8004738 <HAL_SPI_MspInit+0x138>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800469e:	613b      	str	r3, [r7, #16]
 80046a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	60fb      	str	r3, [r7, #12]
 80046a6:	4b24      	ldr	r3, [pc, #144]	; (8004738 <HAL_SPI_MspInit+0x138>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	4a23      	ldr	r2, [pc, #140]	; (8004738 <HAL_SPI_MspInit+0x138>)
 80046ac:	f043 0304 	orr.w	r3, r3, #4
 80046b0:	6313      	str	r3, [r2, #48]	; 0x30
 80046b2:	4b21      	ldr	r3, [pc, #132]	; (8004738 <HAL_SPI_MspInit+0x138>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	f003 0304 	and.w	r3, r3, #4
 80046ba:	60fb      	str	r3, [r7, #12]
 80046bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046be:	2300      	movs	r3, #0
 80046c0:	60bb      	str	r3, [r7, #8]
 80046c2:	4b1d      	ldr	r3, [pc, #116]	; (8004738 <HAL_SPI_MspInit+0x138>)
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	4a1c      	ldr	r2, [pc, #112]	; (8004738 <HAL_SPI_MspInit+0x138>)
 80046c8:	f043 0302 	orr.w	r3, r3, #2
 80046cc:	6313      	str	r3, [r2, #48]	; 0x30
 80046ce:	4b1a      	ldr	r3, [pc, #104]	; (8004738 <HAL_SPI_MspInit+0x138>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	60bb      	str	r3, [r7, #8]
 80046d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MISO_M_Pin|MOSI_M_Pin;
 80046da:	230c      	movs	r3, #12
 80046dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046de:	2302      	movs	r3, #2
 80046e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e2:	2300      	movs	r3, #0
 80046e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046e6:	2303      	movs	r3, #3
 80046e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046ea:	2305      	movs	r3, #5
 80046ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046ee:	f107 031c 	add.w	r3, r7, #28
 80046f2:	4619      	mov	r1, r3
 80046f4:	4813      	ldr	r0, [pc, #76]	; (8004744 <HAL_SPI_MspInit+0x144>)
 80046f6:	f006 ffb3 	bl	800b660 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCK_M_Pin;
 80046fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004700:	2302      	movs	r3, #2
 8004702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004704:	2300      	movs	r3, #0
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004708:	2303      	movs	r3, #3
 800470a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800470c:	2305      	movs	r3, #5
 800470e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCK_M_GPIO_Port, &GPIO_InitStruct);
 8004710:	f107 031c 	add.w	r3, r7, #28
 8004714:	4619      	mov	r1, r3
 8004716:	4809      	ldr	r0, [pc, #36]	; (800473c <HAL_SPI_MspInit+0x13c>)
 8004718:	f006 ffa2 	bl	800b660 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800471c:	2200      	movs	r2, #0
 800471e:	2100      	movs	r1, #0
 8004720:	2024      	movs	r0, #36	; 0x24
 8004722:	f005 fb3f 	bl	8009da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004726:	2024      	movs	r0, #36	; 0x24
 8004728:	f005 fb58 	bl	8009ddc <HAL_NVIC_EnableIRQ>
}
 800472c:	bf00      	nop
 800472e:	3730      	adds	r7, #48	; 0x30
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40013000 	.word	0x40013000
 8004738:	40023800 	.word	0x40023800
 800473c:	40020400 	.word	0x40020400
 8004740:	40003800 	.word	0x40003800
 8004744:	40020800 	.word	0x40020800

08004748 <ReWriteOCD>:
//char trans_str[64] = {0,};


//       
void ReWriteOCD(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
	if(Status_OCD[0])
 800474c:	4b40      	ldr	r3, [pc, #256]	; (8004850 <ReWriteOCD+0x108>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <ReWriteOCD+0x18>
		HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, SET);
 8004754:	2201      	movs	r2, #1
 8004756:	2101      	movs	r1, #1
 8004758:	483e      	ldr	r0, [pc, #248]	; (8004854 <ReWriteOCD+0x10c>)
 800475a:	f007 f935 	bl	800b9c8 <HAL_GPIO_WritePin>
 800475e:	e004      	b.n	800476a <ReWriteOCD+0x22>
	else
		HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, RESET);
 8004760:	2200      	movs	r2, #0
 8004762:	2101      	movs	r1, #1
 8004764:	483b      	ldr	r0, [pc, #236]	; (8004854 <ReWriteOCD+0x10c>)
 8004766:	f007 f92f 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[1])
 800476a:	4b39      	ldr	r3, [pc, #228]	; (8004850 <ReWriteOCD+0x108>)
 800476c:	785b      	ldrb	r3, [r3, #1]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d005      	beq.n	800477e <ReWriteOCD+0x36>
		HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, SET);
 8004772:	2201      	movs	r2, #1
 8004774:	2101      	movs	r1, #1
 8004776:	4838      	ldr	r0, [pc, #224]	; (8004858 <ReWriteOCD+0x110>)
 8004778:	f007 f926 	bl	800b9c8 <HAL_GPIO_WritePin>
 800477c:	e004      	b.n	8004788 <ReWriteOCD+0x40>
	else
		HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, RESET);
 800477e:	2200      	movs	r2, #0
 8004780:	2101      	movs	r1, #1
 8004782:	4835      	ldr	r0, [pc, #212]	; (8004858 <ReWriteOCD+0x110>)
 8004784:	f007 f920 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[2])
 8004788:	4b31      	ldr	r3, [pc, #196]	; (8004850 <ReWriteOCD+0x108>)
 800478a:	789b      	ldrb	r3, [r3, #2]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d005      	beq.n	800479c <ReWriteOCD+0x54>
		HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, SET);
 8004790:	2201      	movs	r2, #1
 8004792:	2102      	movs	r1, #2
 8004794:	4830      	ldr	r0, [pc, #192]	; (8004858 <ReWriteOCD+0x110>)
 8004796:	f007 f917 	bl	800b9c8 <HAL_GPIO_WritePin>
 800479a:	e004      	b.n	80047a6 <ReWriteOCD+0x5e>
	else
		HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, RESET);
 800479c:	2200      	movs	r2, #0
 800479e:	2102      	movs	r1, #2
 80047a0:	482d      	ldr	r0, [pc, #180]	; (8004858 <ReWriteOCD+0x110>)
 80047a2:	f007 f911 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[3])
 80047a6:	4b2a      	ldr	r3, [pc, #168]	; (8004850 <ReWriteOCD+0x108>)
 80047a8:	78db      	ldrb	r3, [r3, #3]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d005      	beq.n	80047ba <ReWriteOCD+0x72>
		HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, SET);
 80047ae:	2201      	movs	r2, #1
 80047b0:	2180      	movs	r1, #128	; 0x80
 80047b2:	482a      	ldr	r0, [pc, #168]	; (800485c <ReWriteOCD+0x114>)
 80047b4:	f007 f908 	bl	800b9c8 <HAL_GPIO_WritePin>
 80047b8:	e004      	b.n	80047c4 <ReWriteOCD+0x7c>
	else
		HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, RESET);
 80047ba:	2200      	movs	r2, #0
 80047bc:	2180      	movs	r1, #128	; 0x80
 80047be:	4827      	ldr	r0, [pc, #156]	; (800485c <ReWriteOCD+0x114>)
 80047c0:	f007 f902 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[4])
 80047c4:	4b22      	ldr	r3, [pc, #136]	; (8004850 <ReWriteOCD+0x108>)
 80047c6:	791b      	ldrb	r3, [r3, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d006      	beq.n	80047da <ReWriteOCD+0x92>
		HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, SET);
 80047cc:	2201      	movs	r2, #1
 80047ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047d2:	4822      	ldr	r0, [pc, #136]	; (800485c <ReWriteOCD+0x114>)
 80047d4:	f007 f8f8 	bl	800b9c8 <HAL_GPIO_WritePin>
 80047d8:	e005      	b.n	80047e6 <ReWriteOCD+0x9e>
	else
		HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, RESET);
 80047da:	2200      	movs	r2, #0
 80047dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047e0:	481e      	ldr	r0, [pc, #120]	; (800485c <ReWriteOCD+0x114>)
 80047e2:	f007 f8f1 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[5])
 80047e6:	4b1a      	ldr	r3, [pc, #104]	; (8004850 <ReWriteOCD+0x108>)
 80047e8:	795b      	ldrb	r3, [r3, #5]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d006      	beq.n	80047fc <ReWriteOCD+0xb4>
		HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, SET);
 80047ee:	2201      	movs	r2, #1
 80047f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047f4:	4819      	ldr	r0, [pc, #100]	; (800485c <ReWriteOCD+0x114>)
 80047f6:	f007 f8e7 	bl	800b9c8 <HAL_GPIO_WritePin>
 80047fa:	e005      	b.n	8004808 <ReWriteOCD+0xc0>
	else
		HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, RESET);
 80047fc:	2200      	movs	r2, #0
 80047fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004802:	4816      	ldr	r0, [pc, #88]	; (800485c <ReWriteOCD+0x114>)
 8004804:	f007 f8e0 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[6])
 8004808:	4b11      	ldr	r3, [pc, #68]	; (8004850 <ReWriteOCD+0x108>)
 800480a:	799b      	ldrb	r3, [r3, #6]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d006      	beq.n	800481e <ReWriteOCD+0xd6>
		HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, SET);
 8004810:	2201      	movs	r2, #1
 8004812:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004816:	4811      	ldr	r0, [pc, #68]	; (800485c <ReWriteOCD+0x114>)
 8004818:	f007 f8d6 	bl	800b9c8 <HAL_GPIO_WritePin>
 800481c:	e005      	b.n	800482a <ReWriteOCD+0xe2>
	else
		HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, RESET);
 800481e:	2200      	movs	r2, #0
 8004820:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004824:	480d      	ldr	r0, [pc, #52]	; (800485c <ReWriteOCD+0x114>)
 8004826:	f007 f8cf 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(Status_OCD[7])
 800482a:	4b09      	ldr	r3, [pc, #36]	; (8004850 <ReWriteOCD+0x108>)
 800482c:	79db      	ldrb	r3, [r3, #7]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d006      	beq.n	8004840 <ReWriteOCD+0xf8>
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, SET);
 8004832:	2201      	movs	r2, #1
 8004834:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004838:	4808      	ldr	r0, [pc, #32]	; (800485c <ReWriteOCD+0x114>)
 800483a:	f007 f8c5 	bl	800b9c8 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
}
 800483e:	e005      	b.n	800484c <ReWriteOCD+0x104>
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
 8004840:	2200      	movs	r2, #0
 8004842:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004846:	4805      	ldr	r0, [pc, #20]	; (800485c <ReWriteOCD+0x114>)
 8004848:	f007 f8be 	bl	800b9c8 <HAL_GPIO_WritePin>
}
 800484c:	bf00      	nop
 800484e:	bd80      	pop	{r7, pc}
 8004850:	20000374 	.word	0x20000374
 8004854:	40020000 	.word	0x40020000
 8004858:	40020400 	.word	0x40020400
 800485c:	40021000 	.word	0x40021000

08004860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004866:	2300      	movs	r3, #0
 8004868:	607b      	str	r3, [r7, #4]
 800486a:	4b10      	ldr	r3, [pc, #64]	; (80048ac <HAL_MspInit+0x4c>)
 800486c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486e:	4a0f      	ldr	r2, [pc, #60]	; (80048ac <HAL_MspInit+0x4c>)
 8004870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004874:	6453      	str	r3, [r2, #68]	; 0x44
 8004876:	4b0d      	ldr	r3, [pc, #52]	; (80048ac <HAL_MspInit+0x4c>)
 8004878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800487e:	607b      	str	r3, [r7, #4]
 8004880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004882:	2300      	movs	r3, #0
 8004884:	603b      	str	r3, [r7, #0]
 8004886:	4b09      	ldr	r3, [pc, #36]	; (80048ac <HAL_MspInit+0x4c>)
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	4a08      	ldr	r2, [pc, #32]	; (80048ac <HAL_MspInit+0x4c>)
 800488c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004890:	6413      	str	r3, [r2, #64]	; 0x40
 8004892:	4b06      	ldr	r3, [pc, #24]	; (80048ac <HAL_MspInit+0x4c>)
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800489a:	603b      	str	r3, [r7, #0]
 800489c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40023800 	.word	0x40023800

080048b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08c      	sub	sp, #48	; 0x30
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80048b8:	2300      	movs	r3, #0
 80048ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80048bc:	2300      	movs	r3, #0
 80048be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80048c0:	2200      	movs	r2, #0
 80048c2:	6879      	ldr	r1, [r7, #4]
 80048c4:	2019      	movs	r0, #25
 80048c6:	f005 fa6d 	bl	8009da4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80048ca:	2019      	movs	r0, #25
 80048cc:	f005 fa86 	bl	8009ddc <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80048d0:	2300      	movs	r3, #0
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	4b1f      	ldr	r3, [pc, #124]	; (8004954 <HAL_InitTick+0xa4>)
 80048d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d8:	4a1e      	ldr	r2, [pc, #120]	; (8004954 <HAL_InitTick+0xa4>)
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	6453      	str	r3, [r2, #68]	; 0x44
 80048e0:	4b1c      	ldr	r3, [pc, #112]	; (8004954 <HAL_InitTick+0xa4>)
 80048e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80048ec:	f107 0210 	add.w	r2, r7, #16
 80048f0:	f107 0314 	add.w	r3, r7, #20
 80048f4:	4611      	mov	r1, r2
 80048f6:	4618      	mov	r0, r3
 80048f8:	f007 fd04 	bl	800c304 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80048fc:	f007 fcee 	bl	800c2dc <HAL_RCC_GetPCLK2Freq>
 8004900:	4603      	mov	r3, r0
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004908:	4a13      	ldr	r2, [pc, #76]	; (8004958 <HAL_InitTick+0xa8>)
 800490a:	fba2 2303 	umull	r2, r3, r2, r3
 800490e:	0c9b      	lsrs	r3, r3, #18
 8004910:	3b01      	subs	r3, #1
 8004912:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004914:	4b11      	ldr	r3, [pc, #68]	; (800495c <HAL_InitTick+0xac>)
 8004916:	4a12      	ldr	r2, [pc, #72]	; (8004960 <HAL_InitTick+0xb0>)
 8004918:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800491a:	4b10      	ldr	r3, [pc, #64]	; (800495c <HAL_InitTick+0xac>)
 800491c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004920:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004922:	4a0e      	ldr	r2, [pc, #56]	; (800495c <HAL_InitTick+0xac>)
 8004924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004926:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004928:	4b0c      	ldr	r3, [pc, #48]	; (800495c <HAL_InitTick+0xac>)
 800492a:	2200      	movs	r2, #0
 800492c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800492e:	4b0b      	ldr	r3, [pc, #44]	; (800495c <HAL_InitTick+0xac>)
 8004930:	2200      	movs	r2, #0
 8004932:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004934:	4809      	ldr	r0, [pc, #36]	; (800495c <HAL_InitTick+0xac>)
 8004936:	f008 fc31 	bl	800d19c <HAL_TIM_Base_Init>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d104      	bne.n	800494a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004940:	4806      	ldr	r0, [pc, #24]	; (800495c <HAL_InitTick+0xac>)
 8004942:	f008 fc56 	bl	800d1f2 <HAL_TIM_Base_Start_IT>
 8004946:	4603      	mov	r3, r0
 8004948:	e000      	b.n	800494c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
}
 800494c:	4618      	mov	r0, r3
 800494e:	3730      	adds	r7, #48	; 0x30
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	40023800 	.word	0x40023800
 8004958:	431bde83 	.word	0x431bde83
 800495c:	20000c30 	.word	0x20000c30
 8004960:	40010000 	.word	0x40010000

08004964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004968:	bf00      	nop
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004972:	b480      	push	{r7}
 8004974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004976:	e7fe      	b.n	8004976 <HardFault_Handler+0x4>

08004978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800497c:	e7fe      	b.n	800497c <MemManage_Handler+0x4>

0800497e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800497e:	b480      	push	{r7}
 8004980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004982:	e7fe      	b.n	8004982 <BusFault_Handler+0x4>

08004984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004988:	e7fe      	b.n	8004988 <UsageFault_Handler+0x4>

0800498a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800498a:	b480      	push	{r7}
 800498c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800498e:	bf00      	nop
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004998:	b480      	push	{r7}
 800499a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800499c:	bf00      	nop
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049a6:	b480      	push	{r7}
 80049a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049aa:	bf00      	nop
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049b8:	bf00      	nop
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
	...

080049c4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 80049c8:	4802      	ldr	r0, [pc, #8]	; (80049d4 <DMA1_Stream2_IRQHandler+0x10>)
 80049ca:	f005 fb3d 	bl	800a048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80049ce:	bf00      	nop
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000e5c 	.word	0x20000e5c

080049d8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80049dc:	4802      	ldr	r0, [pc, #8]	; (80049e8 <DMA1_Stream4_IRQHandler+0x10>)
 80049de:	f005 fb33 	bl	800a048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80049e2:	bf00      	nop
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000d5c 	.word	0x20000d5c

080049ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80049f0:	4802      	ldr	r0, [pc, #8]	; (80049fc <DMA1_Stream5_IRQHandler+0x10>)
 80049f2:	f005 fb29 	bl	800a048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80049f6:	bf00      	nop
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	20000dbc 	.word	0x20000dbc

08004a00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004a04:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004a08:	f006 fff8 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004a0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004a10:	f006 fff4 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004a14:	bf00      	nop
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004a1c:	4802      	ldr	r0, [pc, #8]	; (8004a28 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004a1e:	f008 fdb3 	bl	800d588 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004a22:	bf00      	nop
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20000c30 	.word	0x20000c30

08004a2c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004a30:	4802      	ldr	r0, [pc, #8]	; (8004a3c <SPI2_IRQHandler+0x10>)
 8004a32:	f008 f9e9 	bl	800ce08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004a36:	bf00      	nop
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000b80 	.word	0x20000b80

08004a40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(((huart1.Instance->SR & USART_SR_RXNE) != RESET) && ((huart1.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8004a46:	4b18      	ldr	r3, [pc, #96]	; (8004aa8 <USART1_IRQHandler+0x68>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0320 	and.w	r3, r3, #32
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d022      	beq.n	8004a9a <USART1_IRQHandler+0x5a>
 8004a54:	4b14      	ldr	r3, [pc, #80]	; (8004aa8 <USART1_IRQHandler+0x68>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f003 0320 	and.w	r3, r3, #32
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d01b      	beq.n	8004a9a <USART1_IRQHandler+0x5a>
	{
		uint8_t rbyte = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF); //    
 8004a62:	4b11      	ldr	r3, [pc, #68]	; (8004aa8 <USART1_IRQHandler+0x68>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	71fb      	strb	r3, [r7, #7]
		gsm_rx_buffer_index_t i = (uint16_t)(gsm_rx_buffer_head + 1) % GSM_RX_BUFFER_SIZE;
 8004a6a:	4b10      	ldr	r3, [pc, #64]	; (8004aac <USART1_IRQHandler+0x6c>)
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	3301      	adds	r3, #1
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a78:	71bb      	strb	r3, [r7, #6]

		if(i != gsm_rx_buffer_tail)
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	; (8004ab0 <USART1_IRQHandler+0x70>)
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	79ba      	ldrb	r2, [r7, #6]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d009      	beq.n	8004a9a <USART1_IRQHandler+0x5a>
		{
			gsm_rx_buffer[gsm_rx_buffer_head] = rbyte;
 8004a86:	4b09      	ldr	r3, [pc, #36]	; (8004aac <USART1_IRQHandler+0x6c>)
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4a09      	ldr	r2, [pc, #36]	; (8004ab4 <USART1_IRQHandler+0x74>)
 8004a90:	79fb      	ldrb	r3, [r7, #7]
 8004a92:	5453      	strb	r3, [r2, r1]
			gsm_rx_buffer_head = i;
 8004a94:	4a05      	ldr	r2, [pc, #20]	; (8004aac <USART1_IRQHandler+0x6c>)
 8004a96:	79bb      	ldrb	r3, [r7, #6]
 8004a98:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 8004a9a:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	20000efc 	.word	0x20000efc
 8004aac:	20000380 	.word	0x20000380
 8004ab0:	20000381 	.word	0x20000381
 8004ab4:	20000384 	.word	0x20000384

08004ab8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(((huart2.Instance->SR & USART_SR_RXNE) != RESET) && ((huart2.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8004abe:	4b18      	ldr	r3, [pc, #96]	; (8004b20 <USART2_IRQHandler+0x68>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0320 	and.w	r3, r3, #32
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d022      	beq.n	8004b12 <USART2_IRQHandler+0x5a>
 8004acc:	4b14      	ldr	r3, [pc, #80]	; (8004b20 <USART2_IRQHandler+0x68>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	f003 0320 	and.w	r3, r3, #32
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d01b      	beq.n	8004b12 <USART2_IRQHandler+0x5a>
	{
		uint8_t rbyte = (uint8_t)(huart2.Instance->DR & (uint8_t)0x00FF); //    
 8004ada:	4b11      	ldr	r3, [pc, #68]	; (8004b20 <USART2_IRQHandler+0x68>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	71fb      	strb	r3, [r7, #7]
		rs485_rx_buffer_index_t i = (uint16_t)(rs485_rx_buffer_head + 1) % RS485_RX_BUFFER_SIZE;
 8004ae2:	4b10      	ldr	r3, [pc, #64]	; (8004b24 <USART2_IRQHandler+0x6c>)
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	3301      	adds	r3, #1
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004af0:	71bb      	strb	r3, [r7, #6]

		if(i != rs485_rx_buffer_tail)
 8004af2:	4b0d      	ldr	r3, [pc, #52]	; (8004b28 <USART2_IRQHandler+0x70>)
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	79ba      	ldrb	r2, [r7, #6]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d009      	beq.n	8004b12 <USART2_IRQHandler+0x5a>
		{
			rs485_rx_buffer[rs485_rx_buffer_head] = rbyte;
 8004afe:	4b09      	ldr	r3, [pc, #36]	; (8004b24 <USART2_IRQHandler+0x6c>)
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	4619      	mov	r1, r3
 8004b06:	4a09      	ldr	r2, [pc, #36]	; (8004b2c <USART2_IRQHandler+0x74>)
 8004b08:	79fb      	ldrb	r3, [r7, #7]
 8004b0a:	5453      	strb	r3, [r2, r1]
			rs485_rx_buffer_head = i;
 8004b0c:	4a05      	ldr	r2, [pc, #20]	; (8004b24 <USART2_IRQHandler+0x6c>)
 8004b0e:	79bb      	ldrb	r3, [r7, #6]
 8004b10:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 8004b12:	bf00      	nop
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	20000f3c 	.word	0x20000f3c
 8004b24:	20000408 	.word	0x20000408
 8004b28:	20000409 	.word	0x20000409
 8004b2c:	2000040c 	.word	0x2000040c

08004b30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
//    USART(   Ethernet)

	if(((huart3.Instance->SR & USART_SR_RXNE) != RESET) && ((huart3.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8004b36:	4b18      	ldr	r3, [pc, #96]	; (8004b98 <USART3_IRQHandler+0x68>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0320 	and.w	r3, r3, #32
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d022      	beq.n	8004b8a <USART3_IRQHandler+0x5a>
 8004b44:	4b14      	ldr	r3, [pc, #80]	; (8004b98 <USART3_IRQHandler+0x68>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f003 0320 	and.w	r3, r3, #32
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d01b      	beq.n	8004b8a <USART3_IRQHandler+0x5a>
	{
		uint8_t rbyte = (uint8_t)(huart3.Instance->DR & (uint8_t)0x00FF); //    
 8004b52:	4b11      	ldr	r3, [pc, #68]	; (8004b98 <USART3_IRQHandler+0x68>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_index_t i = (uint16_t)(dbg_rx_buffer_head + 1) % DBG_RX_BUFFER_SIZE;
 8004b5a:	4b10      	ldr	r3, [pc, #64]	; (8004b9c <USART3_IRQHandler+0x6c>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	3301      	adds	r3, #1
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b68:	71bb      	strb	r3, [r7, #6]

		if(i != dbg_rx_buffer_tail)
 8004b6a:	4b0d      	ldr	r3, [pc, #52]	; (8004ba0 <USART3_IRQHandler+0x70>)
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	79ba      	ldrb	r2, [r7, #6]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d009      	beq.n	8004b8a <USART3_IRQHandler+0x5a>
		{
			dbg_rx_buffer[dbg_rx_buffer_head] = rbyte;
 8004b76:	4b09      	ldr	r3, [pc, #36]	; (8004b9c <USART3_IRQHandler+0x6c>)
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4a09      	ldr	r2, [pc, #36]	; (8004ba4 <USART3_IRQHandler+0x74>)
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	5453      	strb	r3, [r2, r1]
			dbg_rx_buffer_head = i;
 8004b84:	4a05      	ldr	r2, [pc, #20]	; (8004b9c <USART3_IRQHandler+0x6c>)
 8004b86:	79bb      	ldrb	r3, [r7, #6]
 8004b88:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 8004b8a:	bf00      	nop
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004b8c:	370c      	adds	r7, #12
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	20000ebc 	.word	0x20000ebc
 8004b9c:	200003c4 	.word	0x200003c4
 8004ba0:	200003c5 	.word	0x200003c5
 8004ba4:	200003c8 	.word	0x200003c8

08004ba8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004bac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004bb0:	f006 ff24 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8004bb4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004bb8:	f006 ff20 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004bbc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004bc0:	f006 ff1c 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004bc4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004bc8:	f006 ff18 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004bcc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004bd0:	f006 ff14 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004bd4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004bd8:	f006 ff10 	bl	800b9fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004bdc:	bf00      	nop
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8004be4:	4802      	ldr	r0, [pc, #8]	; (8004bf0 <DMA1_Stream7_IRQHandler+0x10>)
 8004be6:	f005 fa2f 	bl	800a048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004bea:	bf00      	nop
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	20000cbc 	.word	0x20000cbc

08004bf4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004bf8:	4802      	ldr	r0, [pc, #8]	; (8004c04 <TIM6_DAC_IRQHandler+0x10>)
 8004bfa:	f008 fcc5 	bl	800d588 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004bfe:	bf00      	nop
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	20000e1c 	.word	0x20000e1c

08004c08 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c0c:	4802      	ldr	r0, [pc, #8]	; (8004c18 <DMA2_Stream0_IRQHandler+0x10>)
 8004c0e:	f005 fa1b 	bl	800a048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004c12:	bf00      	nop
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	20000868 	.word	0x20000868

08004c1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
	return 1;
 8004c20:	2301      	movs	r3, #1
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <_kill>:

int _kill(int pid, int sig)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004c36:	4b05      	ldr	r3, [pc, #20]	; (8004c4c <_kill+0x20>)
 8004c38:	2216      	movs	r2, #22
 8004c3a:	601a      	str	r2, [r3, #0]
	return -1;
 8004c3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr
 8004c4c:	20007888 	.word	0x20007888

08004c50 <_exit>:

void _exit (int status)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004c58:	f04f 31ff 	mov.w	r1, #4294967295
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f7ff ffe5 	bl	8004c2c <_kill>
	while (1) {}		/* Make sure we hang here */
 8004c62:	e7fe      	b.n	8004c62 <_exit+0x12>

08004c64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	e00a      	b.n	8004c8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004c76:	f3af 8000 	nop.w
 8004c7a:	4601      	mov	r1, r0
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	1c5a      	adds	r2, r3, #1
 8004c80:	60ba      	str	r2, [r7, #8]
 8004c82:	b2ca      	uxtb	r2, r1
 8004c84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	dbf0      	blt.n	8004c76 <_read+0x12>
	}

return len;
 8004c94:	687b      	ldr	r3, [r7, #4]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3718      	adds	r7, #24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b086      	sub	sp, #24
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	60f8      	str	r0, [r7, #12]
 8004ca6:	60b9      	str	r1, [r7, #8]
 8004ca8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004caa:	2300      	movs	r3, #0
 8004cac:	617b      	str	r3, [r7, #20]
 8004cae:	e009      	b.n	8004cc4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	1c5a      	adds	r2, r3, #1
 8004cb4:	60ba      	str	r2, [r7, #8]
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	617b      	str	r3, [r7, #20]
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	dbf1      	blt.n	8004cb0 <_write+0x12>
	}
	return len;
 8004ccc:	687b      	ldr	r3, [r7, #4]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <_close>:

int _close(int file)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b083      	sub	sp, #12
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
	return -1;
 8004cde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b083      	sub	sp, #12
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
 8004cf6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004cfe:	605a      	str	r2, [r3, #4]
	return 0;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr

08004d0e <_isatty>:

int _isatty(int file)
{
 8004d0e:	b480      	push	{r7}
 8004d10:	b083      	sub	sp, #12
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
	return 1;
 8004d16:	2301      	movs	r3, #1
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
	return 0;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3714      	adds	r7, #20
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
	...

08004d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b087      	sub	sp, #28
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d48:	4a14      	ldr	r2, [pc, #80]	; (8004d9c <_sbrk+0x5c>)
 8004d4a:	4b15      	ldr	r3, [pc, #84]	; (8004da0 <_sbrk+0x60>)
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d54:	4b13      	ldr	r3, [pc, #76]	; (8004da4 <_sbrk+0x64>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d102      	bne.n	8004d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d5c:	4b11      	ldr	r3, [pc, #68]	; (8004da4 <_sbrk+0x64>)
 8004d5e:	4a12      	ldr	r2, [pc, #72]	; (8004da8 <_sbrk+0x68>)
 8004d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d62:	4b10      	ldr	r3, [pc, #64]	; (8004da4 <_sbrk+0x64>)
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4413      	add	r3, r2
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d205      	bcs.n	8004d7c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8004d70:	4b0e      	ldr	r3, [pc, #56]	; (8004dac <_sbrk+0x6c>)
 8004d72:	220c      	movs	r2, #12
 8004d74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d76:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7a:	e009      	b.n	8004d90 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d7c:	4b09      	ldr	r3, [pc, #36]	; (8004da4 <_sbrk+0x64>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d82:	4b08      	ldr	r3, [pc, #32]	; (8004da4 <_sbrk+0x64>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4413      	add	r3, r2
 8004d8a:	4a06      	ldr	r2, [pc, #24]	; (8004da4 <_sbrk+0x64>)
 8004d8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	371c      	adds	r7, #28
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	20020000 	.word	0x20020000
 8004da0:	00004000 	.word	0x00004000
 8004da4:	2000037c 	.word	0x2000037c
 8004da8:	20007898 	.word	0x20007898
 8004dac:	20007888 	.word	0x20007888

08004db0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004db4:	4b08      	ldr	r3, [pc, #32]	; (8004dd8 <SystemInit+0x28>)
 8004db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dba:	4a07      	ldr	r2, [pc, #28]	; (8004dd8 <SystemInit+0x28>)
 8004dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004dc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004dc4:	4b04      	ldr	r3, [pc, #16]	; (8004dd8 <SystemInit+0x28>)
 8004dc6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004dca:	609a      	str	r2, [r3, #8]
#endif
}
 8004dcc:	bf00      	nop
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	e000ed00 	.word	0xe000ed00

08004ddc <sensors_Reset>:
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
}
//--------------------------------------------------
uint8_t sensors_Reset(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
	uint16_t status;

	SET_LOW;					// 
 8004de2:	4b13      	ldr	r3, [pc, #76]	; (8004e30 <sensors_Reset+0x54>)
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	4a12      	ldr	r2, [pc, #72]	; (8004e30 <sensors_Reset+0x54>)
 8004de8:	f023 0301 	bic.w	r3, r3, #1
 8004dec:	6153      	str	r3, [r2, #20]
	delay_micros(480);			//    480 
 8004dee:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8004df2:	f7fd fa4d 	bl	8002290 <delay_micros>
	SET_HIGH;					// 
 8004df6:	4b0e      	ldr	r3, [pc, #56]	; (8004e30 <sensors_Reset+0x54>)
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	4a0d      	ldr	r2, [pc, #52]	; (8004e30 <sensors_Reset+0x54>)
 8004dfc:	f043 0301 	orr.w	r3, r3, #1
 8004e00:	6153      	str	r3, [r2, #20]
	delay_micros(60);			//    60 
 8004e02:	203c      	movs	r0, #60	; 0x3c
 8004e04:	f7fd fa44 	bl	8002290 <delay_micros>
	status = GET_STATUS_PIN;	// 
 8004e08:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <sensors_Reset+0x54>)
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	80fb      	strh	r3, [r7, #6]
	delay_micros(480);			//    480 
 8004e14:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8004e18:	f7fd fa3a 	bl	8002290 <delay_micros>
  	  	  	  	  	  	  		//(    ,       )
	return (status ? 1 : 0);	// 
 8004e1c:	88fb      	ldrh	r3, [r7, #6]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	bf14      	ite	ne
 8004e22:	2301      	movne	r3, #1
 8004e24:	2300      	moveq	r3, #0
 8004e26:	b2db      	uxtb	r3, r3
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3708      	adds	r7, #8
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40020c00 	.word	0x40020c00

08004e34 <sensors_ReadBit>:
//----------------------------------------------------------
uint8_t sensors_ReadBit(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
	uint8_t bit = 0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	71fb      	strb	r3, [r7, #7]

	SET_LOW;							// 
 8004e3e:	4b12      	ldr	r3, [pc, #72]	; (8004e88 <sensors_ReadBit+0x54>)
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	4a11      	ldr	r2, [pc, #68]	; (8004e88 <sensors_ReadBit+0x54>)
 8004e44:	f023 0301 	bic.w	r3, r3, #1
 8004e48:	6153      	str	r3, [r2, #20]
	delay_micros(1);
 8004e4a:	2001      	movs	r0, #1
 8004e4c:	f7fd fa20 	bl	8002290 <delay_micros>
	SET_HIGH;							// 
 8004e50:	4b0d      	ldr	r3, [pc, #52]	; (8004e88 <sensors_ReadBit+0x54>)
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	4a0c      	ldr	r2, [pc, #48]	; (8004e88 <sensors_ReadBit+0x54>)
 8004e56:	f043 0301 	orr.w	r3, r3, #1
 8004e5a:	6153      	str	r3, [r2, #20]
	delay_micros(14);
 8004e5c:	200e      	movs	r0, #14
 8004e5e:	f7fd fa17 	bl	8002290 <delay_micros>
	bit = (GET_STATUS_PIN ? 1 : 0);		// 
 8004e62:	4b09      	ldr	r3, [pc, #36]	; (8004e88 <sensors_ReadBit+0x54>)
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	bf14      	ite	ne
 8004e6e:	2301      	movne	r3, #1
 8004e70:	2300      	moveq	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	71fb      	strb	r3, [r7, #7]
	delay_micros(45);
 8004e76:	202d      	movs	r0, #45	; 0x2d
 8004e78:	f7fd fa0a 	bl	8002290 <delay_micros>

	return bit;
 8004e7c:	79fb      	ldrb	r3, [r7, #7]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	40020c00 	.word	0x40020c00

08004e8c <sensors_ReadByte>:
//-----------------------------------------------
uint8_t sensors_ReadByte(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8004e92:	2300      	movs	r3, #0
 8004e94:	71fb      	strb	r3, [r7, #7]

	for (uint8_t i = 0; i <= 7; i++)
 8004e96:	2300      	movs	r3, #0
 8004e98:	71bb      	strb	r3, [r7, #6]
 8004e9a:	e00d      	b.n	8004eb8 <sensors_ReadByte+0x2c>
		data += sensors_ReadBit() << i;
 8004e9c:	f7ff ffca 	bl	8004e34 <sensors_ReadBit>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	79bb      	ldrb	r3, [r7, #6]
 8004ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	79fb      	ldrb	r3, [r7, #7]
 8004eae:	4413      	add	r3, r2
 8004eb0:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i <= 7; i++)
 8004eb2:	79bb      	ldrb	r3, [r7, #6]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	71bb      	strb	r3, [r7, #6]
 8004eb8:	79bb      	ldrb	r3, [r7, #6]
 8004eba:	2b07      	cmp	r3, #7
 8004ebc:	d9ee      	bls.n	8004e9c <sensors_ReadByte+0x10>

	return data;
 8004ebe:	79fb      	ldrb	r3, [r7, #7]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <sensors_WriteBit>:
//-----------------------------------------------
void sensors_WriteBit(uint8_t bit)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	4603      	mov	r3, r0
 8004ed0:	71fb      	strb	r3, [r7, #7]
	SET_LOW;
 8004ed2:	4b11      	ldr	r3, [pc, #68]	; (8004f18 <sensors_WriteBit+0x50>)
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	4a10      	ldr	r2, [pc, #64]	; (8004f18 <sensors_WriteBit+0x50>)
 8004ed8:	f023 0301 	bic.w	r3, r3, #1
 8004edc:	6153      	str	r3, [r2, #20]
	delay_micros(bit ? 1 : 60);
 8004ede:	79fb      	ldrb	r3, [r7, #7]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <sensors_WriteBit+0x20>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e000      	b.n	8004eea <sensors_WriteBit+0x22>
 8004ee8:	233c      	movs	r3, #60	; 0x3c
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7fd f9d0 	bl	8002290 <delay_micros>
	SET_HIGH;
 8004ef0:	4b09      	ldr	r3, [pc, #36]	; (8004f18 <sensors_WriteBit+0x50>)
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	4a08      	ldr	r2, [pc, #32]	; (8004f18 <sensors_WriteBit+0x50>)
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	6153      	str	r3, [r2, #20]
	delay_micros(bit ? 60 : 1);
 8004efc:	79fb      	ldrb	r3, [r7, #7]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <sensors_WriteBit+0x3e>
 8004f02:	233c      	movs	r3, #60	; 0x3c
 8004f04:	e000      	b.n	8004f08 <sensors_WriteBit+0x40>
 8004f06:	2301      	movs	r3, #1
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7fd f9c1 	bl	8002290 <delay_micros>
}
 8004f0e:	bf00      	nop
 8004f10:	3708      	adds	r7, #8
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	40020c00 	.word	0x40020c00

08004f1c <sensors_WriteByte>:
//-----------------------------------------------
void sensors_WriteByte(uint8_t dt)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	4603      	mov	r3, r0
 8004f24:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8004f26:	2300      	movs	r3, #0
 8004f28:	73fb      	strb	r3, [r7, #15]
 8004f2a:	e010      	b.n	8004f4e <sensors_WriteByte+0x32>
	{
		sensors_WriteBit(dt >> i & 1);
 8004f2c:	79fa      	ldrb	r2, [r7, #7]
 8004f2e:	7bfb      	ldrb	r3, [r7, #15]
 8004f30:	fa42 f303 	asr.w	r3, r2, r3
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff ffc3 	bl	8004ec8 <sensors_WriteBit>
		//Delay Protection
		delay_micros(5);
 8004f42:	2005      	movs	r0, #5
 8004f44:	f7fd f9a4 	bl	8002290 <delay_micros>
	for (uint8_t i = 0; i < 8; i++)
 8004f48:	7bfb      	ldrb	r3, [r7, #15]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	2b07      	cmp	r3, #7
 8004f52:	d9eb      	bls.n	8004f2c <sensors_WriteByte+0x10>
	}
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
	...

08004f60 <sensors_SearchRom>:
//-----------------------------------------------
uint8_t sensors_SearchRom(uint8_t *Addr)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	// 
	id_bit_number = 1;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	75fb      	strb	r3, [r7, #23]
	last_zero = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	75bb      	strb	r3, [r7, #22]
	rom_byte_number = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	757b      	strb	r3, [r7, #21]
	rom_byte_mask = 1;
 8004f74:	2301      	movs	r3, #1
 8004f76:	74fb      	strb	r3, [r7, #19]
	search_result = 0;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	753b      	strb	r3, [r7, #20]
	if (!LastDeviceFlag)
 8004f7c:	4b55      	ldr	r3, [pc, #340]	; (80050d4 <sensors_SearchRom+0x174>)
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d104      	bne.n	8004f8e <sensors_SearchRom+0x2e>
	{
		sensors_Reset();
 8004f84:	f7ff ff2a 	bl	8004ddc <sensors_Reset>
		sensors_WriteByte(0xF0);
 8004f88:	20f0      	movs	r0, #240	; 0xf0
 8004f8a:	f7ff ffc7 	bl	8004f1c <sensors_WriteByte>
	}
	do
	{
		id_bit = sensors_ReadBit();
 8004f8e:	f7ff ff51 	bl	8004e34 <sensors_ReadBit>
 8004f92:	4603      	mov	r3, r0
 8004f94:	72fb      	strb	r3, [r7, #11]
		cmp_id_bit = sensors_ReadBit();
 8004f96:	f7ff ff4d 	bl	8004e34 <sensors_ReadBit>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	72bb      	strb	r3, [r7, #10]
		if ((id_bit == 1) && (cmp_id_bit == 1))
 8004f9e:	7afb      	ldrb	r3, [r7, #11]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d102      	bne.n	8004faa <sensors_SearchRom+0x4a>
 8004fa4:	7abb      	ldrb	r3, [r7, #10]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d05c      	beq.n	8005064 <sensors_SearchRom+0x104>
			break;
		else
		{
			if (id_bit != cmp_id_bit)
 8004faa:	7afa      	ldrb	r2, [r7, #11]
 8004fac:	7abb      	ldrb	r3, [r7, #10]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d002      	beq.n	8004fb8 <sensors_SearchRom+0x58>
				search_direction = id_bit; // bit write value for search
 8004fb2:	7afb      	ldrb	r3, [r7, #11]
 8004fb4:	74bb      	strb	r3, [r7, #18]
 8004fb6:	e025      	b.n	8005004 <sensors_SearchRom+0xa4>
			else
			{
				if (id_bit_number < LastDiscrepancy)
 8004fb8:	4b47      	ldr	r3, [pc, #284]	; (80050d8 <sensors_SearchRom+0x178>)
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	7dfa      	ldrb	r2, [r7, #23]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d20c      	bcs.n	8004fdc <sensors_SearchRom+0x7c>
					search_direction = ((ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8004fc2:	7d7b      	ldrb	r3, [r7, #21]
 8004fc4:	4a45      	ldr	r2, [pc, #276]	; (80050dc <sensors_SearchRom+0x17c>)
 8004fc6:	5cd2      	ldrb	r2, [r2, r3]
 8004fc8:	7cfb      	ldrb	r3, [r7, #19]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	bf14      	ite	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	2300      	moveq	r3, #0
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	74bb      	strb	r3, [r7, #18]
 8004fda:	e008      	b.n	8004fee <sensors_SearchRom+0x8e>
				else
					search_direction = (id_bit_number == LastDiscrepancy);
 8004fdc:	4b3e      	ldr	r3, [pc, #248]	; (80050d8 <sensors_SearchRom+0x178>)
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	7dfa      	ldrb	r2, [r7, #23]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	bf0c      	ite	eq
 8004fe6:	2301      	moveq	r3, #1
 8004fe8:	2300      	movne	r3, #0
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	74bb      	strb	r3, [r7, #18]
				if (search_direction == 0)
 8004fee:	7cbb      	ldrb	r3, [r7, #18]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d107      	bne.n	8005004 <sensors_SearchRom+0xa4>
				{
					last_zero = id_bit_number;
 8004ff4:	7dfb      	ldrb	r3, [r7, #23]
 8004ff6:	75bb      	strb	r3, [r7, #22]
					if (last_zero < 9)
 8004ff8:	7dbb      	ldrb	r3, [r7, #22]
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d802      	bhi.n	8005004 <sensors_SearchRom+0xa4>
					LastFamilyDiscrepancy = last_zero;
 8004ffe:	4a38      	ldr	r2, [pc, #224]	; (80050e0 <sensors_SearchRom+0x180>)
 8005000:	7dbb      	ldrb	r3, [r7, #22]
 8005002:	7013      	strb	r3, [r2, #0]
				}
			}
			if (search_direction == 1)
 8005004:	7cbb      	ldrb	r3, [r7, #18]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d109      	bne.n	800501e <sensors_SearchRom+0xbe>
				ROM_NO[rom_byte_number] |= rom_byte_mask;
 800500a:	7d7b      	ldrb	r3, [r7, #21]
 800500c:	4a33      	ldr	r2, [pc, #204]	; (80050dc <sensors_SearchRom+0x17c>)
 800500e:	5cd1      	ldrb	r1, [r2, r3]
 8005010:	7d7b      	ldrb	r3, [r7, #21]
 8005012:	7cfa      	ldrb	r2, [r7, #19]
 8005014:	430a      	orrs	r2, r1
 8005016:	b2d1      	uxtb	r1, r2
 8005018:	4a30      	ldr	r2, [pc, #192]	; (80050dc <sensors_SearchRom+0x17c>)
 800501a:	54d1      	strb	r1, [r2, r3]
 800501c:	e00d      	b.n	800503a <sensors_SearchRom+0xda>
			else
				ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 800501e:	7d7b      	ldrb	r3, [r7, #21]
 8005020:	4a2e      	ldr	r2, [pc, #184]	; (80050dc <sensors_SearchRom+0x17c>)
 8005022:	5cd3      	ldrb	r3, [r2, r3]
 8005024:	b25a      	sxtb	r2, r3
 8005026:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800502a:	43db      	mvns	r3, r3
 800502c:	b25b      	sxtb	r3, r3
 800502e:	4013      	ands	r3, r2
 8005030:	b25a      	sxtb	r2, r3
 8005032:	7d7b      	ldrb	r3, [r7, #21]
 8005034:	b2d1      	uxtb	r1, r2
 8005036:	4a29      	ldr	r2, [pc, #164]	; (80050dc <sensors_SearchRom+0x17c>)
 8005038:	54d1      	strb	r1, [r2, r3]
			sensors_WriteBit(search_direction);
 800503a:	7cbb      	ldrb	r3, [r7, #18]
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff ff43 	bl	8004ec8 <sensors_WriteBit>
			id_bit_number++;
 8005042:	7dfb      	ldrb	r3, [r7, #23]
 8005044:	3301      	adds	r3, #1
 8005046:	75fb      	strb	r3, [r7, #23]
			rom_byte_mask <<= 1;
 8005048:	7cfb      	ldrb	r3, [r7, #19]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	74fb      	strb	r3, [r7, #19]
			if (rom_byte_mask == 0)
 800504e:	7cfb      	ldrb	r3, [r7, #19]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d104      	bne.n	800505e <sensors_SearchRom+0xfe>
			{
				rom_byte_number++;
 8005054:	7d7b      	ldrb	r3, [r7, #21]
 8005056:	3301      	adds	r3, #1
 8005058:	757b      	strb	r3, [r7, #21]
				rom_byte_mask = 1;
 800505a:	2301      	movs	r3, #1
 800505c:	74fb      	strb	r3, [r7, #19]
			}
		}
	} while(rom_byte_number < 8);		//   0  7  
 800505e:	7d7b      	ldrb	r3, [r7, #21]
 8005060:	2b07      	cmp	r3, #7
 8005062:	d994      	bls.n	8004f8e <sensors_SearchRom+0x2e>

	if (!(id_bit_number < 65))
 8005064:	7dfb      	ldrb	r3, [r7, #23]
 8005066:	2b40      	cmp	r3, #64	; 0x40
 8005068:	d90b      	bls.n	8005082 <sensors_SearchRom+0x122>
	{
		// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
		LastDiscrepancy = last_zero;
 800506a:	4a1b      	ldr	r2, [pc, #108]	; (80050d8 <sensors_SearchRom+0x178>)
 800506c:	7dbb      	ldrb	r3, [r7, #22]
 800506e:	7013      	strb	r3, [r2, #0]
		// check for last device
		if (LastDiscrepancy == 0)
 8005070:	4b19      	ldr	r3, [pc, #100]	; (80050d8 <sensors_SearchRom+0x178>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d102      	bne.n	800507e <sensors_SearchRom+0x11e>
			LastDeviceFlag = 1;
 8005078:	4b16      	ldr	r3, [pc, #88]	; (80050d4 <sensors_SearchRom+0x174>)
 800507a:	2201      	movs	r2, #1
 800507c:	701a      	strb	r2, [r3, #0]
		search_result = 1;	
 800507e:	2301      	movs	r3, #1
 8005080:	753b      	strb	r3, [r7, #20]
	}
	if (!search_result || !ROM_NO[0])
 8005082:	7d3b      	ldrb	r3, [r7, #20]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <sensors_SearchRom+0x130>
 8005088:	4b14      	ldr	r3, [pc, #80]	; (80050dc <sensors_SearchRom+0x17c>)
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10b      	bne.n	80050a8 <sensors_SearchRom+0x148>
	{
		LastDiscrepancy = 0;
 8005090:	4b11      	ldr	r3, [pc, #68]	; (80050d8 <sensors_SearchRom+0x178>)
 8005092:	2200      	movs	r2, #0
 8005094:	701a      	strb	r2, [r3, #0]
		LastDeviceFlag = 0;
 8005096:	4b0f      	ldr	r3, [pc, #60]	; (80050d4 <sensors_SearchRom+0x174>)
 8005098:	2200      	movs	r2, #0
 800509a:	701a      	strb	r2, [r3, #0]
		LastFamilyDiscrepancy = 0;
 800509c:	4b10      	ldr	r3, [pc, #64]	; (80050e0 <sensors_SearchRom+0x180>)
 800509e:	2200      	movs	r2, #0
 80050a0:	701a      	strb	r2, [r3, #0]
		search_result = 0;
 80050a2:	2300      	movs	r3, #0
 80050a4:	753b      	strb	r3, [r7, #20]
 80050a6:	e010      	b.n	80050ca <sensors_SearchRom+0x16a>
	}
	else
	{
		for (int i = 0; i < 8; i++)
 80050a8:	2300      	movs	r3, #0
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	e00a      	b.n	80050c4 <sensors_SearchRom+0x164>
			Addr[i] = ROM_NO[i];
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	4413      	add	r3, r2
 80050b4:	4909      	ldr	r1, [pc, #36]	; (80050dc <sensors_SearchRom+0x17c>)
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	440a      	add	r2, r1
 80050ba:	7812      	ldrb	r2, [r2, #0]
 80050bc:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	3301      	adds	r3, #1
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b07      	cmp	r3, #7
 80050c8:	ddf1      	ble.n	80050ae <sensors_SearchRom+0x14e>
	}
	return search_result;
 80050ca:	7d3b      	ldrb	r3, [r7, #20]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20000c79 	.word	0x20000c79
 80050d8:	20000c7a 	.word	0x20000c7a
 80050dc:	20000c70 	.word	0x20000c70
 80050e0:	20000c78 	.word	0x20000c78

080050e4 <sensors_init>:
//-----------------------------------------------
uint8_t sensors_init(uint8_t mode)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	71fb      	strb	r3, [r7, #7]
	int i = 0, j=0;
 80050ee:	2300      	movs	r3, #0
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	2300      	movs	r3, #0
 80050f4:	613b      	str	r3, [r7, #16]
	uint8_t dt[8];
	if(mode == SKIP_ROM)
 80050f6:	79fb      	ldrb	r3, [r7, #7]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d116      	bne.n	800512a <sensors_init+0x46>
	{
		if(sensors_Reset())
 80050fc:	f7ff fe6e 	bl	8004ddc <sensors_Reset>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <sensors_init+0x26>
			return 1;
 8005106:	2301      	movs	r3, #1
 8005108:	e06b      	b.n	80051e2 <sensors_init+0xfe>
		//SKIP ROM
		sensors_WriteByte(0xCC);
 800510a:	20cc      	movs	r0, #204	; 0xcc
 800510c:	f7ff ff06 	bl	8004f1c <sensors_WriteByte>
		//WRITE SCRATCHPAD
		sensors_WriteByte(0x4E);
 8005110:	204e      	movs	r0, #78	; 0x4e
 8005112:	f7ff ff03 	bl	8004f1c <sensors_WriteByte>
		//TH REGISTER 100 
		sensors_WriteByte(0x64);
 8005116:	2064      	movs	r0, #100	; 0x64
 8005118:	f7ff ff00 	bl	8004f1c <sensors_WriteByte>
		//TL REGISTER - 30 
		sensors_WriteByte(0x9E);
 800511c:	209e      	movs	r0, #158	; 0x9e
 800511e:	f7ff fefd 	bl	8004f1c <sensors_WriteByte>
		//Resolution 12 bit
		sensors_WriteByte(RESOLUTION_12BIT);
 8005122:	207f      	movs	r0, #127	; 0x7f
 8005124:	f7ff fefa 	bl	8004f1c <sensors_WriteByte>
 8005128:	e05a      	b.n	80051e0 <sensors_init+0xfc>
	}
	else
	{
		for(i = 1; i <= 8; i++)
 800512a:	2301      	movs	r3, #1
 800512c:	617b      	str	r3, [r7, #20]
 800512e:	e01c      	b.n	800516a <sensors_init+0x86>
		{
			if(sensors_SearchRom(dt))
 8005130:	f107 0308 	add.w	r3, r7, #8
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff ff13 	bl	8004f60 <sensors_SearchRom>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d018      	beq.n	8005172 <sensors_init+0x8e>
			{
				Dev_Cnt++;
 8005140:	4b2a      	ldr	r3, [pc, #168]	; (80051ec <sensors_init+0x108>)
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	3301      	adds	r3, #1
 8005146:	b2da      	uxtb	r2, r3
 8005148:	4b28      	ldr	r3, [pc, #160]	; (80051ec <sensors_init+0x108>)
 800514a:	701a      	strb	r2, [r3, #0]
				memcpy(Dev_ID[Dev_Cnt-1], dt, sizeof(dt));
 800514c:	4b27      	ldr	r3, [pc, #156]	; (80051ec <sensors_init+0x108>)
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	3b01      	subs	r3, #1
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	4a26      	ldr	r2, [pc, #152]	; (80051f0 <sensors_init+0x10c>)
 8005156:	4413      	add	r3, r2
 8005158:	461a      	mov	r2, r3
 800515a:	f107 0308 	add.w	r3, r7, #8
 800515e:	cb03      	ldmia	r3!, {r0, r1}
 8005160:	6010      	str	r0, [r2, #0]
 8005162:	6051      	str	r1, [r2, #4]
		for(i = 1; i <= 8; i++)
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	3301      	adds	r3, #1
 8005168:	617b      	str	r3, [r7, #20]
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	2b08      	cmp	r3, #8
 800516e:	dddf      	ble.n	8005130 <sensors_init+0x4c>
 8005170:	e000      	b.n	8005174 <sensors_init+0x90>
			}
			else break;
 8005172:	bf00      	nop
		}
		for(i = 1; i <= Dev_Cnt; i++)
 8005174:	2301      	movs	r3, #1
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	e02c      	b.n	80051d4 <sensors_init+0xf0>
		{
			if(sensors_Reset())
 800517a:	f7ff fe2f 	bl	8004ddc <sensors_Reset>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <sensors_init+0xa4>
				return 1;
 8005184:	2301      	movs	r3, #1
 8005186:	e02c      	b.n	80051e2 <sensors_init+0xfe>
			//Match Rom
			sensors_WriteByte(0x55);
 8005188:	2055      	movs	r0, #85	; 0x55
 800518a:	f7ff fec7 	bl	8004f1c <sensors_WriteByte>
			for(j = 0; j <= 7; j++)
 800518e:	2300      	movs	r3, #0
 8005190:	613b      	str	r3, [r7, #16]
 8005192:	e00d      	b.n	80051b0 <sensors_init+0xcc>
			{
				sensors_WriteByte(Dev_ID[i-1][j]);
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	3b01      	subs	r3, #1
 8005198:	4a15      	ldr	r2, [pc, #84]	; (80051f0 <sensors_init+0x10c>)
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	441a      	add	r2, r3
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	4413      	add	r3, r2
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7ff feb9 	bl	8004f1c <sensors_WriteByte>
			for(j = 0; j <= 7; j++)
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	3301      	adds	r3, #1
 80051ae:	613b      	str	r3, [r7, #16]
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	2b07      	cmp	r3, #7
 80051b4:	ddee      	ble.n	8005194 <sensors_init+0xb0>
			}
			//WRITE SCRATCHPAD
			sensors_WriteByte(0x4E);
 80051b6:	204e      	movs	r0, #78	; 0x4e
 80051b8:	f7ff feb0 	bl	8004f1c <sensors_WriteByte>
			//TH REGISTER 100 
			sensors_WriteByte(0x64);
 80051bc:	2064      	movs	r0, #100	; 0x64
 80051be:	f7ff fead 	bl	8004f1c <sensors_WriteByte>
			//TL REGISTER - 30 
			sensors_WriteByte(0x9E);
 80051c2:	209e      	movs	r0, #158	; 0x9e
 80051c4:	f7ff feaa 	bl	8004f1c <sensors_WriteByte>
			//Resolution 12 bit
			sensors_WriteByte(RESOLUTION_12BIT);
 80051c8:	207f      	movs	r0, #127	; 0x7f
 80051ca:	f7ff fea7 	bl	8004f1c <sensors_WriteByte>
		for(i = 1; i <= Dev_Cnt; i++)
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	3301      	adds	r3, #1
 80051d2:	617b      	str	r3, [r7, #20]
 80051d4:	4b05      	ldr	r3, [pc, #20]	; (80051ec <sensors_init+0x108>)
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	461a      	mov	r2, r3
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	4293      	cmp	r3, r2
 80051de:	ddcc      	ble.n	800517a <sensors_init+0x96>
		}
	}
	return 0;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000abc 	.word	0x20000abc
 80051f0:	20000320 	.word	0x20000320

080051f4 <sensors_MeasureTemperCmd>:
//----------------------------------------------------------
void sensors_MeasureTemperCmd(uint8_t mode, uint8_t DevNum)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	4603      	mov	r3, r0
 80051fc:	460a      	mov	r2, r1
 80051fe:	71fb      	strb	r3, [r7, #7]
 8005200:	4613      	mov	r3, r2
 8005202:	71bb      	strb	r3, [r7, #6]
	int i = 0;
 8005204:	2300      	movs	r3, #0
 8005206:	60fb      	str	r3, [r7, #12]
	sensors_Reset();
 8005208:	f7ff fde8 	bl	8004ddc <sensors_Reset>
	if(mode == SKIP_ROM)
 800520c:	79fb      	ldrb	r3, [r7, #7]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d103      	bne.n	800521a <sensors_MeasureTemperCmd+0x26>
	{
    //SKIP ROM
		sensors_WriteByte(0xCC);
 8005212:	20cc      	movs	r0, #204	; 0xcc
 8005214:	f7ff fe82 	bl	8004f1c <sensors_WriteByte>
 8005218:	e016      	b.n	8005248 <sensors_MeasureTemperCmd+0x54>
	}
	else
	{
		//Match Rom
		sensors_WriteByte(0x55);
 800521a:	2055      	movs	r0, #85	; 0x55
 800521c:	f7ff fe7e 	bl	8004f1c <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 8005220:	2300      	movs	r3, #0
 8005222:	60fb      	str	r3, [r7, #12]
 8005224:	e00d      	b.n	8005242 <sensors_MeasureTemperCmd+0x4e>
		{
			sensors_WriteByte(Dev_ID[DevNum-1][i]);
 8005226:	79bb      	ldrb	r3, [r7, #6]
 8005228:	3b01      	subs	r3, #1
 800522a:	4a0b      	ldr	r2, [pc, #44]	; (8005258 <sensors_MeasureTemperCmd+0x64>)
 800522c:	00db      	lsls	r3, r3, #3
 800522e:	441a      	add	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	4413      	add	r3, r2
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f7ff fe70 	bl	8004f1c <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	3301      	adds	r3, #1
 8005240:	60fb      	str	r3, [r7, #12]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b07      	cmp	r3, #7
 8005246:	ddee      	ble.n	8005226 <sensors_MeasureTemperCmd+0x32>
		}
	}
	//CONVERT T
	sensors_WriteByte(0x44);
 8005248:	2044      	movs	r0, #68	; 0x44
 800524a:	f7ff fe67 	bl	8004f1c <sensors_WriteByte>
}
 800524e:	bf00      	nop
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	20000320 	.word	0x20000320

0800525c <sensors_ReadStratcpad>:
//----------------------------------------------------------
void sensors_ReadStratcpad(uint8_t mode, uint8_t *Data, uint8_t DevNum)
{
 800525c:	b590      	push	{r4, r7, lr}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	6039      	str	r1, [r7, #0]
 8005266:	71fb      	strb	r3, [r7, #7]
 8005268:	4613      	mov	r3, r2
 800526a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	sensors_Reset();
 800526c:	f7ff fdb6 	bl	8004ddc <sensors_Reset>
	if(mode == SKIP_ROM)
 8005270:	79fb      	ldrb	r3, [r7, #7]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d103      	bne.n	800527e <sensors_ReadStratcpad+0x22>
	{
		//SKIP ROM
		sensors_WriteByte(0xCC);
 8005276:	20cc      	movs	r0, #204	; 0xcc
 8005278:	f7ff fe50 	bl	8004f1c <sensors_WriteByte>
 800527c:	e016      	b.n	80052ac <sensors_ReadStratcpad+0x50>
	}
	else
	{
		//Match Rom
		sensors_WriteByte(0x55);
 800527e:	2055      	movs	r0, #85	; 0x55
 8005280:	f7ff fe4c 	bl	8004f1c <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 8005284:	2300      	movs	r3, #0
 8005286:	73fb      	strb	r3, [r7, #15]
 8005288:	e00d      	b.n	80052a6 <sensors_ReadStratcpad+0x4a>
		{
			sensors_WriteByte(Dev_ID[DevNum-1][i]);
 800528a:	79bb      	ldrb	r3, [r7, #6]
 800528c:	1e5a      	subs	r2, r3, #1
 800528e:	7bfb      	ldrb	r3, [r7, #15]
 8005290:	4912      	ldr	r1, [pc, #72]	; (80052dc <sensors_ReadStratcpad+0x80>)
 8005292:	00d2      	lsls	r2, r2, #3
 8005294:	440a      	add	r2, r1
 8005296:	4413      	add	r3, r2
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff fe3e 	bl	8004f1c <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	3301      	adds	r3, #1
 80052a4:	73fb      	strb	r3, [r7, #15]
 80052a6:	7bfb      	ldrb	r3, [r7, #15]
 80052a8:	2b07      	cmp	r3, #7
 80052aa:	d9ee      	bls.n	800528a <sensors_ReadStratcpad+0x2e>
		}
	}
	//READ SCRATCHPAD
	sensors_WriteByte(0xBE);
 80052ac:	20be      	movs	r0, #190	; 0xbe
 80052ae:	f7ff fe35 	bl	8004f1c <sensors_WriteByte>
	for(i = 0; i < 8; i++)
 80052b2:	2300      	movs	r3, #0
 80052b4:	73fb      	strb	r3, [r7, #15]
 80052b6:	e009      	b.n	80052cc <sensors_ReadStratcpad+0x70>
	{
		Data[i] = sensors_ReadByte();
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	18d4      	adds	r4, r2, r3
 80052be:	f7ff fde5 	bl	8004e8c <sensors_ReadByte>
 80052c2:	4603      	mov	r3, r0
 80052c4:	7023      	strb	r3, [r4, #0]
	for(i = 0; i < 8; i++)
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
 80052c8:	3301      	adds	r3, #1
 80052ca:	73fb      	strb	r3, [r7, #15]
 80052cc:	7bfb      	ldrb	r3, [r7, #15]
 80052ce:	2b07      	cmp	r3, #7
 80052d0:	d9f2      	bls.n	80052b8 <sensors_ReadStratcpad+0x5c>
	}
}
 80052d2:	bf00      	nop
 80052d4:	bf00      	nop
 80052d6:	3714      	adds	r7, #20
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd90      	pop	{r4, r7, pc}
 80052dc:	20000320 	.word	0x20000320

080052e0 <sensors_GetSign>:
//----------------------------------------------------------
uint8_t sensors_GetSign(uint16_t dt)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	80fb      	strh	r3, [r7, #6]
	// 11- 
	if (dt&(1<<11))
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <sensors_GetSign+0x18>
		return 1;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e000      	b.n	80052fa <sensors_GetSign+0x1a>
	else
		return 0;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <sensors_Convert>:
//----------------------------------------------------------
float sensors_Convert(uint16_t dt)
{
 8005306:	b480      	push	{r7}
 8005308:	b085      	sub	sp, #20
 800530a:	af00      	add	r7, sp, #0
 800530c:	4603      	mov	r3, r0
 800530e:	80fb      	strh	r3, [r7, #6]
	float t;

	t = (float)((dt&0x07FF)>>4);		//    
 8005310:	88fb      	ldrh	r3, [r7, #6]
 8005312:	111b      	asrs	r3, r3, #4
 8005314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005318:	ee07 3a90 	vmov	s15, r3
 800531c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005320:	edc7 7a03 	vstr	s15, [r7, #12]
	t += (float)(dt&0x000F) / 16.0f;	//  
 8005324:	88fb      	ldrh	r3, [r7, #6]
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	ee07 3a90 	vmov	s15, r3
 800532e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005332:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8005336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800533a:	ed97 7a03 	vldr	s14, [r7, #12]
 800533e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005342:	edc7 7a03 	vstr	s15, [r7, #12]

	return t;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	ee07 3a90 	vmov	s15, r3
}
 800534c:	eeb0 0a67 	vmov.f32	s0, s15
 8005350:	3714      	adds	r7, #20
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
	...

0800535c <UpdateTempSens>:
//----------------------------------------------------------
void UpdateTempSens(void)
{
 800535c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800535e:	b08b      	sub	sp, #44	; 0x2c
 8005360:	af06      	add	r7, sp, #24
	sensors_init(NO_SKIP_ROM);
 8005362:	2001      	movs	r0, #1
 8005364:	f7ff febe 	bl	80050e4 <sensors_init>

	for(uint8_t i = 0; i < Dev_Cnt; i++)
 8005368:	2300      	movs	r3, #0
 800536a:	73fb      	strb	r3, [r7, #15]
 800536c:	e079      	b.n	8005462 <UpdateTempSens+0x106>
	{
		sprintf(Device_RAW_ROM[i],"%02X%02X%02X%02X%02X%02X%02X%02X", Dev_ID[i][0], Dev_ID[i][1], Dev_ID[i][2], Dev_ID[i][3], Dev_ID[i][4], Dev_ID[i][5], Dev_ID[i][6], Dev_ID[i][7]);
 800536e:	7bfa      	ldrb	r2, [r7, #15]
 8005370:	4613      	mov	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4a42      	ldr	r2, [pc, #264]	; (8005484 <UpdateTempSens+0x128>)
 800537a:	1898      	adds	r0, r3, r2
 800537c:	7bfb      	ldrb	r3, [r7, #15]
 800537e:	4a42      	ldr	r2, [pc, #264]	; (8005488 <UpdateTempSens+0x12c>)
 8005380:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005384:	469c      	mov	ip, r3
 8005386:	7bfb      	ldrb	r3, [r7, #15]
 8005388:	4a3f      	ldr	r2, [pc, #252]	; (8005488 <UpdateTempSens+0x12c>)
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	4413      	add	r3, r2
 800538e:	785b      	ldrb	r3, [r3, #1]
 8005390:	469e      	mov	lr, r3
 8005392:	7bfb      	ldrb	r3, [r7, #15]
 8005394:	4a3c      	ldr	r2, [pc, #240]	; (8005488 <UpdateTempSens+0x12c>)
 8005396:	00db      	lsls	r3, r3, #3
 8005398:	4413      	add	r3, r2
 800539a:	789b      	ldrb	r3, [r3, #2]
 800539c:	4619      	mov	r1, r3
 800539e:	7bfb      	ldrb	r3, [r7, #15]
 80053a0:	4a39      	ldr	r2, [pc, #228]	; (8005488 <UpdateTempSens+0x12c>)
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	4413      	add	r3, r2
 80053a6:	78db      	ldrb	r3, [r3, #3]
 80053a8:	461c      	mov	r4, r3
 80053aa:	7bfb      	ldrb	r3, [r7, #15]
 80053ac:	4a36      	ldr	r2, [pc, #216]	; (8005488 <UpdateTempSens+0x12c>)
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	4413      	add	r3, r2
 80053b2:	791b      	ldrb	r3, [r3, #4]
 80053b4:	461d      	mov	r5, r3
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
 80053b8:	4a33      	ldr	r2, [pc, #204]	; (8005488 <UpdateTempSens+0x12c>)
 80053ba:	00db      	lsls	r3, r3, #3
 80053bc:	4413      	add	r3, r2
 80053be:	795b      	ldrb	r3, [r3, #5]
 80053c0:	461e      	mov	r6, r3
 80053c2:	7bfb      	ldrb	r3, [r7, #15]
 80053c4:	4a30      	ldr	r2, [pc, #192]	; (8005488 <UpdateTempSens+0x12c>)
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	4413      	add	r3, r2
 80053ca:	799b      	ldrb	r3, [r3, #6]
 80053cc:	607b      	str	r3, [r7, #4]
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
 80053d0:	4a2d      	ldr	r2, [pc, #180]	; (8005488 <UpdateTempSens+0x12c>)
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	4413      	add	r3, r2
 80053d6:	79db      	ldrb	r3, [r3, #7]
 80053d8:	9305      	str	r3, [sp, #20]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	9304      	str	r3, [sp, #16]
 80053de:	9603      	str	r6, [sp, #12]
 80053e0:	9502      	str	r5, [sp, #8]
 80053e2:	9401      	str	r4, [sp, #4]
 80053e4:	9100      	str	r1, [sp, #0]
 80053e6:	4673      	mov	r3, lr
 80053e8:	4662      	mov	r2, ip
 80053ea:	4928      	ldr	r1, [pc, #160]	; (800548c <UpdateTempSens+0x130>)
 80053ec:	f016 fa36 	bl	801b85c <siprintf>
		//----------------------from debug---------------------------
		if(strcmp(Device_RAW_ROM[i], "28790E950C000069") == 0)
 80053f0:	7bfa      	ldrb	r2, [r7, #15]
 80053f2:	4613      	mov	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4a22      	ldr	r2, [pc, #136]	; (8005484 <UpdateTempSens+0x128>)
 80053fc:	4413      	add	r3, r2
 80053fe:	4924      	ldr	r1, [pc, #144]	; (8005490 <UpdateTempSens+0x134>)
 8005400:	4618      	mov	r0, r3
 8005402:	f7fa fee5 	bl	80001d0 <strcmp>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d10c      	bne.n	8005426 <UpdateTempSens+0xca>
		{
			SEND_str(Device_RAW_ROM[i]);
 800540c:	7bfa      	ldrb	r2, [r7, #15]
 800540e:	4613      	mov	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	4413      	add	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4a1b      	ldr	r2, [pc, #108]	; (8005484 <UpdateTempSens+0x128>)
 8005418:	4413      	add	r3, r2
 800541a:	4618      	mov	r0, r3
 800541c:	f7fc fdc8 	bl	8001fb0 <SEND_str>
			SEND_str(" - YES\n");
 8005420:	481c      	ldr	r0, [pc, #112]	; (8005494 <UpdateTempSens+0x138>)
 8005422:	f7fc fdc5 	bl	8001fb0 <SEND_str>
		}
		if(strcmp(Device_RAW_ROM[i], "28BF1E930C000031") == 0)
 8005426:	7bfa      	ldrb	r2, [r7, #15]
 8005428:	4613      	mov	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4a14      	ldr	r2, [pc, #80]	; (8005484 <UpdateTempSens+0x128>)
 8005432:	4413      	add	r3, r2
 8005434:	4918      	ldr	r1, [pc, #96]	; (8005498 <UpdateTempSens+0x13c>)
 8005436:	4618      	mov	r0, r3
 8005438:	f7fa feca 	bl	80001d0 <strcmp>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10c      	bne.n	800545c <UpdateTempSens+0x100>
		{
			SEND_str(Device_RAW_ROM[i]);
 8005442:	7bfa      	ldrb	r2, [r7, #15]
 8005444:	4613      	mov	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4413      	add	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4a0d      	ldr	r2, [pc, #52]	; (8005484 <UpdateTempSens+0x128>)
 800544e:	4413      	add	r3, r2
 8005450:	4618      	mov	r0, r3
 8005452:	f7fc fdad 	bl	8001fb0 <SEND_str>
			SEND_str(" - YES\n");
 8005456:	480f      	ldr	r0, [pc, #60]	; (8005494 <UpdateTempSens+0x138>)
 8005458:	f7fc fdaa 	bl	8001fb0 <SEND_str>
	for(uint8_t i = 0; i < Dev_Cnt; i++)
 800545c:	7bfb      	ldrb	r3, [r7, #15]
 800545e:	3301      	adds	r3, #1
 8005460:	73fb      	strb	r3, [r7, #15]
 8005462:	4b0e      	ldr	r3, [pc, #56]	; (800549c <UpdateTempSens+0x140>)
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	7bfa      	ldrb	r2, [r7, #15]
 8005468:	429a      	cmp	r2, r3
 800546a:	d380      	bcc.n	800536e <UpdateTempSens+0x12>
		}
		//-----------------------------------------------------------
	}

	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_SR_UIF); //  
 800546c:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <UpdateTempSens+0x144>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0201 	mvn.w	r2, #1
 8005474:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim6);
 8005476:	480a      	ldr	r0, [pc, #40]	; (80054a0 <UpdateTempSens+0x144>)
 8005478:	f007 febb 	bl	800d1f2 <HAL_TIM_Base_Start_IT>
}
 800547c:	bf00      	nop
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005484:	20000ac0 	.word	0x20000ac0
 8005488:	20000320 	.word	0x20000320
 800548c:	08020d00 	.word	0x08020d00
 8005490:	08020d24 	.word	0x08020d24
 8005494:	08020d38 	.word	0x08020d38
 8005498:	08020d40 	.word	0x08020d40
 800549c:	20000abc 	.word	0x20000abc
 80054a0:	20000e1c 	.word	0x20000e1c

080054a4 <MX_TIM3_Init>:
DMA_HandleTypeDef hdma_tim3_ch3;
DMA_HandleTypeDef hdma_tim3_ch4_up;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b08a      	sub	sp, #40	; 0x28
 80054a8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054aa:	f107 0320 	add.w	r3, r7, #32
 80054ae:	2200      	movs	r2, #0
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80054b4:	1d3b      	adds	r3, r7, #4
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	605a      	str	r2, [r3, #4]
 80054bc:	609a      	str	r2, [r3, #8]
 80054be:	60da      	str	r2, [r3, #12]
 80054c0:	611a      	str	r2, [r3, #16]
 80054c2:	615a      	str	r2, [r3, #20]
 80054c4:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80054c6:	4b33      	ldr	r3, [pc, #204]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054c8:	4a33      	ldr	r2, [pc, #204]	; (8005598 <MX_TIM3_Init+0xf4>)
 80054ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 80054cc:	4b31      	ldr	r3, [pc, #196]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054ce:	2203      	movs	r2, #3
 80054d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054d2:	4b30      	ldr	r3, [pc, #192]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80054d8:	4b2e      	ldr	r3, [pc, #184]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054da:	f242 7210 	movw	r2, #10000	; 0x2710
 80054de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054e0:	4b2c      	ldr	r3, [pc, #176]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054e6:	4b2b      	ldr	r3, [pc, #172]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80054ec:	4829      	ldr	r0, [pc, #164]	; (8005594 <MX_TIM3_Init+0xf0>)
 80054ee:	f007 ff0d 	bl	800d30c <HAL_TIM_PWM_Init>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80054f8:	f7fe ffa2 	bl	8004440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054fc:	2300      	movs	r3, #0
 80054fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005500:	2300      	movs	r3, #0
 8005502:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005504:	f107 0320 	add.w	r3, r7, #32
 8005508:	4619      	mov	r1, r3
 800550a:	4822      	ldr	r0, [pc, #136]	; (8005594 <MX_TIM3_Init+0xf0>)
 800550c:	f008 fd9e 	bl	800e04c <HAL_TIMEx_MasterConfigSynchronization>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005516:	f7fe ff93 	bl	8004440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800551a:	2360      	movs	r3, #96	; 0x60
 800551c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 800551e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005524:	2300      	movs	r3, #0
 8005526:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005528:	2304      	movs	r3, #4
 800552a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800552c:	1d3b      	adds	r3, r7, #4
 800552e:	2200      	movs	r2, #0
 8005530:	4619      	mov	r1, r3
 8005532:	4818      	ldr	r0, [pc, #96]	; (8005594 <MX_TIM3_Init+0xf0>)
 8005534:	f008 f990 	bl	800d858 <HAL_TIM_PWM_ConfigChannel>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800553e:	f7fe ff7f 	bl	8004440 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005542:	1d3b      	adds	r3, r7, #4
 8005544:	2204      	movs	r2, #4
 8005546:	4619      	mov	r1, r3
 8005548:	4812      	ldr	r0, [pc, #72]	; (8005594 <MX_TIM3_Init+0xf0>)
 800554a:	f008 f985 	bl	800d858 <HAL_TIM_PWM_ConfigChannel>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8005554:	f7fe ff74 	bl	8004440 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005558:	1d3b      	adds	r3, r7, #4
 800555a:	2208      	movs	r2, #8
 800555c:	4619      	mov	r1, r3
 800555e:	480d      	ldr	r0, [pc, #52]	; (8005594 <MX_TIM3_Init+0xf0>)
 8005560:	f008 f97a 	bl	800d858 <HAL_TIM_PWM_ConfigChannel>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800556a:	f7fe ff69 	bl	8004440 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800556e:	1d3b      	adds	r3, r7, #4
 8005570:	220c      	movs	r2, #12
 8005572:	4619      	mov	r1, r3
 8005574:	4807      	ldr	r0, [pc, #28]	; (8005594 <MX_TIM3_Init+0xf0>)
 8005576:	f008 f96f 	bl	800d858 <HAL_TIM_PWM_ConfigChannel>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8005580:	f7fe ff5e 	bl	8004440 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8005584:	4803      	ldr	r0, [pc, #12]	; (8005594 <MX_TIM3_Init+0xf0>)
 8005586:	f000 f9df 	bl	8005948 <HAL_TIM_MspPostInit>

}
 800558a:	bf00      	nop
 800558c:	3728      	adds	r7, #40	; 0x28
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000d1c 	.word	0x20000d1c
 8005598:	40000400 	.word	0x40000400

0800559c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b08a      	sub	sp, #40	; 0x28
 80055a0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055a2:	f107 0320 	add.w	r3, r7, #32
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80055ac:	1d3b      	adds	r3, r7, #4
 80055ae:	2200      	movs	r2, #0
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	605a      	str	r2, [r3, #4]
 80055b4:	609a      	str	r2, [r3, #8]
 80055b6:	60da      	str	r2, [r3, #12]
 80055b8:	611a      	str	r2, [r3, #16]
 80055ba:	615a      	str	r2, [r3, #20]
 80055bc:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80055be:	4b20      	ldr	r3, [pc, #128]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055c0:	4a20      	ldr	r2, [pc, #128]	; (8005644 <MX_TIM4_Init+0xa8>)
 80055c2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80055c4:	4b1e      	ldr	r3, [pc, #120]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055ca:	4b1d      	ldr	r3, [pc, #116]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055cc:	2200      	movs	r2, #0
 80055ce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000;
 80055d0:	4b1b      	ldr	r3, [pc, #108]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055d2:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80055d6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055d8:	4b19      	ldr	r3, [pc, #100]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055da:	2200      	movs	r2, #0
 80055dc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055de:	4b18      	ldr	r3, [pc, #96]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80055e4:	4816      	ldr	r0, [pc, #88]	; (8005640 <MX_TIM4_Init+0xa4>)
 80055e6:	f007 fe28 	bl	800d23a <HAL_TIM_OC_Init>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80055f0:	f7fe ff26 	bl	8004440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055f4:	2300      	movs	r3, #0
 80055f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055f8:	2300      	movs	r3, #0
 80055fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80055fc:	f107 0320 	add.w	r3, r7, #32
 8005600:	4619      	mov	r1, r3
 8005602:	480f      	ldr	r0, [pc, #60]	; (8005640 <MX_TIM4_Init+0xa4>)
 8005604:	f008 fd22 	bl	800e04c <HAL_TIMEx_MasterConfigSynchronization>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800560e:	f7fe ff17 	bl	8004440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8005612:	2330      	movs	r3, #48	; 0x30
 8005614:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005616:	2300      	movs	r3, #0
 8005618:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800561a:	2300      	movs	r3, #0
 800561c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800561e:	2300      	movs	r3, #0
 8005620:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005622:	1d3b      	adds	r3, r7, #4
 8005624:	220c      	movs	r2, #12
 8005626:	4619      	mov	r1, r3
 8005628:	4805      	ldr	r0, [pc, #20]	; (8005640 <MX_TIM4_Init+0xa4>)
 800562a:	f008 f8b5 	bl	800d798 <HAL_TIM_OC_ConfigChannel>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005634:	f7fe ff04 	bl	8004440 <Error_Handler>
  }

}
 8005638:	bf00      	nop
 800563a:	3728      	adds	r7, #40	; 0x28
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	20000c7c 	.word	0x20000c7c
 8005644:	40000800 	.word	0x40000800

08005648 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800564e:	463b      	mov	r3, r7
 8005650:	2200      	movs	r2, #0
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8005656:	4b15      	ldr	r3, [pc, #84]	; (80056ac <MX_TIM6_Init+0x64>)
 8005658:	4a15      	ldr	r2, [pc, #84]	; (80056b0 <MX_TIM6_Init+0x68>)
 800565a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 800565c:	4b13      	ldr	r3, [pc, #76]	; (80056ac <MX_TIM6_Init+0x64>)
 800565e:	2253      	movs	r2, #83	; 0x53
 8005660:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005662:	4b12      	ldr	r3, [pc, #72]	; (80056ac <MX_TIM6_Init+0x64>)
 8005664:	2200      	movs	r2, #0
 8005666:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8005668:	4b10      	ldr	r3, [pc, #64]	; (80056ac <MX_TIM6_Init+0x64>)
 800566a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800566e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005670:	4b0e      	ldr	r3, [pc, #56]	; (80056ac <MX_TIM6_Init+0x64>)
 8005672:	2200      	movs	r2, #0
 8005674:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005676:	480d      	ldr	r0, [pc, #52]	; (80056ac <MX_TIM6_Init+0x64>)
 8005678:	f007 fd90 	bl	800d19c <HAL_TIM_Base_Init>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005682:	f7fe fedd 	bl	8004440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005686:	2300      	movs	r3, #0
 8005688:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800568a:	2300      	movs	r3, #0
 800568c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800568e:	463b      	mov	r3, r7
 8005690:	4619      	mov	r1, r3
 8005692:	4806      	ldr	r0, [pc, #24]	; (80056ac <MX_TIM6_Init+0x64>)
 8005694:	f008 fcda 	bl	800e04c <HAL_TIMEx_MasterConfigSynchronization>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800569e:	f7fe fecf 	bl	8004440 <Error_Handler>
  }

}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	20000e1c 	.word	0x20000e1c
 80056b0:	40001000 	.word	0x40001000

080056b4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a72      	ldr	r2, [pc, #456]	; (800588c <HAL_TIM_PWM_MspInit+0x1d8>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	f040 80de 	bne.w	8005884 <HAL_TIM_PWM_MspInit+0x1d0>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80056c8:	2300      	movs	r3, #0
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	4b70      	ldr	r3, [pc, #448]	; (8005890 <HAL_TIM_PWM_MspInit+0x1dc>)
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	4a6f      	ldr	r2, [pc, #444]	; (8005890 <HAL_TIM_PWM_MspInit+0x1dc>)
 80056d2:	f043 0302 	orr.w	r3, r3, #2
 80056d6:	6413      	str	r3, [r2, #64]	; 0x40
 80056d8:	4b6d      	ldr	r3, [pc, #436]	; (8005890 <HAL_TIM_PWM_MspInit+0x1dc>)
 80056da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 80056e4:	4b6b      	ldr	r3, [pc, #428]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 80056e6:	4a6c      	ldr	r2, [pc, #432]	; (8005898 <HAL_TIM_PWM_MspInit+0x1e4>)
 80056e8:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 80056ea:	4b6a      	ldr	r3, [pc, #424]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 80056ec:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80056f0:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80056f2:	4b68      	ldr	r3, [pc, #416]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 80056f4:	2240      	movs	r2, #64	; 0x40
 80056f6:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80056f8:	4b66      	ldr	r3, [pc, #408]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80056fe:	4b65      	ldr	r3, [pc, #404]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005700:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005704:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005706:	4b63      	ldr	r3, [pc, #396]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800570c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800570e:	4b61      	ldr	r3, [pc, #388]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005710:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005714:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8005716:	4b5f      	ldr	r3, [pc, #380]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005718:	f44f 7280 	mov.w	r2, #256	; 0x100
 800571c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 800571e:	4b5d      	ldr	r3, [pc, #372]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005720:	2200      	movs	r2, #0
 8005722:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005724:	4b5b      	ldr	r3, [pc, #364]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005726:	2200      	movs	r2, #0
 8005728:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800572a:	485a      	ldr	r0, [pc, #360]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 800572c:	f004 fb64 	bl	8009df8 <HAL_DMA_Init>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <HAL_TIM_PWM_MspInit+0x86>
    {
      Error_Handler();
 8005736:	f7fe fe83 	bl	8004440 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a55      	ldr	r2, [pc, #340]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 800573e:	625a      	str	r2, [r3, #36]	; 0x24
 8005740:	4a54      	ldr	r2, [pc, #336]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a52      	ldr	r2, [pc, #328]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 800574a:	639a      	str	r2, [r3, #56]	; 0x38
 800574c:	4a51      	ldr	r2, [pc, #324]	; (8005894 <HAL_TIM_PWM_MspInit+0x1e0>)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 8005752:	4b52      	ldr	r3, [pc, #328]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005754:	4a52      	ldr	r2, [pc, #328]	; (80058a0 <HAL_TIM_PWM_MspInit+0x1ec>)
 8005756:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 8005758:	4b50      	ldr	r3, [pc, #320]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 800575a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800575e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005760:	4b4e      	ldr	r3, [pc, #312]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005762:	2240      	movs	r2, #64	; 0x40
 8005764:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005766:	4b4d      	ldr	r3, [pc, #308]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005768:	2200      	movs	r2, #0
 800576a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800576c:	4b4b      	ldr	r3, [pc, #300]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 800576e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005772:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005774:	4b49      	ldr	r3, [pc, #292]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005776:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800577a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800577c:	4b47      	ldr	r3, [pc, #284]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 800577e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005782:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8005784:	4b45      	ldr	r3, [pc, #276]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005786:	f44f 7280 	mov.w	r2, #256	; 0x100
 800578a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800578c:	4b43      	ldr	r3, [pc, #268]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 800578e:	2200      	movs	r2, #0
 8005790:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005792:	4b42      	ldr	r3, [pc, #264]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005794:	2200      	movs	r2, #0
 8005796:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8005798:	4840      	ldr	r0, [pc, #256]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 800579a:	f004 fb2d 	bl	8009df8 <HAL_DMA_Init>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d001      	beq.n	80057a8 <HAL_TIM_PWM_MspInit+0xf4>
    {
      Error_Handler();
 80057a4:	f7fe fe4c 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a3c      	ldr	r2, [pc, #240]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 80057ac:	629a      	str	r2, [r3, #40]	; 0x28
 80057ae:	4a3b      	ldr	r2, [pc, #236]	; (800589c <HAL_TIM_PWM_MspInit+0x1e8>)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 80057b4:	4b3b      	ldr	r3, [pc, #236]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057b6:	4a3c      	ldr	r2, [pc, #240]	; (80058a8 <HAL_TIM_PWM_MspInit+0x1f4>)
 80057b8:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 80057ba:	4b3a      	ldr	r3, [pc, #232]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057bc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80057c0:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057c2:	4b38      	ldr	r3, [pc, #224]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057c4:	2240      	movs	r2, #64	; 0x40
 80057c6:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80057c8:	4b36      	ldr	r3, [pc, #216]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80057ce:	4b35      	ldr	r3, [pc, #212]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057d4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80057d6:	4b33      	ldr	r3, [pc, #204]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057dc:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80057de:	4b31      	ldr	r3, [pc, #196]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057e4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80057e6:	4b2f      	ldr	r3, [pc, #188]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057ec:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80057ee:	4b2d      	ldr	r3, [pc, #180]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057f4:	4b2b      	ldr	r3, [pc, #172]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80057fa:	482a      	ldr	r0, [pc, #168]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80057fc:	f004 fafc 	bl	8009df8 <HAL_DMA_Init>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <HAL_TIM_PWM_MspInit+0x156>
    {
      Error_Handler();
 8005806:	f7fe fe1b 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a25      	ldr	r2, [pc, #148]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 800580e:	62da      	str	r2, [r3, #44]	; 0x2c
 8005810:	4a24      	ldr	r2, [pc, #144]	; (80058a4 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8005816:	4b25      	ldr	r3, [pc, #148]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005818:	4a25      	ldr	r2, [pc, #148]	; (80058b0 <HAL_TIM_PWM_MspInit+0x1fc>)
 800581a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 800581c:	4b23      	ldr	r3, [pc, #140]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 800581e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005822:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005824:	4b21      	ldr	r3, [pc, #132]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005826:	2240      	movs	r2, #64	; 0x40
 8005828:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800582a:	4b20      	ldr	r3, [pc, #128]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 800582c:	2200      	movs	r2, #0
 800582e:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8005830:	4b1e      	ldr	r3, [pc, #120]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005832:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005836:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005838:	4b1c      	ldr	r3, [pc, #112]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 800583a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800583e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005840:	4b1a      	ldr	r3, [pc, #104]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005842:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005846:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8005848:	4b18      	ldr	r3, [pc, #96]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 800584a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800584e:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8005850:	4b16      	ldr	r3, [pc, #88]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005852:	2200      	movs	r2, #0
 8005854:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005856:	4b15      	ldr	r3, [pc, #84]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005858:	2200      	movs	r2, #0
 800585a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 800585c:	4813      	ldr	r0, [pc, #76]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 800585e:	f004 facb 	bl	8009df8 <HAL_DMA_Init>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d001      	beq.n	800586c <HAL_TIM_PWM_MspInit+0x1b8>
    {
      Error_Handler();
 8005868:	f7fe fdea 	bl	8004440 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a0f      	ldr	r2, [pc, #60]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
 8005872:	4a0e      	ldr	r2, [pc, #56]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a0c      	ldr	r2, [pc, #48]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 800587c:	621a      	str	r2, [r3, #32]
 800587e:	4a0b      	ldr	r2, [pc, #44]	; (80058ac <HAL_TIM_PWM_MspInit+0x1f8>)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005884:	bf00      	nop
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	40000400 	.word	0x40000400
 8005890:	40023800 	.word	0x40023800
 8005894:	20000d5c 	.word	0x20000d5c
 8005898:	40026070 	.word	0x40026070
 800589c:	20000dbc 	.word	0x20000dbc
 80058a0:	40026088 	.word	0x40026088
 80058a4:	20000cbc 	.word	0x20000cbc
 80058a8:	400260b8 	.word	0x400260b8
 80058ac:	20000e5c 	.word	0x20000e5c
 80058b0:	40026040 	.word	0x40026040

080058b4 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM4)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a0b      	ldr	r2, [pc, #44]	; (80058f0 <HAL_TIM_OC_MspInit+0x3c>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d10d      	bne.n	80058e2 <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80058c6:	2300      	movs	r3, #0
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	4b0a      	ldr	r3, [pc, #40]	; (80058f4 <HAL_TIM_OC_MspInit+0x40>)
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	4a09      	ldr	r2, [pc, #36]	; (80058f4 <HAL_TIM_OC_MspInit+0x40>)
 80058d0:	f043 0304 	orr.w	r3, r3, #4
 80058d4:	6413      	str	r3, [r2, #64]	; 0x40
 80058d6:	4b07      	ldr	r3, [pc, #28]	; (80058f4 <HAL_TIM_OC_MspInit+0x40>)
 80058d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058da:	f003 0304 	and.w	r3, r3, #4
 80058de:	60fb      	str	r3, [r7, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80058e2:	bf00      	nop
 80058e4:	3714      	adds	r7, #20
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop
 80058f0:	40000800 	.word	0x40000800
 80058f4:	40023800 	.word	0x40023800

080058f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a0e      	ldr	r2, [pc, #56]	; (8005940 <HAL_TIM_Base_MspInit+0x48>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d115      	bne.n	8005936 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800590a:	2300      	movs	r3, #0
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	4b0d      	ldr	r3, [pc, #52]	; (8005944 <HAL_TIM_Base_MspInit+0x4c>)
 8005910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005912:	4a0c      	ldr	r2, [pc, #48]	; (8005944 <HAL_TIM_Base_MspInit+0x4c>)
 8005914:	f043 0310 	orr.w	r3, r3, #16
 8005918:	6413      	str	r3, [r2, #64]	; 0x40
 800591a:	4b0a      	ldr	r3, [pc, #40]	; (8005944 <HAL_TIM_Base_MspInit+0x4c>)
 800591c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591e:	f003 0310 	and.w	r3, r3, #16
 8005922:	60fb      	str	r3, [r7, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005926:	2200      	movs	r2, #0
 8005928:	2100      	movs	r1, #0
 800592a:	2036      	movs	r0, #54	; 0x36
 800592c:	f004 fa3a 	bl	8009da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005930:	2036      	movs	r0, #54	; 0x36
 8005932:	f004 fa53 	bl	8009ddc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8005936:	bf00      	nop
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	40001000 	.word	0x40001000
 8005944:	40023800 	.word	0x40023800

08005948 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005950:	f107 030c 	add.w	r3, r7, #12
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	605a      	str	r2, [r3, #4]
 800595a:	609a      	str	r2, [r3, #8]
 800595c:	60da      	str	r2, [r3, #12]
 800595e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a12      	ldr	r2, [pc, #72]	; (80059b0 <HAL_TIM_MspPostInit+0x68>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d11e      	bne.n	80059a8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800596a:	2300      	movs	r3, #0
 800596c:	60bb      	str	r3, [r7, #8]
 800596e:	4b11      	ldr	r3, [pc, #68]	; (80059b4 <HAL_TIM_MspPostInit+0x6c>)
 8005970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005972:	4a10      	ldr	r2, [pc, #64]	; (80059b4 <HAL_TIM_MspPostInit+0x6c>)
 8005974:	f043 0304 	orr.w	r3, r3, #4
 8005978:	6313      	str	r3, [r2, #48]	; 0x30
 800597a:	4b0e      	ldr	r3, [pc, #56]	; (80059b4 <HAL_TIM_MspPostInit+0x6c>)
 800597c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800597e:	f003 0304 	and.w	r3, r3, #4
 8005982:	60bb      	str	r3, [r7, #8]
 8005984:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM0_Pin|PWM1_Pin|PWM2_Pin|PWM3_Pin;
 8005986:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800598a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800598c:	2302      	movs	r3, #2
 800598e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005994:	2303      	movs	r3, #3
 8005996:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005998:	2302      	movs	r3, #2
 800599a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800599c:	f107 030c 	add.w	r3, r7, #12
 80059a0:	4619      	mov	r1, r3
 80059a2:	4805      	ldr	r0, [pc, #20]	; (80059b8 <HAL_TIM_MspPostInit+0x70>)
 80059a4:	f005 fe5c 	bl	800b660 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80059a8:	bf00      	nop
 80059aa:	3720      	adds	r7, #32
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	40000400 	.word	0x40000400
 80059b4:	40023800 	.word	0x40023800
 80059b8:	40020800 	.word	0x40020800

080059bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80059c0:	4b11      	ldr	r3, [pc, #68]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059c2:	4a12      	ldr	r2, [pc, #72]	; (8005a0c <MX_USART1_UART_Init+0x50>)
 80059c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80059c6:	4b10      	ldr	r3, [pc, #64]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059c8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80059cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80059ce:	4b0e      	ldr	r3, [pc, #56]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80059d4:	4b0c      	ldr	r3, [pc, #48]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80059da:	4b0b      	ldr	r3, [pc, #44]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059dc:	2200      	movs	r2, #0
 80059de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80059e0:	4b09      	ldr	r3, [pc, #36]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059e2:	220c      	movs	r2, #12
 80059e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059e6:	4b08      	ldr	r3, [pc, #32]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80059ec:	4b06      	ldr	r3, [pc, #24]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80059f2:	4805      	ldr	r0, [pc, #20]	; (8005a08 <MX_USART1_UART_Init+0x4c>)
 80059f4:	f008 fbba 	bl	800e16c <HAL_UART_Init>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80059fe:	f7fe fd1f 	bl	8004440 <Error_Handler>
  }

}
 8005a02:	bf00      	nop
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	20000efc 	.word	0x20000efc
 8005a0c:	40011000 	.word	0x40011000

08005a10 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005a14:	4b11      	ldr	r3, [pc, #68]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a16:	4a12      	ldr	r2, [pc, #72]	; (8005a60 <MX_USART2_UART_Init+0x50>)
 8005a18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005a1a:	4b10      	ldr	r3, [pc, #64]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005a20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005a22:	4b0e      	ldr	r3, [pc, #56]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005a28:	4b0c      	ldr	r3, [pc, #48]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005a2e:	4b0b      	ldr	r3, [pc, #44]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a34:	4b09      	ldr	r3, [pc, #36]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a36:	220c      	movs	r2, #12
 8005a38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a3a:	4b08      	ldr	r3, [pc, #32]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a40:	4b06      	ldr	r3, [pc, #24]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005a46:	4805      	ldr	r0, [pc, #20]	; (8005a5c <MX_USART2_UART_Init+0x4c>)
 8005a48:	f008 fb90 	bl	800e16c <HAL_UART_Init>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005a52:	f7fe fcf5 	bl	8004440 <Error_Handler>
  }

}
 8005a56:	bf00      	nop
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	20000f3c 	.word	0x20000f3c
 8005a60:	40004400 	.word	0x40004400

08005a64 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8005a68:	4b11      	ldr	r3, [pc, #68]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a6a:	4a12      	ldr	r2, [pc, #72]	; (8005ab4 <MX_USART3_UART_Init+0x50>)
 8005a6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 8005a6e:	4b10      	ldr	r3, [pc, #64]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a70:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8005a74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005a76:	4b0e      	ldr	r3, [pc, #56]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005a7c:	4b0c      	ldr	r3, [pc, #48]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005a82:	4b0b      	ldr	r3, [pc, #44]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a84:	2200      	movs	r2, #0
 8005a86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a88:	4b09      	ldr	r3, [pc, #36]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a8a:	220c      	movs	r2, #12
 8005a8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a8e:	4b08      	ldr	r3, [pc, #32]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a94:	4b06      	ldr	r3, [pc, #24]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005a9a:	4805      	ldr	r0, [pc, #20]	; (8005ab0 <MX_USART3_UART_Init+0x4c>)
 8005a9c:	f008 fb66 	bl	800e16c <HAL_UART_Init>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8005aa6:	f7fe fccb 	bl	8004440 <Error_Handler>
  }

}
 8005aaa:	bf00      	nop
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20000ebc 	.word	0x20000ebc
 8005ab4:	40004800 	.word	0x40004800

08005ab8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08e      	sub	sp, #56	; 0x38
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	601a      	str	r2, [r3, #0]
 8005ac8:	605a      	str	r2, [r3, #4]
 8005aca:	609a      	str	r2, [r3, #8]
 8005acc:	60da      	str	r2, [r3, #12]
 8005ace:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a58      	ldr	r2, [pc, #352]	; (8005c38 <HAL_UART_MspInit+0x180>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d135      	bne.n	8005b46 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ada:	2300      	movs	r3, #0
 8005adc:	623b      	str	r3, [r7, #32]
 8005ade:	4b57      	ldr	r3, [pc, #348]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ae2:	4a56      	ldr	r2, [pc, #344]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005ae4:	f043 0310 	orr.w	r3, r3, #16
 8005ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8005aea:	4b54      	ldr	r3, [pc, #336]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aee:	f003 0310 	and.w	r3, r3, #16
 8005af2:	623b      	str	r3, [r7, #32]
 8005af4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005af6:	2300      	movs	r3, #0
 8005af8:	61fb      	str	r3, [r7, #28]
 8005afa:	4b50      	ldr	r3, [pc, #320]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005afe:	4a4f      	ldr	r2, [pc, #316]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b00:	f043 0301 	orr.w	r3, r3, #1
 8005b04:	6313      	str	r3, [r2, #48]	; 0x30
 8005b06:	4b4d      	ldr	r3, [pc, #308]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	61fb      	str	r3, [r7, #28]
 8005b10:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM_RxD_Pin|SIM_TxD_Pin;
 8005b12:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005b16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b18:	2302      	movs	r3, #2
 8005b1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b20:	2303      	movs	r3, #3
 8005b22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005b24:	2307      	movs	r3, #7
 8005b26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	4844      	ldr	r0, [pc, #272]	; (8005c40 <HAL_UART_MspInit+0x188>)
 8005b30:	f005 fd96 	bl	800b660 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005b34:	2200      	movs	r2, #0
 8005b36:	2100      	movs	r1, #0
 8005b38:	2025      	movs	r0, #37	; 0x25
 8005b3a:	f004 f933 	bl	8009da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005b3e:	2025      	movs	r0, #37	; 0x25
 8005b40:	f004 f94c 	bl	8009ddc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005b44:	e073      	b.n	8005c2e <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART2)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a3e      	ldr	r2, [pc, #248]	; (8005c44 <HAL_UART_MspInit+0x18c>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d134      	bne.n	8005bba <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b50:	2300      	movs	r3, #0
 8005b52:	61bb      	str	r3, [r7, #24]
 8005b54:	4b39      	ldr	r3, [pc, #228]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	4a38      	ldr	r2, [pc, #224]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b5e:	6413      	str	r3, [r2, #64]	; 0x40
 8005b60:	4b36      	ldr	r3, [pc, #216]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b68:	61bb      	str	r3, [r7, #24]
 8005b6a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	617b      	str	r3, [r7, #20]
 8005b70:	4b32      	ldr	r3, [pc, #200]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b74:	4a31      	ldr	r2, [pc, #196]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b76:	f043 0308 	orr.w	r3, r3, #8
 8005b7a:	6313      	str	r3, [r2, #48]	; 0x30
 8005b7c:	4b2f      	ldr	r3, [pc, #188]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b80:	f003 0308 	and.w	r3, r3, #8
 8005b84:	617b      	str	r3, [r7, #20]
 8005b86:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RS485_RxD_Pin|RS485_TxD_Pin;
 8005b88:	2360      	movs	r3, #96	; 0x60
 8005b8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b90:	2300      	movs	r3, #0
 8005b92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b94:	2303      	movs	r3, #3
 8005b96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005b98:	2307      	movs	r3, #7
 8005b9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	4829      	ldr	r0, [pc, #164]	; (8005c48 <HAL_UART_MspInit+0x190>)
 8005ba4:	f005 fd5c 	bl	800b660 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005ba8:	2200      	movs	r2, #0
 8005baa:	2100      	movs	r1, #0
 8005bac:	2026      	movs	r0, #38	; 0x26
 8005bae:	f004 f8f9 	bl	8009da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005bb2:	2026      	movs	r0, #38	; 0x26
 8005bb4:	f004 f912 	bl	8009ddc <HAL_NVIC_EnableIRQ>
}
 8005bb8:	e039      	b.n	8005c2e <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART3)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a23      	ldr	r2, [pc, #140]	; (8005c4c <HAL_UART_MspInit+0x194>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d134      	bne.n	8005c2e <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	613b      	str	r3, [r7, #16]
 8005bc8:	4b1c      	ldr	r3, [pc, #112]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bcc:	4a1b      	ldr	r2, [pc, #108]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005bce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bd2:	6413      	str	r3, [r2, #64]	; 0x40
 8005bd4:	4b19      	ldr	r3, [pc, #100]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bdc:	613b      	str	r3, [r7, #16]
 8005bde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005be0:	2300      	movs	r3, #0
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	4b15      	ldr	r3, [pc, #84]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be8:	4a14      	ldr	r2, [pc, #80]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005bea:	f043 0304 	orr.w	r3, r3, #4
 8005bee:	6313      	str	r3, [r2, #48]	; 0x30
 8005bf0:	4b12      	ldr	r3, [pc, #72]	; (8005c3c <HAL_UART_MspInit+0x184>)
 8005bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf4:	f003 0304 	and.w	r3, r3, #4
 8005bf8:	60fb      	str	r3, [r7, #12]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = COM_RxD_Pin|COM_TxD_Pin;
 8005bfc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005c00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c02:	2302      	movs	r3, #2
 8005c04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c06:	2300      	movs	r3, #0
 8005c08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c0e:	2307      	movs	r3, #7
 8005c10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c16:	4619      	mov	r1, r3
 8005c18:	480d      	ldr	r0, [pc, #52]	; (8005c50 <HAL_UART_MspInit+0x198>)
 8005c1a:	f005 fd21 	bl	800b660 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005c1e:	2200      	movs	r2, #0
 8005c20:	2100      	movs	r1, #0
 8005c22:	2027      	movs	r0, #39	; 0x27
 8005c24:	f004 f8be 	bl	8009da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005c28:	2027      	movs	r0, #39	; 0x27
 8005c2a:	f004 f8d7 	bl	8009ddc <HAL_NVIC_EnableIRQ>
}
 8005c2e:	bf00      	nop
 8005c30:	3738      	adds	r7, #56	; 0x38
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40011000 	.word	0x40011000
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	40020000 	.word	0x40020000
 8005c44:	40004400 	.word	0x40004400
 8005c48:	40020c00 	.word	0x40020c00
 8005c4c:	40004800 	.word	0x40004800
 8005c50:	40020800 	.word	0x40020800

08005c54 <dbg_available>:
volatile dbg_rx_buffer_index_t dbg_rx_buffer_head = 0;
volatile dbg_rx_buffer_index_t dbg_rx_buffer_tail = 0;
uint8_t dbg_rx_buffer[DBG_RX_BUFFER_SIZE] = {0,};

int16_t dbg_available(void)
{
 8005c54:	b480      	push	{r7}
 8005c56:	af00      	add	r7, sp, #0
	return ((uint16_t)(DBG_RX_BUFFER_SIZE + dbg_rx_buffer_head - dbg_rx_buffer_tail)) % DBG_RX_BUFFER_SIZE;
 8005c58:	4b0a      	ldr	r3, [pc, #40]	; (8005c84 <dbg_available+0x30>)
 8005c5a:	781b      	ldrb	r3, [r3, #0]
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	4b09      	ldr	r3, [pc, #36]	; (8005c88 <dbg_available+0x34>)
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	3340      	adds	r3, #64	; 0x40
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	b21b      	sxth	r3, r3
 8005c72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c76:	b21b      	sxth	r3, r3
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	200003c4 	.word	0x200003c4
 8005c88:	200003c5 	.word	0x200003c5

08005c8c <dbg_read>:

int16_t dbg_read(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
	if(dbg_rx_buffer_head == dbg_rx_buffer_tail)
 8005c92:	4b12      	ldr	r3, [pc, #72]	; (8005cdc <dbg_read+0x50>)
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	b2da      	uxtb	r2, r3
 8005c98:	4b11      	ldr	r3, [pc, #68]	; (8005ce0 <dbg_read+0x54>)
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d102      	bne.n	8005ca8 <dbg_read+0x1c>
	{
		return -1;
 8005ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ca6:	e012      	b.n	8005cce <dbg_read+0x42>
	}
	else
	{
		uint8_t c = dbg_rx_buffer[dbg_rx_buffer_tail];
 8005ca8:	4b0d      	ldr	r3, [pc, #52]	; (8005ce0 <dbg_read+0x54>)
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	461a      	mov	r2, r3
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	; (8005ce4 <dbg_read+0x58>)
 8005cb2:	5c9b      	ldrb	r3, [r3, r2]
 8005cb4:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_tail = (dbg_rx_buffer_index_t)(dbg_rx_buffer_tail + 1) % DBG_RX_BUFFER_SIZE;
 8005cb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ce0 <dbg_read+0x54>)
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	4b06      	ldr	r3, [pc, #24]	; (8005ce0 <dbg_read+0x54>)
 8005cc8:	701a      	strb	r2, [r3, #0]
		return c;
 8005cca:	79fb      	ldrb	r3, [r7, #7]
 8005ccc:	b21b      	sxth	r3, r3
	}
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	200003c4 	.word	0x200003c4
 8005ce0:	200003c5 	.word	0x200003c5
 8005ce4:	200003c8 	.word	0x200003c8

08005ce8 <EN_Interrupt>:
		return c;
	}
}
//-----------------------------------------------------------------------------------------------------------------
void EN_Interrupt(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8005cec:	4b0e      	ldr	r3, [pc, #56]	; (8005d28 <EN_Interrupt+0x40>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68da      	ldr	r2, [r3, #12]
 8005cf2:	4b0d      	ldr	r3, [pc, #52]	; (8005d28 <EN_Interrupt+0x40>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f042 0220 	orr.w	r2, r2, #32
 8005cfa:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8005cfc:	4b0b      	ldr	r3, [pc, #44]	; (8005d2c <EN_Interrupt+0x44>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68da      	ldr	r2, [r3, #12]
 8005d02:	4b0a      	ldr	r3, [pc, #40]	; (8005d2c <EN_Interrupt+0x44>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f042 0220 	orr.w	r2, r2, #32
 8005d0a:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8005d0c:	4b08      	ldr	r3, [pc, #32]	; (8005d30 <EN_Interrupt+0x48>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	4b07      	ldr	r3, [pc, #28]	; (8005d30 <EN_Interrupt+0x48>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0220 	orr.w	r2, r2, #32
 8005d1a:	60da      	str	r2, [r3, #12]

	//__HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_RXNE);
}
 8005d1c:	bf00      	nop
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	20000efc 	.word	0x20000efc
 8005d2c:	20000ebc 	.word	0x20000ebc
 8005d30:	20000f3c 	.word	0x20000f3c

08005d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005d34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005d6c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005d38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005d3a:	e003      	b.n	8005d44 <LoopCopyDataInit>

08005d3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	; (8005d70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005d3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005d40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005d42:	3104      	adds	r1, #4

08005d44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005d44:	480b      	ldr	r0, [pc, #44]	; (8005d74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005d46:	4b0c      	ldr	r3, [pc, #48]	; (8005d78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005d48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005d4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005d4c:	d3f6      	bcc.n	8005d3c <CopyDataInit>
  ldr  r2, =_sbss
 8005d4e:	4a0b      	ldr	r2, [pc, #44]	; (8005d7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005d50:	e002      	b.n	8005d58 <LoopFillZerobss>

08005d52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005d52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005d54:	f842 3b04 	str.w	r3, [r2], #4

08005d58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005d58:	4b09      	ldr	r3, [pc, #36]	; (8005d80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005d5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005d5c:	d3f9      	bcc.n	8005d52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005d5e:	f7ff f827 	bl	8004db0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005d62:	f014 ff59 	bl	801ac18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005d66:	f7fe f9f3 	bl	8004150 <main>
  bx  lr    
 8005d6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005d6c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005d70:	080247c0 	.word	0x080247c0
  ldr  r0, =_sdata
 8005d74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005d78:	2000024c 	.word	0x2000024c
  ldr  r2, =_sbss
 8005d7c:	20000250 	.word	0x20000250
  ldr  r3, = _ebss
 8005d80:	20007898 	.word	0x20007898

08005d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005d84:	e7fe      	b.n	8005d84 <ADC_IRQHandler>
	...

08005d88 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	src,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	6039      	str	r1, [r7, #0]
 8005d92:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
 8005d94:	88fb      	ldrh	r3, [r7, #6]
 8005d96:	2b7f      	cmp	r3, #127	; 0x7f
 8005d98:	d802      	bhi.n	8005da0 <ff_convert+0x18>
		c = src;
 8005d9a:	88fb      	ldrh	r3, [r7, #6]
 8005d9c:	81fb      	strh	r3, [r7, #14]
 8005d9e:	e025      	b.n	8005dec <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00b      	beq.n	8005dbe <ff_convert+0x36>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
 8005da6:	88fb      	ldrh	r3, [r7, #6]
 8005da8:	2bff      	cmp	r3, #255	; 0xff
 8005daa:	d805      	bhi.n	8005db8 <ff_convert+0x30>
 8005dac:	88fb      	ldrh	r3, [r7, #6]
 8005dae:	3b80      	subs	r3, #128	; 0x80
 8005db0:	4a12      	ldr	r2, [pc, #72]	; (8005dfc <ff_convert+0x74>)
 8005db2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005db6:	e000      	b.n	8005dba <ff_convert+0x32>
 8005db8:	2300      	movs	r3, #0
 8005dba:	81fb      	strh	r3, [r7, #14]
 8005dbc:	e016      	b.n	8005dec <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	81fb      	strh	r3, [r7, #14]
 8005dc2:	e009      	b.n	8005dd8 <ff_convert+0x50>
				if (src == Tbl[c]) break;
 8005dc4:	89fb      	ldrh	r3, [r7, #14]
 8005dc6:	4a0d      	ldr	r2, [pc, #52]	; (8005dfc <ff_convert+0x74>)
 8005dc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dcc:	88fa      	ldrh	r2, [r7, #6]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d006      	beq.n	8005de0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8005dd2:	89fb      	ldrh	r3, [r7, #14]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	81fb      	strh	r3, [r7, #14]
 8005dd8:	89fb      	ldrh	r3, [r7, #14]
 8005dda:	2b7f      	cmp	r3, #127	; 0x7f
 8005ddc:	d9f2      	bls.n	8005dc4 <ff_convert+0x3c>
 8005dde:	e000      	b.n	8005de2 <ff_convert+0x5a>
				if (src == Tbl[c]) break;
 8005de0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8005de2:	89fb      	ldrh	r3, [r7, #14]
 8005de4:	3380      	adds	r3, #128	; 0x80
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8005dec:	89fb      	ldrh	r3, [r7, #14]
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	08023c10 	.word	0x08023c10

08005e00 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	4603      	mov	r3, r0
 8005e08:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	e002      	b.n	8005e16 <ff_wtoupper+0x16>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	3301      	adds	r3, #1
 8005e14:	60fb      	str	r3, [r7, #12]
 8005e16:	4a0f      	ldr	r2, [pc, #60]	; (8005e54 <ff_wtoupper+0x54>)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d006      	beq.n	8005e30 <ff_wtoupper+0x30>
 8005e22:	4a0c      	ldr	r2, [pc, #48]	; (8005e54 <ff_wtoupper+0x54>)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e2a:	88fa      	ldrh	r2, [r7, #6]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d1ef      	bne.n	8005e10 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8005e30:	4a08      	ldr	r2, [pc, #32]	; (8005e54 <ff_wtoupper+0x54>)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <ff_wtoupper+0x46>
 8005e3c:	4a06      	ldr	r2, [pc, #24]	; (8005e58 <ff_wtoupper+0x58>)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e44:	e000      	b.n	8005e48 <ff_wtoupper+0x48>
 8005e46:	88fb      	ldrh	r3, [r7, #6]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	08023d10 	.word	0x08023d10
 8005e58:	08023ef0 	.word	0x08023ef0

08005e5c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	613b      	str	r3, [r7, #16]

#if _WORD_ACCESS == 1
	while (cnt >= sizeof (int)) {
 8005e70:	e00c      	b.n	8005e8c <mem_cpy+0x30>
		*(int*)d = *(int*)s;
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	601a      	str	r2, [r3, #0]
		d += sizeof (int); s += sizeof (int);
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	3304      	adds	r3, #4
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	3304      	adds	r3, #4
 8005e84:	613b      	str	r3, [r7, #16]
		cnt -= sizeof (int);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	3b04      	subs	r3, #4
 8005e8a:	607b      	str	r3, [r7, #4]
	while (cnt >= sizeof (int)) {
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b03      	cmp	r3, #3
 8005e90:	d8ef      	bhi.n	8005e72 <mem_cpy+0x16>
	}
#endif
	while (cnt--)
 8005e92:	e007      	b.n	8005ea4 <mem_cpy+0x48>
		*d++ = *s++;
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	1c53      	adds	r3, r2, #1
 8005e98:	613b      	str	r3, [r7, #16]
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	1c59      	adds	r1, r3, #1
 8005e9e:	6179      	str	r1, [r7, #20]
 8005ea0:	7812      	ldrb	r2, [r2, #0]
 8005ea2:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	1e5a      	subs	r2, r3, #1
 8005ea8:	607a      	str	r2, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1f2      	bne.n	8005e94 <mem_cpy+0x38>
}
 8005eae:	bf00      	nop
 8005eb0:	bf00      	nop
 8005eb2:	371c      	adds	r7, #28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005ecc:	e005      	b.n	8005eda <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	617a      	str	r2, [r7, #20]
 8005ed4:	68ba      	ldr	r2, [r7, #8]
 8005ed6:	b2d2      	uxtb	r2, r2
 8005ed8:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	1e5a      	subs	r2, r3, #1
 8005ede:	607a      	str	r2, [r7, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1f4      	bne.n	8005ece <mem_set+0x12>
}
 8005ee4:	bf00      	nop
 8005ee6:	bf00      	nop
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005ef2:	b480      	push	{r7}
 8005ef4:	b089      	sub	sp, #36	; 0x24
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	61fb      	str	r3, [r7, #28]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005f06:	2300      	movs	r3, #0
 8005f08:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8005f0a:	bf00      	nop
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	1e5a      	subs	r2, r3, #1
 8005f10:	607a      	str	r2, [r7, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00d      	beq.n	8005f32 <mem_cmp+0x40>
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	1c5a      	adds	r2, r3, #1
 8005f1a:	61fa      	str	r2, [r7, #28]
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	4619      	mov	r1, r3
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	61ba      	str	r2, [r7, #24]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	1acb      	subs	r3, r1, r3
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0ec      	beq.n	8005f0c <mem_cmp+0x1a>
	return r;
 8005f32:	697b      	ldr	r3, [r7, #20]
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3724      	adds	r7, #36	; 0x24
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005f4a:	e002      	b.n	8005f52 <chk_chr+0x12>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	607b      	str	r3, [r7, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d005      	beq.n	8005f66 <chk_chr+0x26>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d1f2      	bne.n	8005f4c <chk_chr+0xc>
	return *str;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	781b      	ldrb	r3, [r3, #0]
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS *fs		/* File system object */
)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b084      	sub	sp, #16
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;

	
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	791b      	ldrb	r3, [r3, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d038      	beq.n	8005ff8 <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f8a:	60fb      	str	r3, [r7, #12]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	7858      	ldrb	r0, [r3, #1]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005f96:	2301      	movs	r3, #1
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	f002 ff63 	bl	8008e64 <disk_write>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d001      	beq.n	8005fa8 <sync_window+0x32>
			return FR_DISK_ERR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e028      	b.n	8005ffa <sync_window+0x84>
		fs->wflag = 0;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	711a      	strb	r2, [r3, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d31f      	bcc.n	8005ff8 <sync_window+0x82>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a1b      	ldr	r3, [r3, #32]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d217      	bcs.n	8005ff8 <sync_window+0x82>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	78db      	ldrb	r3, [r3, #3]
 8005fcc:	60bb      	str	r3, [r7, #8]
 8005fce:	e010      	b.n	8005ff2 <sync_window+0x7c>
				wsect += fs->fsize;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	60fb      	str	r3, [r7, #12]
				disk_write(fs->drv, fs->win, wsect, 1);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	7858      	ldrb	r0, [r3, #1]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	f002 ff3c 	bl	8008e64 <disk_write>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	60bb      	str	r3, [r7, #8]
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d8eb      	bhi.n	8005fd0 <sync_window+0x5a>
			}
		}
	}
	return FR_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b082      	sub	sp, #8
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	6039      	str	r1, [r7, #0]
	if (sector != fs->winsect) {	/* Changed current window */
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d018      	beq.n	8006048 <move_window+0x46>
#if !_FS_READONLY
		if (sync_window(fs) != FR_OK)
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff ffad 	bl	8005f76 <sync_window>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d001      	beq.n	8006026 <move_window+0x24>
			return FR_DISK_ERR;
 8006022:	2301      	movs	r3, #1
 8006024:	e011      	b.n	800604a <move_window+0x48>
#endif
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	7858      	ldrb	r0, [r3, #1]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006030:	2301      	movs	r3, #1
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	f002 feae 	bl	8008d94 <disk_read>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <move_window+0x40>
			return FR_DISK_ERR;
 800603e:	2301      	movs	r3, #1
 8006040:	e003      	b.n	800604a <move_window+0x48>
		fs->winsect = sector;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	635a      	str	r2, [r3, #52]	; 0x34
	}

	return FR_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
	...

08006054 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs		/* File system object */
)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7ff ff8a 	bl	8005f76 <sync_window>
 8006062:	4603      	mov	r3, r0
 8006064:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006066:	7bfb      	ldrb	r3, [r7, #15]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d14a      	bne.n	8006102 <sync_fs+0xae>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	2b03      	cmp	r3, #3
 8006072:	d13a      	bne.n	80060ea <sync_fs+0x96>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	795b      	ldrb	r3, [r3, #5]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d036      	beq.n	80060ea <sync_fs+0x96>
			fs->winsect = 0;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	635a      	str	r2, [r3, #52]	; 0x34
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	3338      	adds	r3, #56	; 0x38
 8006086:	f44f 7200 	mov.w	r2, #512	; 0x200
 800608a:	2100      	movs	r1, #0
 800608c:	4618      	mov	r0, r3
 800608e:	f7ff ff15 	bl	8005ebc <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	3338      	adds	r3, #56	; 0x38
 8006096:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800609a:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800609e:	801a      	strh	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	3338      	adds	r3, #56	; 0x38
 80060a4:	4a19      	ldr	r2, [pc, #100]	; (800610c <sync_fs+0xb8>)
 80060a6:	601a      	str	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	3338      	adds	r3, #56	; 0x38
 80060ac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80060b0:	4a17      	ldr	r2, [pc, #92]	; (8006110 <sync_fs+0xbc>)
 80060b2:	601a      	str	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3338      	adds	r3, #56	; 0x38
 80060b8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6912      	ldr	r2, [r2, #16]
 80060c0:	601a      	str	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	3338      	adds	r3, #56	; 0x38
 80060c6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	68d2      	ldr	r2, [r2, #12]
 80060ce:	601a      	str	r2, [r3, #0]
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	7858      	ldrb	r0, [r3, #1]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	695a      	ldr	r2, [r3, #20]
 80060de:	2301      	movs	r3, #1
 80060e0:	f002 fec0 	bl	8008e64 <disk_write>
			fs->fsi_flag = 0;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	785b      	ldrb	r3, [r3, #1]
 80060ee:	2200      	movs	r2, #0
 80060f0:	2100      	movs	r1, #0
 80060f2:	4618      	mov	r0, r3
 80060f4:	f002 ff36 	bl	8008f64 <disk_ioctl>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <sync_fs+0xae>
			res = FR_DISK_ERR;
 80060fe:	2301      	movs	r3, #1
 8006100:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006102:	7bfb      	ldrb	r3, [r7, #15]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	41615252 	.word	0x41615252
 8006110:	61417272 	.word	0x61417272

08006114 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	3b02      	subs	r3, #2
 8006122:	603b      	str	r3, [r7, #0]
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	3b02      	subs	r3, #2
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	429a      	cmp	r2, r3
 800612e:	d301      	bcc.n	8006134 <clust2sect+0x20>
 8006130:	2300      	movs	r3, #0
 8006132:	e008      	b.n	8006146 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	789b      	ldrb	r3, [r3, #2]
 8006138:	461a      	mov	r2, r3
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	fb03 f202 	mul.w	r2, r3, r2
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006144:	4413      	add	r3, r2
}
 8006146:	4618      	mov	r0, r3
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b086      	sub	sp, #24
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d904      	bls.n	800616c <get_fat+0x1a>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	429a      	cmp	r2, r3
 800616a:	d301      	bcc.n	8006170 <get_fat+0x1e>
		return 1;
 800616c:	2301      	movs	r3, #1
 800616e:	e085      	b.n	800627c <get_fat+0x12a>

	switch (fs->fs_type) {
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	2b03      	cmp	r3, #3
 8006176:	d05f      	beq.n	8006238 <get_fat+0xe6>
 8006178:	2b03      	cmp	r3, #3
 800617a:	dc7d      	bgt.n	8006278 <get_fat+0x126>
 800617c:	2b01      	cmp	r3, #1
 800617e:	d002      	beq.n	8006186 <get_fat+0x34>
 8006180:	2b02      	cmp	r3, #2
 8006182:	d042      	beq.n	800620a <get_fat+0xb8>
 8006184:	e078      	b.n	8006278 <get_fat+0x126>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	613b      	str	r3, [r7, #16]
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	4413      	add	r3, r2
 8006192:	613b      	str	r3, [r7, #16]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	0a5b      	lsrs	r3, r3, #9
 800619c:	4413      	add	r3, r2
 800619e:	4619      	mov	r1, r3
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7ff ff2e 	bl	8006002 <move_window>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d15e      	bne.n	800626a <get_fat+0x118>
		wc = fs->win[bc % SS(fs)]; bc++;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	4413      	add	r3, r2
 80061b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80061ba:	60fb      	str	r3, [r7, #12]
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	3301      	adds	r3, #1
 80061c0:	613b      	str	r3, [r7, #16]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	0a5b      	lsrs	r3, r3, #9
 80061ca:	4413      	add	r3, r2
 80061cc:	4619      	mov	r1, r3
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff ff17 	bl	8006002 <move_window>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d149      	bne.n	800626e <get_fat+0x11c>
		wc |= fs->win[bc % SS(fs)] << 8;
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	4413      	add	r3, r2
 80061e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	461a      	mov	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d002      	beq.n	8006202 <get_fat+0xb0>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	091b      	lsrs	r3, r3, #4
 8006200:	e03c      	b.n	800627c <get_fat+0x12a>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006208:	e038      	b.n	800627c <get_fat+0x12a>

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	0a1b      	lsrs	r3, r3, #8
 8006212:	4413      	add	r3, r2
 8006214:	4619      	mov	r1, r3
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f7ff fef3 	bl	8006002 <move_window>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d127      	bne.n	8006272 <get_fat+0x120>
		p = &fs->win[clst * 2 % SS(fs)];
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	005b      	lsls	r3, r3, #1
 8006226:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800622a:	3338      	adds	r3, #56	; 0x38
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	4413      	add	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
		return LD_WORD(p);
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	881b      	ldrh	r3, [r3, #0]
 8006236:	e021      	b.n	800627c <get_fat+0x12a>

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	09db      	lsrs	r3, r3, #7
 8006240:	4413      	add	r3, r2
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f7ff fedc 	bl	8006002 <move_window>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d112      	bne.n	8006276 <get_fat+0x124>
		p = &fs->win[clst * 4 % SS(fs)];
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006258:	3338      	adds	r3, #56	; 0x38
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	4413      	add	r3, r2
 800625e:	617b      	str	r3, [r7, #20]
		return LD_DWORD(p) & 0x0FFFFFFF;
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006268:	e008      	b.n	800627c <get_fat+0x12a>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 800626a:	bf00      	nop
 800626c:	e004      	b.n	8006278 <get_fat+0x126>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 800626e:	bf00      	nop
 8006270:	e002      	b.n	8006278 <get_fat+0x126>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8006272:	bf00      	nop
 8006274:	e000      	b.n	8006278 <get_fat+0x126>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8006276:	bf00      	nop
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8006278:	f04f 33ff 	mov.w	r3, #4294967295
}
 800627c:	4618      	mov	r0, r3
 800627e:	3718      	adds	r7, #24
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <put_fat>:
FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b088      	sub	sp, #32
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d904      	bls.n	80062a0 <put_fat+0x1c>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	429a      	cmp	r2, r3
 800629e:	d302      	bcc.n	80062a6 <put_fat+0x22>
		res = FR_INT_ERR;
 80062a0:	2302      	movs	r3, #2
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e0bf      	b.n	8006426 <put_fat+0x1a2>

	} else {
		switch (fs->fs_type) {
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	781b      	ldrb	r3, [r3, #0]
 80062aa:	2b03      	cmp	r3, #3
 80062ac:	f000 808d 	beq.w	80063ca <put_fat+0x146>
 80062b0:	2b03      	cmp	r3, #3
 80062b2:	f300 80ab 	bgt.w	800640c <put_fat+0x188>
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d002      	beq.n	80062c0 <put_fat+0x3c>
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d06a      	beq.n	8006394 <put_fat+0x110>
 80062be:	e0a5      	b.n	800640c <put_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	085b      	lsrs	r3, r3, #1
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	4413      	add	r3, r2
 80062cc:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	0a5b      	lsrs	r3, r3, #9
 80062d6:	4413      	add	r3, r2
 80062d8:	4619      	mov	r1, r3
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f7ff fe91 	bl	8006002 <move_window>
 80062e0:	4603      	mov	r3, r0
 80062e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80062e4:	7ffb      	ldrb	r3, [r7, #31]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f040 8093 	bne.w	8006412 <put_fat+0x18e>
			p = &fs->win[bc % SS(fs)];
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062f2:	3338      	adds	r3, #56	; 0x38
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	4413      	add	r3, r2
 80062f8:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00d      	beq.n	8006320 <put_fat+0x9c>
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	b25b      	sxtb	r3, r3
 800630a:	f003 030f 	and.w	r3, r3, #15
 800630e:	b25a      	sxtb	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	b2db      	uxtb	r3, r3
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	b25b      	sxtb	r3, r3
 8006318:	4313      	orrs	r3, r2
 800631a:	b25b      	sxtb	r3, r3
 800631c:	b2db      	uxtb	r3, r3
 800631e:	e001      	b.n	8006324 <put_fat+0xa0>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	b2db      	uxtb	r3, r3
 8006324:	69ba      	ldr	r2, [r7, #24]
 8006326:	7013      	strb	r3, [r2, #0]
			bc++;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	3301      	adds	r3, #1
 800632c:	617b      	str	r3, [r7, #20]
			fs->wflag = 1;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2201      	movs	r2, #1
 8006332:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	0a5b      	lsrs	r3, r3, #9
 800633c:	4413      	add	r3, r2
 800633e:	4619      	mov	r1, r3
 8006340:	68f8      	ldr	r0, [r7, #12]
 8006342:	f7ff fe5e 	bl	8006002 <move_window>
 8006346:	4603      	mov	r3, r0
 8006348:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800634a:	7ffb      	ldrb	r3, [r7, #31]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d162      	bne.n	8006416 <put_fat+0x192>
			p = &fs->win[bc % SS(fs)];
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006356:	3338      	adds	r3, #56	; 0x38
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	4413      	add	r3, r2
 800635c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f003 0301 	and.w	r3, r3, #1
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <put_fat+0xec>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	091b      	lsrs	r3, r3, #4
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e00e      	b.n	800638e <put_fat+0x10a>
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	b25b      	sxtb	r3, r3
 8006376:	f023 030f 	bic.w	r3, r3, #15
 800637a:	b25a      	sxtb	r2, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	0a1b      	lsrs	r3, r3, #8
 8006380:	b25b      	sxtb	r3, r3
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	b25b      	sxtb	r3, r3
 8006388:	4313      	orrs	r3, r2
 800638a:	b25b      	sxtb	r3, r3
 800638c:	b2db      	uxtb	r3, r3
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	7013      	strb	r3, [r2, #0]
			break;
 8006392:	e045      	b.n	8006420 <put_fat+0x19c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	0a1b      	lsrs	r3, r3, #8
 800639c:	4413      	add	r3, r2
 800639e:	4619      	mov	r1, r3
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f7ff fe2e 	bl	8006002 <move_window>
 80063a6:	4603      	mov	r3, r0
 80063a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063aa:	7ffb      	ldrb	r3, [r7, #31]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d134      	bne.n	800641a <put_fat+0x196>
			p = &fs->win[clst * 2 % SS(fs)];
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	005b      	lsls	r3, r3, #1
 80063b4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80063b8:	3338      	adds	r3, #56	; 0x38
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4413      	add	r3, r2
 80063be:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	801a      	strh	r2, [r3, #0]
			break;
 80063c8:	e02a      	b.n	8006420 <put_fat+0x19c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	09db      	lsrs	r3, r3, #7
 80063d2:	4413      	add	r3, r2
 80063d4:	4619      	mov	r1, r3
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f7ff fe13 	bl	8006002 <move_window>
 80063dc:	4603      	mov	r3, r0
 80063de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063e0:	7ffb      	ldrb	r3, [r7, #31]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d11b      	bne.n	800641e <put_fat+0x19a>
			p = &fs->win[clst * 4 % SS(fs)];
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80063ee:	3338      	adds	r3, #56	; 0x38
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	4413      	add	r3, r2
 80063f4:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	4313      	orrs	r3, r2
 8006402:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	601a      	str	r2, [r3, #0]
			break;
 800640a:	e009      	b.n	8006420 <put_fat+0x19c>

		default :
			res = FR_INT_ERR;
 800640c:	2302      	movs	r3, #2
 800640e:	77fb      	strb	r3, [r7, #31]
 8006410:	e006      	b.n	8006420 <put_fat+0x19c>
			if (res != FR_OK) break;
 8006412:	bf00      	nop
 8006414:	e004      	b.n	8006420 <put_fat+0x19c>
			if (res != FR_OK) break;
 8006416:	bf00      	nop
 8006418:	e002      	b.n	8006420 <put_fat+0x19c>
			if (res != FR_OK) break;
 800641a:	bf00      	nop
 800641c:	e000      	b.n	8006420 <put_fat+0x19c>
			if (res != FR_OK) break;
 800641e:	bf00      	nop
		}
		fs->wflag = 1;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	711a      	strb	r2, [r3, #4]
	}

	return res;
 8006426:	7ffb      	ldrb	r3, [r7, #31]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3720      	adds	r7, #32
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d904      	bls.n	800644a <remove_chain+0x1a>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	69db      	ldr	r3, [r3, #28]
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d302      	bcc.n	8006450 <remove_chain+0x20>
		res = FR_INT_ERR;
 800644a:	2302      	movs	r3, #2
 800644c:	73fb      	strb	r3, [r7, #15]
 800644e:	e039      	b.n	80064c4 <remove_chain+0x94>

	} else {
		res = FR_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006454:	e02d      	b.n	80064b2 <remove_chain+0x82>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8006456:	6839      	ldr	r1, [r7, #0]
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7ff fe7a 	bl	8006152 <get_fat>
 800645e:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d02b      	beq.n	80064be <remove_chain+0x8e>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d102      	bne.n	8006472 <remove_chain+0x42>
 800646c:	2302      	movs	r3, #2
 800646e:	73fb      	strb	r3, [r7, #15]
 8006470:	e028      	b.n	80064c4 <remove_chain+0x94>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006478:	d102      	bne.n	8006480 <remove_chain+0x50>
 800647a:	2301      	movs	r3, #1
 800647c:	73fb      	strb	r3, [r7, #15]
 800647e:	e021      	b.n	80064c4 <remove_chain+0x94>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8006480:	2200      	movs	r2, #0
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7ff fefd 	bl	8006284 <put_fat>
 800648a:	4603      	mov	r3, r0
 800648c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800648e:	7bfb      	ldrb	r3, [r7, #15]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d116      	bne.n	80064c2 <remove_chain+0x92>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649c:	d007      	beq.n	80064ae <remove_chain+0x7e>
				fs->free_clust++;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	1c5a      	adds	r2, r3, #1
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	611a      	str	r2, [r3, #16]
				fs->fsi_flag = 1;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, rt);		/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	683a      	ldr	r2, [r7, #0]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d3cc      	bcc.n	8006456 <remove_chain+0x26>
 80064bc:	e002      	b.n	80064c4 <remove_chain+0x94>
			if (nxt == 0) break;				/* Empty cluster? */
 80064be:	bf00      	nop
 80064c0:	e000      	b.n	80064c4 <remove_chain+0x94>
			if (res != FR_OK) break;
 80064c2:	bf00      	nop
		}
	}

	return res;
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b086      	sub	sp, #24
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
 80064d6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10d      	bne.n	80064fa <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d004      	beq.n	80064f4 <create_chain+0x26>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d315      	bcc.n	8006520 <create_chain+0x52>
 80064f4:	2301      	movs	r3, #1
 80064f6:	613b      	str	r3, [r7, #16]
 80064f8:	e012      	b.n	8006520 <create_chain+0x52>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80064fa:	6839      	ldr	r1, [r7, #0]
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f7ff fe28 	bl	8006152 <get_fat>
 8006502:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* It is an invalid cluster */
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d801      	bhi.n	800650e <create_chain+0x40>
 800650a:	2301      	movs	r3, #1
 800650c:	e064      	b.n	80065d8 <create_chain+0x10a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	429a      	cmp	r2, r3
 8006516:	d201      	bcs.n	800651c <create_chain+0x4e>
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	e05d      	b.n	80065d8 <create_chain+0x10a>
		scl = clst;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	3301      	adds	r3, #1
 8006528:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	429a      	cmp	r2, r3
 8006532:	d307      	bcc.n	8006544 <create_chain+0x76>
			ncl = 2;
 8006534:	2302      	movs	r3, #2
 8006536:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	429a      	cmp	r2, r3
 800653e:	d901      	bls.n	8006544 <create_chain+0x76>
 8006540:	2300      	movs	r3, #0
 8006542:	e049      	b.n	80065d8 <create_chain+0x10a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006544:	6979      	ldr	r1, [r7, #20]
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f7ff fe03 	bl	8006152 <get_fat>
 800654c:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00e      	beq.n	8006572 <create_chain+0xa4>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655a:	d002      	beq.n	8006562 <create_chain+0x94>
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d101      	bne.n	8006566 <create_chain+0x98>
			return cs;
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	e038      	b.n	80065d8 <create_chain+0x10a>
		if (ncl == scl) return 0;		/* No free cluster */
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	429a      	cmp	r2, r3
 800656c:	d1da      	bne.n	8006524 <create_chain+0x56>
 800656e:	2300      	movs	r3, #0
 8006570:	e032      	b.n	80065d8 <create_chain+0x10a>
		if (cs == 0) break;				/* Found a free cluster */
 8006572:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8006574:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8006578:	6979      	ldr	r1, [r7, #20]
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f7ff fe82 	bl	8006284 <put_fat>
 8006580:	4603      	mov	r3, r0
 8006582:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006584:	7bfb      	ldrb	r3, [r7, #15]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d109      	bne.n	800659e <create_chain+0xd0>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d006      	beq.n	800659e <create_chain+0xd0>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	6839      	ldr	r1, [r7, #0]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7ff fe75 	bl	8006284 <put_fat>
 800659a:	4603      	mov	r3, r0
 800659c:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800659e:	7bfb      	ldrb	r3, [r7, #15]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d110      	bne.n	80065c6 <create_chain+0xf8>
		fs->last_clust = ncl;			/* Update FSINFO */
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b2:	d010      	beq.n	80065d6 <create_chain+0x108>
			fs->free_clust--;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	1e5a      	subs	r2, r3, #1
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag = 1;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	715a      	strb	r2, [r3, #5]
 80065c4:	e007      	b.n	80065d6 <create_chain+0x108>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d102      	bne.n	80065d2 <create_chain+0x104>
 80065cc:	f04f 33ff 	mov.w	r3, #4294967295
 80065d0:	e000      	b.n	80065d4 <create_chain+0x106>
 80065d2:	2301      	movs	r3, #1
 80065d4:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80065d6:	697b      	ldr	r3, [r7, #20]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Index of directory table */
)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	460b      	mov	r3, r1
 80065ea:	807b      	strh	r3, [r7, #2]
	DWORD clst;
	WORD ic;


	dj->index = idx;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	887a      	ldrh	r2, [r7, #2]
 80065f0:	80da      	strh	r2, [r3, #6]
	clst = dj->sclust;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	60fb      	str	r3, [r7, #12]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d005      	beq.n	800660a <dir_sdi+0x2a>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	69db      	ldr	r3, [r3, #28]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	429a      	cmp	r2, r3
 8006608:	d301      	bcc.n	800660e <dir_sdi+0x2e>
		return FR_INT_ERR;
 800660a:	2302      	movs	r3, #2
 800660c:	e066      	b.n	80066dc <dir_sdi+0xfc>
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d108      	bne.n	8006626 <dir_sdi+0x46>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	2b03      	cmp	r3, #3
 800661c:	d103      	bne.n	8006626 <dir_sdi+0x46>
		clst = dj->fs->dirbase;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006624:	60fb      	str	r3, [r7, #12]

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d114      	bne.n	8006656 <dir_sdi+0x76>
		dj->clust = clst;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68fa      	ldr	r2, [r7, #12]
 8006630:	60da      	str	r2, [r3, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	891b      	ldrh	r3, [r3, #8]
 8006638:	887a      	ldrh	r2, [r7, #2]
 800663a:	429a      	cmp	r2, r3
 800663c:	d301      	bcc.n	8006642 <dir_sdi+0x62>
			return FR_INT_ERR;
 800663e:	2302      	movs	r3, #2
 8006640:	e04c      	b.n	80066dc <dir_sdi+0xfc>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006648:	887a      	ldrh	r2, [r7, #2]
 800664a:	0912      	lsrs	r2, r2, #4
 800664c:	b292      	uxth	r2, r2
 800664e:	441a      	add	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	611a      	str	r2, [r3, #16]
 8006654:	e036      	b.n	80066c4 <dir_sdi+0xe4>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	789b      	ldrb	r3, [r3, #2]
 800665c:	b29b      	uxth	r3, r3
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	817b      	strh	r3, [r7, #10]
		while (idx >= ic) {	/* Follow cluster chain */
 8006662:	e01b      	b.n	800669c <dir_sdi+0xbc>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68f9      	ldr	r1, [r7, #12]
 800666a:	4618      	mov	r0, r3
 800666c:	f7ff fd71 	bl	8006152 <get_fat>
 8006670:	60f8      	str	r0, [r7, #12]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006678:	d101      	bne.n	800667e <dir_sdi+0x9e>
 800667a:	2301      	movs	r3, #1
 800667c:	e02e      	b.n	80066dc <dir_sdi+0xfc>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d905      	bls.n	8006690 <dir_sdi+0xb0>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	429a      	cmp	r2, r3
 800668e:	d301      	bcc.n	8006694 <dir_sdi+0xb4>
				return FR_INT_ERR;
 8006690:	2302      	movs	r3, #2
 8006692:	e023      	b.n	80066dc <dir_sdi+0xfc>
			idx -= ic;
 8006694:	887a      	ldrh	r2, [r7, #2]
 8006696:	897b      	ldrh	r3, [r7, #10]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	807b      	strh	r3, [r7, #2]
		while (idx >= ic) {	/* Follow cluster chain */
 800669c:	887a      	ldrh	r2, [r7, #2]
 800669e:	897b      	ldrh	r3, [r7, #10]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d2df      	bcs.n	8006664 <dir_sdi+0x84>
		}
		dj->clust = clst;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	60da      	str	r2, [r3, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68f9      	ldr	r1, [r7, #12]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff fd2f 	bl	8006114 <clust2sect>
 80066b6:	4602      	mov	r2, r0
 80066b8:	887b      	ldrh	r3, [r7, #2]
 80066ba:	091b      	lsrs	r3, r3, #4
 80066bc:	b29b      	uxth	r3, r3
 80066be:	441a      	add	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	611a      	str	r2, [r3, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80066cc:	887b      	ldrh	r3, [r7, #2]
 80066ce:	f003 030f 	and.w	r3, r3, #15
 80066d2:	015b      	lsls	r3, r3, #5
 80066d4:	441a      	add	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	615a      	str	r2, [r3, #20]

	return FR_OK;	/* Seek succeeded */
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR *dj,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80066e4:	b590      	push	{r4, r7, lr}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	88db      	ldrh	r3, [r3, #6]
 80066f2:	3301      	adds	r3, #1
 80066f4:	813b      	strh	r3, [r7, #8]
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 80066f6:	893b      	ldrh	r3, [r7, #8]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d003      	beq.n	8006704 <dir_next+0x20>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d101      	bne.n	8006708 <dir_next+0x24>
		return FR_NO_FILE;
 8006704:	2304      	movs	r3, #4
 8006706:	e0bb      	b.n	8006880 <dir_next+0x19c>

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 8006708:	893b      	ldrh	r3, [r7, #8]
 800670a:	f003 030f 	and.w	r3, r3, #15
 800670e:	b29b      	uxth	r3, r3
 8006710:	2b00      	cmp	r3, #0
 8006712:	f040 80a6 	bne.w	8006862 <dir_next+0x17e>
		dj->sect++;					/* Next sector */
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	611a      	str	r2, [r3, #16]

		if (dj->clust == 0) {	/* Static table */
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d108      	bne.n	800673a <dir_next+0x56>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	891b      	ldrh	r3, [r3, #8]
 800672e:	893a      	ldrh	r2, [r7, #8]
 8006730:	429a      	cmp	r2, r3
 8006732:	f0c0 8096 	bcc.w	8006862 <dir_next+0x17e>
				return FR_NO_FILE;
 8006736:	2304      	movs	r3, #4
 8006738:	e0a2      	b.n	8006880 <dir_next+0x19c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800673a:	893b      	ldrh	r3, [r7, #8]
 800673c:	091b      	lsrs	r3, r3, #4
 800673e:	b29b      	uxth	r3, r3
 8006740:	461a      	mov	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	789b      	ldrb	r3, [r3, #2]
 8006748:	3b01      	subs	r3, #1
 800674a:	4013      	ands	r3, r2
 800674c:	2b00      	cmp	r3, #0
 800674e:	f040 8088 	bne.w	8006862 <dir_next+0x17e>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	4619      	mov	r1, r3
 800675c:	4610      	mov	r0, r2
 800675e:	f7ff fcf8 	bl	8006152 <get_fat>
 8006762:	60f8      	str	r0, [r7, #12]
				if (clst <= 1) return FR_INT_ERR;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d801      	bhi.n	800676e <dir_next+0x8a>
 800676a:	2302      	movs	r3, #2
 800676c:	e088      	b.n	8006880 <dir_next+0x19c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006774:	d101      	bne.n	800677a <dir_next+0x96>
 8006776:	2301      	movs	r3, #1
 8006778:	e082      	b.n	8006880 <dir_next+0x19c>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	429a      	cmp	r2, r3
 8006784:	d361      	bcc.n	800684a <dir_next+0x166>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <dir_next+0xac>
 800678c:	2304      	movs	r3, #4
 800678e:	e077      	b.n	8006880 <dir_next+0x19c>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	4619      	mov	r1, r3
 800679a:	4610      	mov	r0, r2
 800679c:	f7ff fe97 	bl	80064ce <create_chain>
 80067a0:	60f8      	str	r0, [r7, #12]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <dir_next+0xc8>
 80067a8:	2307      	movs	r3, #7
 80067aa:	e069      	b.n	8006880 <dir_next+0x19c>
					if (clst == 1) return FR_INT_ERR;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d101      	bne.n	80067b6 <dir_next+0xd2>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e064      	b.n	8006880 <dir_next+0x19c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067bc:	d101      	bne.n	80067c2 <dir_next+0xde>
 80067be:	2301      	movs	r3, #1
 80067c0:	e05e      	b.n	8006880 <dir_next+0x19c>
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7ff fbd5 	bl	8005f76 <sync_window>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d001      	beq.n	80067d6 <dir_next+0xf2>
 80067d2:	2301      	movs	r3, #1
 80067d4:	e054      	b.n	8006880 <dir_next+0x19c>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	3338      	adds	r3, #56	; 0x38
 80067dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067e0:	2100      	movs	r1, #0
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff fb6a 	bl	8005ebc <mem_set>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681c      	ldr	r4, [r3, #0]
 80067f0:	68f9      	ldr	r1, [r7, #12]
 80067f2:	4610      	mov	r0, r2
 80067f4:	f7ff fc8e 	bl	8006114 <clust2sect>
 80067f8:	4603      	mov	r3, r0
 80067fa:	6363      	str	r3, [r4, #52]	; 0x34
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80067fc:	2300      	movs	r3, #0
 80067fe:	72fb      	strb	r3, [r7, #11]
 8006800:	e015      	b.n	800682e <dir_next+0x14a>
						dj->fs->wflag = 1;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2201      	movs	r2, #1
 8006808:	711a      	strb	r2, [r3, #4]
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4618      	mov	r0, r3
 8006810:	f7ff fbb1 	bl	8005f76 <sync_window>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <dir_next+0x13a>
 800681a:	2301      	movs	r3, #1
 800681c:	e030      	b.n	8006880 <dir_next+0x19c>
						dj->fs->winsect++;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006824:	3201      	adds	r2, #1
 8006826:	635a      	str	r2, [r3, #52]	; 0x34
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006828:	7afb      	ldrb	r3, [r7, #11]
 800682a:	3301      	adds	r3, #1
 800682c:	72fb      	strb	r3, [r7, #11]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	789b      	ldrb	r3, [r3, #2]
 8006834:	7afa      	ldrb	r2, [r7, #11]
 8006836:	429a      	cmp	r2, r3
 8006838:	d3e3      	bcc.n	8006802 <dir_next+0x11e>
					}
					dj->fs->winsect -= c;						/* Rewind window address */
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006840:	7afa      	ldrb	r2, [r7, #11]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	1a8a      	subs	r2, r1, r2
 8006848:	635a      	str	r2, [r3, #52]	; 0x34
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	60da      	str	r2, [r3, #12]
				dj->sect = clust2sect(dj->fs, clst);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68f9      	ldr	r1, [r7, #12]
 8006856:	4618      	mov	r0, r3
 8006858:	f7ff fc5c 	bl	8006114 <clust2sect>
 800685c:	4602      	mov	r2, r0
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dj->index = i;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	893a      	ldrh	r2, [r7, #8]
 8006866:	80da      	strh	r2, [r3, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006870:	893b      	ldrh	r3, [r7, #8]
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	015b      	lsls	r3, r3, #5
 8006878:	441a      	add	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	615a      	str	r2, [r3, #20]

	return FR_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3714      	adds	r7, #20
 8006884:	46bd      	mov	sp, r7
 8006886:	bd90      	pop	{r4, r7, pc}

08006888 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dj,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dj, 0);
 8006892:	2100      	movs	r1, #0
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7ff fea3 	bl	80065e0 <dir_sdi>
 800689a:	4603      	mov	r3, r0
 800689c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800689e:	7bfb      	ldrb	r3, [r7, #15]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d12d      	bne.n	8006900 <dir_alloc+0x78>
		n = 0;
 80068a4:	2300      	movs	r3, #0
 80068a6:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dj->fs, dj->sect);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	4619      	mov	r1, r3
 80068b2:	4610      	mov	r0, r2
 80068b4:	f7ff fba5 	bl	8006002 <move_window>
 80068b8:	4603      	mov	r3, r0
 80068ba:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80068bc:	7bfb      	ldrb	r3, [r7, #15]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d11d      	bne.n	80068fe <dir_alloc+0x76>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2be5      	cmp	r3, #229	; 0xe5
 80068ca:	d004      	beq.n	80068d6 <dir_alloc+0x4e>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	695b      	ldr	r3, [r3, #20]
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d107      	bne.n	80068e6 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous entry is found */
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	3301      	adds	r3, #1
 80068da:	60bb      	str	r3, [r7, #8]
 80068dc:	68ba      	ldr	r2, [r7, #8]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d102      	bne.n	80068ea <dir_alloc+0x62>
 80068e4:	e00c      	b.n	8006900 <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80068e6:	2300      	movs	r3, #0
 80068e8:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 80068ea:	2101      	movs	r1, #1
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7ff fef9 	bl	80066e4 <dir_next>
 80068f2:	4603      	mov	r3, r0
 80068f4:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 80068f6:	7bfb      	ldrb	r3, [r7, #15]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0d5      	beq.n	80068a8 <dir_alloc+0x20>
 80068fc:	e000      	b.n	8006900 <dir_alloc+0x78>
			if (res != FR_OK) break;
 80068fe:	bf00      	nop
	}
	return res;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <ld_clust>:
static
DWORD ld_clust (
	FATFS *fs,	/* Pointer to the fs object */
	BYTE *dir	/* Pointer to the directory entry */
)
{
 800690a:	b480      	push	{r7}
 800690c:	b085      	sub	sp, #20
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
 8006912:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	331a      	adds	r3, #26
 8006918:	881b      	ldrh	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b03      	cmp	r3, #3
 8006922:	d106      	bne.n	8006932 <ld_clust+0x28>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	3314      	adds	r3, #20
 8006928:	881b      	ldrh	r3, [r3, #0]
 800692a:	041b      	lsls	r3, r3, #16
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4313      	orrs	r3, r2
 8006930:	60fb      	str	r3, [r7, #12]

	return cl;
 8006932:	68fb      	ldr	r3, [r7, #12]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3714      	adds	r7, #20
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <st_clust>:
static
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
	ST_WORD(dir+DIR_FstClusLO, cl);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	331a      	adds	r3, #26
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	b292      	uxth	r2, r2
 8006952:	801a      	strh	r2, [r3, #0]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	0c1a      	lsrs	r2, r3, #16
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	3314      	adds	r3, #20
 800695c:	b292      	uxth	r2, r2
 800695e:	801a      	strh	r2, [r3, #0]
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR *lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE *dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b086      	sub	sp, #24
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800697e:	1e5a      	subs	r2, r3, #1
 8006980:	4613      	mov	r3, r2
 8006982:	005b      	lsls	r3, r3, #1
 8006984:	4413      	add	r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800698c:	2300      	movs	r3, #0
 800698e:	613b      	str	r3, [r7, #16]
 8006990:	2301      	movs	r3, #1
 8006992:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
 8006994:	4a24      	ldr	r2, [pc, #144]	; (8006a28 <cmp_lfn+0xbc>)
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	4413      	add	r3, r2
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	461a      	mov	r2, r3
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	4413      	add	r3, r2
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last char has not been processed */
 80069a6:	89fb      	ldrh	r3, [r7, #14]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d019      	beq.n	80069e0 <cmp_lfn+0x74>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 80069ac:	89bb      	ldrh	r3, [r7, #12]
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7ff fa26 	bl	8005e00 <ff_wtoupper>
 80069b4:	4603      	mov	r3, r0
 80069b6:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2b13      	cmp	r3, #19
 80069bc:	d80e      	bhi.n	80069dc <cmp_lfn+0x70>
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	617a      	str	r2, [r7, #20]
 80069c4:	005b      	lsls	r3, r3, #1
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	4413      	add	r3, r2
 80069ca:	881b      	ldrh	r3, [r3, #0]
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7ff fa17 	bl	8005e00 <ff_wtoupper>
 80069d2:	4603      	mov	r3, r0
 80069d4:	461a      	mov	r2, r3
 80069d6:	89fb      	ldrh	r3, [r7, #14]
 80069d8:	4293      	cmp	r3, r2
 80069da:	d008      	beq.n	80069ee <cmp_lfn+0x82>
				return 0;				/* Not matched */
 80069dc:	2300      	movs	r3, #0
 80069de:	e01f      	b.n	8006a20 <cmp_lfn+0xb4>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 80069e0:	89bb      	ldrh	r3, [r7, #12]
 80069e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d001      	beq.n	80069ee <cmp_lfn+0x82>
 80069ea:	2300      	movs	r3, #0
 80069ec:	e018      	b.n	8006a20 <cmp_lfn+0xb4>
		}
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	3301      	adds	r3, #1
 80069f2:	613b      	str	r3, [r7, #16]
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	2b0c      	cmp	r3, #12
 80069f8:	d9cc      	bls.n	8006994 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00b      	beq.n	8006a1e <cmp_lfn+0xb2>
 8006a06:	89fb      	ldrh	r3, [r7, #14]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d008      	beq.n	8006a1e <cmp_lfn+0xb2>
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	005b      	lsls	r3, r3, #1
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	4413      	add	r3, r2
 8006a14:	881b      	ldrh	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d001      	beq.n	8006a1e <cmp_lfn+0xb2>
		return 0;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	e000      	b.n	8006a20 <cmp_lfn+0xb4>

	return 1;						/* The part of LFN matched */
 8006a1e:	2301      	movs	r3, #1
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3718      	adds	r7, #24
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	08024150 	.word	0x08024150

08006a2c <fit_lfn>:
	const WCHAR *lfnbuf,	/* Pointer to the LFN buffer */
	BYTE *dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b089      	sub	sp, #36	; 0x24
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	4611      	mov	r1, r2
 8006a38:	461a      	mov	r2, r3
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	71fb      	strb	r3, [r7, #7]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	330d      	adds	r3, #13
 8006a46:	79ba      	ldrb	r2, [r7, #6]
 8006a48:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	330b      	adds	r3, #11
 8006a4e:	220f      	movs	r2, #15
 8006a50:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	330c      	adds	r3, #12
 8006a56:	2200      	movs	r2, #0
 8006a58:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+LDIR_FstClusLO, 0);
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	331a      	adds	r3, #26
 8006a5e:	2200      	movs	r2, #0
 8006a60:	801a      	strh	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8006a62:	79fb      	ldrb	r3, [r7, #7]
 8006a64:	1e5a      	subs	r2, r3, #1
 8006a66:	4613      	mov	r3, r2
 8006a68:	005b      	lsls	r3, r3, #1
 8006a6a:	4413      	add	r3, r2
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006a72:	2300      	movs	r3, #0
 8006a74:	82fb      	strh	r3, [r7, #22]
 8006a76:	2300      	movs	r3, #0
 8006a78:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
 8006a7a:	8afb      	ldrh	r3, [r7, #22]
 8006a7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d007      	beq.n	8006a94 <fit_lfn+0x68>
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	1c5a      	adds	r2, r3, #1
 8006a88:	61fa      	str	r2, [r7, #28]
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4413      	add	r3, r2
 8006a90:	881b      	ldrh	r3, [r3, #0]
 8006a92:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8006a94:	4a16      	ldr	r2, [pc, #88]	; (8006af0 <fit_lfn+0xc4>)
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	4413      	add	r3, r2
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	8afa      	ldrh	r2, [r7, #22]
 8006aa4:	801a      	strh	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
 8006aa6:	8afb      	ldrh	r3, [r7, #22]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d102      	bne.n	8006ab2 <fit_lfn+0x86>
 8006aac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ab0:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	61bb      	str	r3, [r7, #24]
 8006ab8:	69bb      	ldr	r3, [r7, #24]
 8006aba:	2b0c      	cmp	r3, #12
 8006abc:	d9dd      	bls.n	8006a7a <fit_lfn+0x4e>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
 8006abe:	8afb      	ldrh	r3, [r7, #22]
 8006ac0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d006      	beq.n	8006ad6 <fit_lfn+0xaa>
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	005b      	lsls	r3, r3, #1
 8006acc:	68fa      	ldr	r2, [r7, #12]
 8006ace:	4413      	add	r3, r2
 8006ad0:	881b      	ldrh	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d103      	bne.n	8006ade <fit_lfn+0xb2>
 8006ad6:	79fb      	ldrb	r3, [r7, #7]
 8006ad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006adc:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	79fa      	ldrb	r2, [r7, #7]
 8006ae2:	701a      	strb	r2, [r3, #0]
}
 8006ae4:	bf00      	nop
 8006ae6:	3724      	adds	r7, #36	; 0x24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr
 8006af0:	08024150 	.word	0x08024150

08006af4 <gen_numname>:
	BYTE *dst,			/* Pointer to generated SFN */
	const BYTE *src,	/* Pointer to source SFN to be modified */
	const WCHAR *lfn,	/* Pointer to LFN */
	WORD seq			/* Sequence number */
)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b08a      	sub	sp, #40	; 0x28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
 8006b00:	807b      	strh	r3, [r7, #2]
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
 8006b02:	220b      	movs	r2, #11
 8006b04:	68b9      	ldr	r1, [r7, #8]
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f7ff f9a8 	bl	8005e5c <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8006b0c:	887b      	ldrh	r3, [r7, #2]
 8006b0e:	2b05      	cmp	r3, #5
 8006b10:	d90f      	bls.n	8006b32 <gen_numname+0x3e>
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
 8006b12:	887b      	ldrh	r3, [r7, #2]
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	0852      	lsrs	r2, r2, #1
 8006b18:	03db      	lsls	r3, r3, #15
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	1c99      	adds	r1, r3, #2
 8006b22:	6079      	str	r1, [r7, #4]
 8006b24:	881b      	ldrh	r3, [r3, #0]
 8006b26:	4413      	add	r3, r2
 8006b28:	807b      	strh	r3, [r7, #2]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	881b      	ldrh	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1ef      	bne.n	8006b12 <gen_numname+0x1e>
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006b32:	2307      	movs	r3, #7
 8006b34:	623b      	str	r3, [r7, #32]
	do {
		c = (seq % 16) + '0';
 8006b36:	887b      	ldrh	r3, [r7, #2]
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	3330      	adds	r3, #48	; 0x30
 8006b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c > '9') c += 7;
 8006b46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b4a:	2b39      	cmp	r3, #57	; 0x39
 8006b4c:	d904      	bls.n	8006b58 <gen_numname+0x64>
 8006b4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b52:	3307      	adds	r3, #7
 8006b54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		ns[i--] = c;
 8006b58:	6a3b      	ldr	r3, [r7, #32]
 8006b5a:	1e5a      	subs	r2, r3, #1
 8006b5c:	623a      	str	r2, [r7, #32]
 8006b5e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006b62:	4413      	add	r3, r2
 8006b64:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006b68:	f803 2c14 	strb.w	r2, [r3, #-20]
		seq /= 16;
 8006b6c:	887b      	ldrh	r3, [r7, #2]
 8006b6e:	091b      	lsrs	r3, r3, #4
 8006b70:	807b      	strh	r3, [r7, #2]
	} while (seq);
 8006b72:	887b      	ldrh	r3, [r7, #2]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1de      	bne.n	8006b36 <gen_numname+0x42>
	ns[i] = '~';
 8006b78:	f107 0214 	add.w	r2, r7, #20
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	4413      	add	r3, r2
 8006b80:	227e      	movs	r2, #126	; 0x7e
 8006b82:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006b84:	2300      	movs	r3, #0
 8006b86:	61fb      	str	r3, [r7, #28]
 8006b88:	e002      	b.n	8006b90 <gen_numname+0x9c>
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	61fb      	str	r3, [r7, #28]
 8006b90:	69fa      	ldr	r2, [r7, #28]
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d205      	bcs.n	8006ba4 <gen_numname+0xb0>
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	2b20      	cmp	r3, #32
 8006ba2:	d1f2      	bne.n	8006b8a <gen_numname+0x96>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006ba4:	6a3b      	ldr	r3, [r7, #32]
 8006ba6:	2b07      	cmp	r3, #7
 8006ba8:	d808      	bhi.n	8006bbc <gen_numname+0xc8>
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	1c5a      	adds	r2, r3, #1
 8006bae:	623a      	str	r2, [r7, #32]
 8006bb0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 8006bba:	e000      	b.n	8006bbe <gen_numname+0xca>
 8006bbc:	2120      	movs	r1, #32
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	61fa      	str	r2, [r7, #28]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	460a      	mov	r2, r1
 8006bca:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	2b07      	cmp	r3, #7
 8006bd0:	d9e8      	bls.n	8006ba4 <gen_numname+0xb0>
}
 8006bd2:	bf00      	nop
 8006bd4:	bf00      	nop
 8006bd6:	3728      	adds	r7, #40	; 0x28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006be4:	2300      	movs	r3, #0
 8006be6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006be8:	230b      	movs	r3, #11
 8006bea:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8006bec:	7bfb      	ldrb	r3, [r7, #15]
 8006bee:	b2da      	uxtb	r2, r3
 8006bf0:	0852      	lsrs	r2, r2, #1
 8006bf2:	01db      	lsls	r3, r3, #7
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	1c59      	adds	r1, r3, #1
 8006bfc:	6079      	str	r1, [r7, #4]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	4413      	add	r3, r2
 8006c02:	73fb      	strb	r3, [r7, #15]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	3b01      	subs	r3, #1
 8006c08:	60bb      	str	r3, [r7, #8]
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1ed      	bne.n	8006bec <sum_sfn+0x10>
	return sum;
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3714      	adds	r7, #20
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b086      	sub	sp, #24
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
 8006c26:	2100      	movs	r1, #0
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7ff fcd9 	bl	80065e0 <dir_sdi>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006c32:	7dfb      	ldrb	r3, [r7, #23]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <dir_find+0x1e>
 8006c38:	7dfb      	ldrb	r3, [r7, #23]
 8006c3a:	e098      	b.n	8006d6e <dir_find+0x150>

#if _USE_LFN
	ord = sum = 0xFF;
 8006c3c:	23ff      	movs	r3, #255	; 0xff
 8006c3e:	753b      	strb	r3, [r7, #20]
 8006c40:	7d3b      	ldrb	r3, [r7, #20]
 8006c42:	757b      	strb	r3, [r7, #21]
#endif
	do {
		res = move_window(dj->fs, dj->sect);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	4610      	mov	r0, r2
 8006c50:	f7ff f9d7 	bl	8006002 <move_window>
 8006c54:	4603      	mov	r3, r0
 8006c56:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006c58:	7dfb      	ldrb	r3, [r7, #23]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f040 8081 	bne.w	8006d62 <dir_find+0x144>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006c6c:	7dbb      	ldrb	r3, [r7, #22]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d102      	bne.n	8006c78 <dir_find+0x5a>
 8006c72:	2304      	movs	r3, #4
 8006c74:	75fb      	strb	r3, [r7, #23]
 8006c76:	e079      	b.n	8006d6c <dir_find+0x14e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	330b      	adds	r3, #11
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c82:	73fb      	strb	r3, [r7, #15]
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006c84:	7dbb      	ldrb	r3, [r7, #22]
 8006c86:	2be5      	cmp	r3, #229	; 0xe5
 8006c88:	d007      	beq.n	8006c9a <dir_find+0x7c>
 8006c8a:	7bfb      	ldrb	r3, [r7, #15]
 8006c8c:	f003 0308 	and.w	r3, r3, #8
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <dir_find+0x82>
 8006c94:	7bfb      	ldrb	r3, [r7, #15]
 8006c96:	2b0f      	cmp	r3, #15
 8006c98:	d002      	beq.n	8006ca0 <dir_find+0x82>
			ord = 0xFF;
 8006c9a:	23ff      	movs	r3, #255	; 0xff
 8006c9c:	757b      	strb	r3, [r7, #21]
 8006c9e:	e055      	b.n	8006d4c <dir_find+0x12e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006ca0:	7bfb      	ldrb	r3, [r7, #15]
 8006ca2:	2b0f      	cmp	r3, #15
 8006ca4:	d12f      	bne.n	8006d06 <dir_find+0xe8>
				if (dj->lfn) {
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	69db      	ldr	r3, [r3, #28]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d04e      	beq.n	8006d4c <dir_find+0x12e>
					if (c & LLE) {		/* Is it start of LFN sequence? */
 8006cae:	7dbb      	ldrb	r3, [r7, #22]
 8006cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00c      	beq.n	8006cd2 <dir_find+0xb4>
						sum = dir[LDIR_Chksum];
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	7b5b      	ldrb	r3, [r3, #13]
 8006cbc:	753b      	strb	r3, [r7, #20]
						c &= ~LLE; ord = c;	/* LFN start order */
 8006cbe:	7dbb      	ldrb	r3, [r7, #22]
 8006cc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cc4:	75bb      	strb	r3, [r7, #22]
 8006cc6:	7dbb      	ldrb	r3, [r7, #22]
 8006cc8:	757b      	strb	r3, [r7, #21]
						dj->lfn_idx = dj->index;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	88da      	ldrh	r2, [r3, #6]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	841a      	strh	r2, [r3, #32]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
 8006cd2:	7dba      	ldrb	r2, [r7, #22]
 8006cd4:	7d7b      	ldrb	r3, [r7, #21]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d112      	bne.n	8006d00 <dir_find+0xe2>
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	330d      	adds	r3, #13
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	7d3a      	ldrb	r2, [r7, #20]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d10c      	bne.n	8006d00 <dir_find+0xe2>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	69db      	ldr	r3, [r3, #28]
 8006cea:	6939      	ldr	r1, [r7, #16]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7ff fe3d 	bl	800696c <cmp_lfn>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d003      	beq.n	8006d00 <dir_find+0xe2>
 8006cf8:	7d7b      	ldrb	r3, [r7, #21]
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	e000      	b.n	8006d02 <dir_find+0xe4>
 8006d00:	23ff      	movs	r3, #255	; 0xff
 8006d02:	757b      	strb	r3, [r7, #21]
 8006d04:	e022      	b.n	8006d4c <dir_find+0x12e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006d06:	7d7b      	ldrb	r3, [r7, #21]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d107      	bne.n	8006d1c <dir_find+0xfe>
 8006d0c:	6938      	ldr	r0, [r7, #16]
 8006d0e:	f7ff ff65 	bl	8006bdc <sum_sfn>
 8006d12:	4603      	mov	r3, r0
 8006d14:	461a      	mov	r2, r3
 8006d16:	7d3b      	ldrb	r3, [r7, #20]
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d024      	beq.n	8006d66 <dir_find+0x148>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006d1c:	23ff      	movs	r3, #255	; 0xff
 8006d1e:	757b      	strb	r3, [r7, #21]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006d26:	841a      	strh	r2, [r3, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	330b      	adds	r3, #11
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	f003 0301 	and.w	r3, r3, #1
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d109      	bne.n	8006d4c <dir_find+0x12e>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	220b      	movs	r2, #11
 8006d3e:	4619      	mov	r1, r3
 8006d40:	6938      	ldr	r0, [r7, #16]
 8006d42:	f7ff f8d6 	bl	8005ef2 <mem_cmp>
 8006d46:	4603      	mov	r3, r0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00e      	beq.n	8006d6a <dir_find+0x14c>
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7ff fcc8 	bl	80066e4 <dir_next>
 8006d54:	4603      	mov	r3, r0
 8006d56:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006d58:	7dfb      	ldrb	r3, [r7, #23]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f43f af72 	beq.w	8006c44 <dir_find+0x26>
 8006d60:	e004      	b.n	8006d6c <dir_find+0x14e>
		if (res != FR_OK) break;
 8006d62:	bf00      	nop
 8006d64:	e002      	b.n	8006d6c <dir_find+0x14e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006d66:	bf00      	nop
 8006d68:	e000      	b.n	8006d6c <dir_find+0x14e>
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
 8006d6a:	bf00      	nop

	return res;
 8006d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
	...

08006d78 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b08a      	sub	sp, #40	; 0x28
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
	WORD n, ne;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dj->fn; lfn = dj->lfn;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	699b      	ldr	r3, [r3, #24]
 8006d84:	61fb      	str	r3, [r7, #28]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	69db      	ldr	r3, [r3, #28]
 8006d8a:	61bb      	str	r3, [r7, #24]
	mem_cpy(sn, fn, 12);
 8006d8c:	f107 0308 	add.w	r3, r7, #8
 8006d90:	220c      	movs	r2, #12
 8006d92:	69f9      	ldr	r1, [r7, #28]
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7ff f861 	bl	8005e5c <mem_cpy>

	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
 8006d9a:	7cfb      	ldrb	r3, [r7, #19]
 8006d9c:	f003 0320 	and.w	r3, r3, #32
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <dir_register+0x30>
		return FR_INVALID_NAME;
 8006da4:	2306      	movs	r3, #6
 8006da6:	e0e3      	b.n	8006f70 <dir_register+0x1f8>

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006da8:	7cfb      	ldrb	r3, [r7, #19]
 8006daa:	f003 0301 	and.w	r3, r3, #1
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d035      	beq.n	8006e1e <dir_register+0xa6>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	330b      	adds	r3, #11
 8006db6:	2200      	movs	r2, #0
 8006db8:	701a      	strb	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	61da      	str	r2, [r3, #28]
		for (n = 1; n < 100; n++) {
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006dc4:	e013      	b.n	8006dee <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8006dc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dc8:	f107 0108 	add.w	r1, r7, #8
 8006dcc:	69ba      	ldr	r2, [r7, #24]
 8006dce:	69f8      	ldr	r0, [r7, #28]
 8006dd0:	f7ff fe90 	bl	8006af4 <gen_numname>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f7ff ff22 	bl	8006c1e <dir_find>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (res != FR_OK) break;
 8006de0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d106      	bne.n	8006df6 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 8006de8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dea:	3301      	adds	r3, #1
 8006dec:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006dee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006df0:	2b63      	cmp	r3, #99	; 0x63
 8006df2:	d9e8      	bls.n	8006dc6 <dir_register+0x4e>
 8006df4:	e000      	b.n	8006df8 <dir_register+0x80>
			if (res != FR_OK) break;
 8006df6:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006df8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dfa:	2b64      	cmp	r3, #100	; 0x64
 8006dfc:	d101      	bne.n	8006e02 <dir_register+0x8a>
 8006dfe:	2307      	movs	r3, #7
 8006e00:	e0b6      	b.n	8006f70 <dir_register+0x1f8>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006e02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	d002      	beq.n	8006e10 <dir_register+0x98>
 8006e0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e0e:	e0af      	b.n	8006f70 <dir_register+0x1f8>
		fn[NS] = sn[NS]; dj->lfn = lfn;
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	330b      	adds	r3, #11
 8006e14:	7cfa      	ldrb	r2, [r7, #19]
 8006e16:	701a      	strb	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	69ba      	ldr	r2, [r7, #24]
 8006e1c:	61da      	str	r2, [r3, #28]
	}

	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8006e1e:	7cfb      	ldrb	r3, [r7, #19]
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d016      	beq.n	8006e56 <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006e2c:	e002      	b.n	8006e34 <dir_register+0xbc>
 8006e2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e30:	3301      	adds	r3, #1
 8006e32:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006e34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	69ba      	ldr	r2, [r7, #24]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	881b      	ldrh	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1f5      	bne.n	8006e2e <dir_register+0xb6>
		ne = (n + 25) / 13;
 8006e42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e44:	3319      	adds	r3, #25
 8006e46:	4a4c      	ldr	r2, [pc, #304]	; (8006f78 <dir_register+0x200>)
 8006e48:	fb82 1203 	smull	r1, r2, r2, r3
 8006e4c:	1092      	asrs	r2, r2, #2
 8006e4e:	17db      	asrs	r3, r3, #31
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	847b      	strh	r3, [r7, #34]	; 0x22
 8006e54:	e001      	b.n	8006e5a <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		ne = 1;
 8006e56:	2301      	movs	r3, #1
 8006e58:	847b      	strh	r3, [r7, #34]	; 0x22
	}
	res = dir_alloc(dj, ne);		/* Allocate entries */
 8006e5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7ff fd12 	bl	8006888 <dir_alloc>
 8006e64:	4603      	mov	r3, r0
 8006e66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (res == FR_OK && --ne) {		/* Set LFN entry if needed */
 8006e6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d14b      	bne.n	8006f0a <dir_register+0x192>
 8006e72:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006e74:	3b01      	subs	r3, #1
 8006e76:	847b      	strh	r3, [r7, #34]	; 0x22
 8006e78:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d045      	beq.n	8006f0a <dir_register+0x192>
		res = dir_sdi(dj, (WORD)(dj->index - ne));
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	88da      	ldrh	r2, [r3, #6]
 8006e82:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	4619      	mov	r1, r3
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff fba8 	bl	80065e0 <dir_sdi>
 8006e90:	4603      	mov	r3, r0
 8006e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (res == FR_OK) {
 8006e96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d135      	bne.n	8006f0a <dir_register+0x192>
			sum = sum_sfn(dj->fn);	/* Sum value of the SFN tied to the LFN */
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7ff fe9a 	bl	8006bdc <sum_sfn>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	75fb      	strb	r3, [r7, #23]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	f7ff f8a3 	bl	8006002 <move_window>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (res != FR_OK) break;
 8006ec2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d11e      	bne.n	8006f08 <dir_register+0x190>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	69d8      	ldr	r0, [r3, #28]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6959      	ldr	r1, [r3, #20]
 8006ed2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	7dfb      	ldrb	r3, [r7, #23]
 8006ed8:	f7ff fda8 	bl	8006a2c <fit_lfn>
				dj->fs->wflag = 1;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7ff fbfc 	bl	80066e4 <dir_next>
 8006eec:	4603      	mov	r3, r0
 8006eee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			} while (res == FR_OK && --ne);
 8006ef2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d107      	bne.n	8006f0a <dir_register+0x192>
 8006efa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006efc:	3b01      	subs	r3, #1
 8006efe:	847b      	strh	r3, [r7, #34]	; 0x22
 8006f00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1d2      	bne.n	8006eac <dir_register+0x134>
 8006f06:	e000      	b.n	8006f0a <dir_register+0x192>
				if (res != FR_OK) break;
 8006f08:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dj, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8006f0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d12c      	bne.n	8006f6c <dir_register+0x1f4>
		res = move_window(dj->fs, dj->sect);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	691b      	ldr	r3, [r3, #16]
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	f7ff f870 	bl	8006002 <move_window>
 8006f22:	4603      	mov	r3, r0
 8006f24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (res == FR_OK) {
 8006f28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d11d      	bne.n	8006f6c <dir_register+0x1f4>
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	2220      	movs	r2, #32
 8006f36:	2100      	movs	r1, #0
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7fe ffbf 	bl	8005ebc <mem_set>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6958      	ldr	r0, [r3, #20]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	220b      	movs	r2, #11
 8006f48:	4619      	mov	r1, r3
 8006f4a:	f7fe ff87 	bl	8005e5c <mem_cpy>
#if _USE_LFN
			dj->dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	330b      	adds	r3, #11
 8006f54:	781a      	ldrb	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	330c      	adds	r3, #12
 8006f5c:	f002 0218 	and.w	r2, r2, #24
 8006f60:	b2d2      	uxtb	r2, r2
 8006f62:	701a      	strb	r2, [r3, #0]
#endif
			dj->fs->wflag = 1;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8006f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3728      	adds	r7, #40	; 0x28
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	4ec4ec4f 	.word	0x4ec4ec4f

08006f7c <create_name>:
static
FRESULT create_name (
	DIR *dj,			/* Pointer to the directory object */
	const TCHAR **path	/* Pointer to pointer to the segment in the path string */
)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b08a      	sub	sp, #40	; 0x28
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	613b      	str	r3, [r7, #16]
 8006f8c:	e002      	b.n	8006f94 <create_name+0x18>
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	3301      	adds	r3, #1
 8006f92:	613b      	str	r3, [r7, #16]
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b2f      	cmp	r3, #47	; 0x2f
 8006f9a:	d0f8      	beq.n	8006f8e <create_name+0x12>
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b5c      	cmp	r3, #92	; 0x5c
 8006fa2:	d0f4      	beq.n	8006f8e <create_name+0x12>
	lfn = dj->lfn;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	69db      	ldr	r3, [r3, #28]
 8006fa8:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8006faa:	2300      	movs	r3, #0
 8006fac:	617b      	str	r3, [r7, #20]
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	1c5a      	adds	r2, r3, #1
 8006fb6:	61ba      	str	r2, [r7, #24]
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	4413      	add	r3, r2
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8006fc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fc2:	2b1f      	cmp	r3, #31
 8006fc4:	d92f      	bls.n	8007026 <create_name+0xaa>
 8006fc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fc8:	2b2f      	cmp	r3, #47	; 0x2f
 8006fca:	d02c      	beq.n	8007026 <create_name+0xaa>
 8006fcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fce:	2b5c      	cmp	r3, #92	; 0x5c
 8006fd0:	d029      	beq.n	8007026 <create_name+0xaa>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	2b13      	cmp	r3, #19
 8006fd6:	d901      	bls.n	8006fdc <create_name+0x60>
			return FR_INVALID_NAME;
 8006fd8:	2306      	movs	r3, #6
 8006fda:	e1c7      	b.n	800736c <create_name+0x3f0>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006fdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	84bb      	strh	r3, [r7, #36]	; 0x24
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7fe fece 	bl	8005d88 <ff_convert>
 8006fec:	4603      	mov	r3, r0
 8006fee:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006ff0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <create_name+0x7e>
 8006ff6:	2306      	movs	r3, #6
 8006ff8:	e1b8      	b.n	800736c <create_name+0x3f0>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
 8006ffa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ffc:	2b7f      	cmp	r3, #127	; 0x7f
 8006ffe:	d809      	bhi.n	8007014 <create_name+0x98>
 8007000:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007002:	4619      	mov	r1, r3
 8007004:	48a4      	ldr	r0, [pc, #656]	; (8007298 <create_name+0x31c>)
 8007006:	f7fe ff9b 	bl	8005f40 <chk_chr>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <create_name+0x98>
			return FR_INVALID_NAME;
 8007010:	2306      	movs	r3, #6
 8007012:	e1ab      	b.n	800736c <create_name+0x3f0>
		lfn[di++] = w;					/* Store the Unicode char */
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	1c5a      	adds	r2, r3, #1
 8007018:	617a      	str	r2, [r7, #20]
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4413      	add	r3, r2
 8007020:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007022:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007024:	e7c5      	b.n	8006fb2 <create_name+0x36>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	441a      	add	r2, r3
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8007030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007032:	2b1f      	cmp	r3, #31
 8007034:	d801      	bhi.n	800703a <create_name+0xbe>
 8007036:	2304      	movs	r3, #4
 8007038:	e000      	b.n	800703c <create_name+0xc0>
 800703a:	2300      	movs	r3, #0
 800703c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH
	if ((di == 1 && lfn[di-1] == '.') || /* Is this a dot entry? */
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	2b01      	cmp	r3, #1
 8007044:	d109      	bne.n	800705a <create_name+0xde>
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800704c:	3b01      	subs	r3, #1
 800704e:	005b      	lsls	r3, r3, #1
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	4413      	add	r3, r2
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	2b2e      	cmp	r3, #46	; 0x2e
 8007058:	d016      	beq.n	8007088 <create_name+0x10c>
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	2b02      	cmp	r3, #2
 800705e:	d14d      	bne.n	80070fc <create_name+0x180>
		(di == 2 && lfn[di-1] == '.' && lfn[di-2] == '.')) {
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007066:	3b01      	subs	r3, #1
 8007068:	005b      	lsls	r3, r3, #1
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	4413      	add	r3, r2
 800706e:	881b      	ldrh	r3, [r3, #0]
 8007070:	2b2e      	cmp	r3, #46	; 0x2e
 8007072:	d143      	bne.n	80070fc <create_name+0x180>
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800707a:	3b02      	subs	r3, #2
 800707c:	005b      	lsls	r3, r3, #1
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	4413      	add	r3, r2
 8007082:	881b      	ldrh	r3, [r3, #0]
 8007084:	2b2e      	cmp	r3, #46	; 0x2e
 8007086:	d139      	bne.n	80070fc <create_name+0x180>
		lfn[di] = 0;
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	4413      	add	r3, r2
 8007090:	2200      	movs	r2, #0
 8007092:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)
 8007094:	2300      	movs	r3, #0
 8007096:	623b      	str	r3, [r7, #32]
 8007098:	e00f      	b.n	80070ba <create_name+0x13e>
			dj->fn[i] = (i < di) ? '.' : ' ';
 800709a:	6a3a      	ldr	r2, [r7, #32]
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d201      	bcs.n	80070a6 <create_name+0x12a>
 80070a2:	212e      	movs	r1, #46	; 0x2e
 80070a4:	e000      	b.n	80070a8 <create_name+0x12c>
 80070a6:	2120      	movs	r1, #32
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	699a      	ldr	r2, [r3, #24]
 80070ac:	6a3b      	ldr	r3, [r7, #32]
 80070ae:	4413      	add	r3, r2
 80070b0:	460a      	mov	r2, r1
 80070b2:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	3301      	adds	r3, #1
 80070b8:	623b      	str	r3, [r7, #32]
 80070ba:	6a3b      	ldr	r3, [r7, #32]
 80070bc:	2b0a      	cmp	r3, #10
 80070be:	d9ec      	bls.n	800709a <create_name+0x11e>
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699a      	ldr	r2, [r3, #24]
 80070c4:	6a3b      	ldr	r3, [r7, #32]
 80070c6:	4413      	add	r3, r2
 80070c8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80070cc:	f042 0220 	orr.w	r2, r2, #32
 80070d0:	b2d2      	uxtb	r2, r2
 80070d2:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	e149      	b.n	800736c <create_name+0x3f0>
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
		w = lfn[di-1];
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80070de:	3b01      	subs	r3, #1
 80070e0:	005b      	lsls	r3, r3, #1
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	4413      	add	r3, r2
 80070e6:	881b      	ldrh	r3, [r3, #0]
 80070e8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80070ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80070ec:	2b20      	cmp	r3, #32
 80070ee:	d002      	beq.n	80070f6 <create_name+0x17a>
 80070f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80070f2:	2b2e      	cmp	r3, #46	; 0x2e
 80070f4:	d106      	bne.n	8007104 <create_name+0x188>
		di--;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	3b01      	subs	r3, #1
 80070fa:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1ea      	bne.n	80070d8 <create_name+0x15c>
 8007102:	e000      	b.n	8007106 <create_name+0x18a>
		if (w != ' ' && w != '.') break;
 8007104:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d101      	bne.n	8007110 <create_name+0x194>
 800710c:	2306      	movs	r3, #6
 800710e:	e12d      	b.n	800736c <create_name+0x3f0>

	lfn[di] = 0;						/* LFN is created */
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	005b      	lsls	r3, r3, #1
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	4413      	add	r3, r2
 8007118:	2200      	movs	r2, #0
 800711a:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	220b      	movs	r2, #11
 8007122:	2120      	movs	r1, #32
 8007124:	4618      	mov	r0, r3
 8007126:	f7fe fec9 	bl	8005ebc <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800712a:	2300      	movs	r3, #0
 800712c:	61bb      	str	r3, [r7, #24]
 800712e:	e002      	b.n	8007136 <create_name+0x1ba>
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	3301      	adds	r3, #1
 8007134:	61bb      	str	r3, [r7, #24]
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	4413      	add	r3, r2
 800713e:	881b      	ldrh	r3, [r3, #0]
 8007140:	2b20      	cmp	r3, #32
 8007142:	d0f5      	beq.n	8007130 <create_name+0x1b4>
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	005b      	lsls	r3, r3, #1
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4413      	add	r3, r2
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	2b2e      	cmp	r3, #46	; 0x2e
 8007150:	d0ee      	beq.n	8007130 <create_name+0x1b4>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d009      	beq.n	800716c <create_name+0x1f0>
 8007158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800715c:	f043 0303 	orr.w	r3, r3, #3
 8007160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007164:	e002      	b.n	800716c <create_name+0x1f0>
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	3b01      	subs	r3, #1
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d009      	beq.n	8007186 <create_name+0x20a>
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007178:	3b01      	subs	r3, #1
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	4413      	add	r3, r2
 8007180:	881b      	ldrh	r3, [r3, #0]
 8007182:	2b2e      	cmp	r3, #46	; 0x2e
 8007184:	d1ef      	bne.n	8007166 <create_name+0x1ea>

	b = i = 0; ni = 8;
 8007186:	2300      	movs	r3, #0
 8007188:	623b      	str	r3, [r7, #32]
 800718a:	2300      	movs	r3, #0
 800718c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007190:	2308      	movs	r3, #8
 8007192:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	1c5a      	adds	r2, r3, #1
 8007198:	61ba      	str	r2, [r7, #24]
 800719a:	005b      	lsls	r3, r3, #1
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	4413      	add	r3, r2
 80071a0:	881b      	ldrh	r3, [r3, #0]
 80071a2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80071a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	f000 8095 	beq.w	80072d6 <create_name+0x35a>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80071ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071ae:	2b20      	cmp	r3, #32
 80071b0:	d006      	beq.n	80071c0 <create_name+0x244>
 80071b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071b4:	2b2e      	cmp	r3, #46	; 0x2e
 80071b6:	d10a      	bne.n	80071ce <create_name+0x252>
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d006      	beq.n	80071ce <create_name+0x252>
			cf |= NS_LOSS | NS_LFN; continue;
 80071c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071c4:	f043 0303 	orr.w	r3, r3, #3
 80071c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80071cc:	e082      	b.n	80072d4 <create_name+0x358>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80071ce:	6a3a      	ldr	r2, [r7, #32]
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d203      	bcs.n	80071de <create_name+0x262>
 80071d6:	69ba      	ldr	r2, [r7, #24]
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d123      	bne.n	8007226 <create_name+0x2aa>
			if (ni == 11) {				/* Long extension */
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	2b0b      	cmp	r3, #11
 80071e2:	d106      	bne.n	80071f2 <create_name+0x276>
				cf |= NS_LOSS | NS_LFN; break;
 80071e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071e8:	f043 0303 	orr.w	r3, r3, #3
 80071ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80071f0:	e074      	b.n	80072dc <create_name+0x360>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80071f2:	69ba      	ldr	r2, [r7, #24]
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d005      	beq.n	8007206 <create_name+0x28a>
 80071fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071fe:	f043 0303 	orr.w	r3, r3, #3
 8007202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8007206:	69ba      	ldr	r2, [r7, #24]
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	429a      	cmp	r2, r3
 800720c:	d865      	bhi.n	80072da <create_name+0x35e>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	61bb      	str	r3, [r7, #24]
 8007212:	2308      	movs	r3, #8
 8007214:	623b      	str	r3, [r7, #32]
 8007216:	230b      	movs	r3, #11
 8007218:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800721a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007224:	e056      	b.n	80072d4 <create_name+0x358>
		}

		if (w >= 0x80) {				/* Non ASCII char */
 8007226:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007228:	2b7f      	cmp	r3, #127	; 0x7f
 800722a:	d914      	bls.n	8007256 <create_name+0x2da>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800722c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800722e:	2100      	movs	r1, #0
 8007230:	4618      	mov	r0, r3
 8007232:	f7fe fda9 	bl	8005d88 <ff_convert>
 8007236:	4603      	mov	r3, r0
 8007238:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
 800723a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800723c:	2b00      	cmp	r3, #0
 800723e:	d004      	beq.n	800724a <create_name+0x2ce>
 8007240:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007242:	3b80      	subs	r3, #128	; 0x80
 8007244:	4a15      	ldr	r2, [pc, #84]	; (800729c <create_name+0x320>)
 8007246:	5cd3      	ldrb	r3, [r2, r3]
 8007248:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800724a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800724e:	f043 0302 	orr.w	r3, r3, #2
 8007252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
 8007256:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	d007      	beq.n	800726c <create_name+0x2f0>
 800725c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800725e:	4619      	mov	r1, r3
 8007260:	480f      	ldr	r0, [pc, #60]	; (80072a0 <create_name+0x324>)
 8007262:	f7fe fe6d 	bl	8005f40 <chk_chr>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d008      	beq.n	800727e <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800726c:	235f      	movs	r3, #95	; 0x5f
 800726e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007274:	f043 0303 	orr.w	r3, r3, #3
 8007278:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800727c:	e021      	b.n	80072c2 <create_name+0x346>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800727e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007280:	2b40      	cmp	r3, #64	; 0x40
 8007282:	d90f      	bls.n	80072a4 <create_name+0x328>
 8007284:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007286:	2b5a      	cmp	r3, #90	; 0x5a
 8007288:	d80c      	bhi.n	80072a4 <create_name+0x328>
					b |= 2;
 800728a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800728e:	f043 0302 	orr.w	r3, r3, #2
 8007292:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007296:	e014      	b.n	80072c2 <create_name+0x346>
 8007298:	08020d54 	.word	0x08020d54
 800729c:	080240d0 	.word	0x080240d0
 80072a0:	08020d60 	.word	0x08020d60
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80072a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072a6:	2b60      	cmp	r3, #96	; 0x60
 80072a8:	d90b      	bls.n	80072c2 <create_name+0x346>
 80072aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072ac:	2b7a      	cmp	r3, #122	; 0x7a
 80072ae:	d808      	bhi.n	80072c2 <create_name+0x346>
						b |= 1; w -= 0x20;
 80072b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80072b4:	f043 0301 	orr.w	r3, r3, #1
 80072b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80072bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072be:	3b20      	subs	r3, #32
 80072c0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	699a      	ldr	r2, [r3, #24]
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	1c59      	adds	r1, r3, #1
 80072ca:	6239      	str	r1, [r7, #32]
 80072cc:	4413      	add	r3, r2
 80072ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80072d0:	b2d2      	uxtb	r2, r2
 80072d2:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN char */
 80072d4:	e75e      	b.n	8007194 <create_name+0x218>
		if (!w) break;					/* Break on end of the LFN */
 80072d6:	bf00      	nop
 80072d8:	e000      	b.n	80072dc <create_name+0x360>
			if (si > di) break;			/* No extension */
 80072da:	bf00      	nop
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	2be5      	cmp	r3, #229	; 0xe5
 80072e4:	d103      	bne.n	80072ee <create_name+0x372>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	699b      	ldr	r3, [r3, #24]
 80072ea:	2205      	movs	r2, #5
 80072ec:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	d104      	bne.n	80072fe <create_name+0x382>
 80072f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 80072fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007302:	f003 030c 	and.w	r3, r3, #12
 8007306:	2b0c      	cmp	r3, #12
 8007308:	d005      	beq.n	8007316 <create_name+0x39a>
 800730a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800730e:	f003 0303 	and.w	r3, r3, #3
 8007312:	2b03      	cmp	r3, #3
 8007314:	d105      	bne.n	8007322 <create_name+0x3a6>
		cf |= NS_LFN;
 8007316:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800731a:	f043 0302 	orr.w	r3, r3, #2
 800731e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
 8007322:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007326:	f003 0302 	and.w	r3, r3, #2
 800732a:	2b00      	cmp	r3, #0
 800732c:	d117      	bne.n	800735e <create_name+0x3e2>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800732e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	2b01      	cmp	r3, #1
 8007338:	d105      	bne.n	8007346 <create_name+0x3ca>
 800733a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800733e:	f043 0310 	orr.w	r3, r3, #16
 8007342:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007346:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800734a:	f003 030c 	and.w	r3, r3, #12
 800734e:	2b04      	cmp	r3, #4
 8007350:	d105      	bne.n	800735e <create_name+0x3e2>
 8007352:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007356:	f043 0308 	orr.w	r3, r3, #8
 800735a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dj->fn[NS] = cf;	/* SFN is created */
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	330b      	adds	r3, #11
 8007364:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007368:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800736a:	2300      	movs	r3, #0

	sfn[NS] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 800736c:	4618      	mov	r0, r3
 800736e:	3728      	adds	r7, #40	; 0x28
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE *dir, ns;


#if _FS_RPATH
	if (*path == '/' || *path == '\\') { /* There is a heading separator */
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	2b2f      	cmp	r3, #47	; 0x2f
 8007384:	d003      	beq.n	800738e <follow_path+0x1a>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	2b5c      	cmp	r3, #92	; 0x5c
 800738c:	d106      	bne.n	800739c <follow_path+0x28>
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	3301      	adds	r3, #1
 8007392:	603b      	str	r3, [r7, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	609a      	str	r2, [r3, #8]
 800739a:	e004      	b.n	80073a6 <follow_path+0x32>
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	699a      	ldr	r2, [r3, #24]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	609a      	str	r2, [r3, #8]
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
		path++;
	dj->sclust = 0;						/* Start from the root dir */
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	2b1f      	cmp	r3, #31
 80073ac:	d809      	bhi.n	80073c2 <follow_path+0x4e>
		res = dir_sdi(dj, 0);
 80073ae:	2100      	movs	r1, #0
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff f915 	bl	80065e0 <dir_sdi>
 80073b6:	4603      	mov	r3, r0
 80073b8:	73fb      	strb	r3, [r7, #15]
		dj->dir = 0;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	615a      	str	r2, [r3, #20]
 80073c0:	e056      	b.n	8007470 <follow_path+0xfc>
	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
 80073c2:	463b      	mov	r3, r7
 80073c4:	4619      	mov	r1, r3
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f7ff fdd8 	bl	8006f7c <create_name>
 80073cc:	4603      	mov	r3, r0
 80073ce:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d145      	bne.n	8007462 <follow_path+0xee>
			res = dir_find(dj);				/* Find it */
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7ff fc21 	bl	8006c1e <dir_find>
 80073dc:	4603      	mov	r3, r0
 80073de:	73fb      	strb	r3, [r7, #15]
			ns = *(dj->fn+NS);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	7adb      	ldrb	r3, [r3, #11]
 80073e6:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80073e8:	7bfb      	ldrb	r3, [r7, #15]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d01d      	beq.n	800742a <follow_path+0xb6>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 80073ee:	7bfb      	ldrb	r3, [r7, #15]
 80073f0:	2b04      	cmp	r3, #4
 80073f2:	d138      	bne.n	8007466 <follow_path+0xf2>
				/* Object not found */
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
 80073f4:	7bbb      	ldrb	r3, [r7, #14]
 80073f6:	f003 0320 	and.w	r3, r3, #32
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00d      	beq.n	800741a <follow_path+0xa6>
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	609a      	str	r2, [r3, #8]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	615a      	str	r2, [r3, #20]
					res = FR_OK;
 800740a:	2300      	movs	r3, #0
 800740c:	73fb      	strb	r3, [r7, #15]
					if (!(ns & NS_LAST)) continue;
 800740e:	7bbb      	ldrb	r3, [r7, #14]
 8007410:	f003 0304 	and.w	r3, r3, #4
 8007414:	2b00      	cmp	r3, #0
 8007416:	d128      	bne.n	800746a <follow_path+0xf6>
 8007418:	e022      	b.n	8007460 <follow_path+0xec>
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 800741a:	7bbb      	ldrb	r3, [r7, #14]
 800741c:	f003 0304 	and.w	r3, r3, #4
 8007420:	2b00      	cmp	r3, #0
 8007422:	d122      	bne.n	800746a <follow_path+0xf6>
 8007424:	2305      	movs	r3, #5
 8007426:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8007428:	e01f      	b.n	800746a <follow_path+0xf6>
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 800742a:	7bbb      	ldrb	r3, [r7, #14]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	2b00      	cmp	r3, #0
 8007432:	d11c      	bne.n	800746e <follow_path+0xfa>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	695b      	ldr	r3, [r3, #20]
 8007438:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	330b      	adds	r3, #11
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	f003 0310 	and.w	r3, r3, #16
 8007444:	2b00      	cmp	r3, #0
 8007446:	d102      	bne.n	800744e <follow_path+0xda>
				res = FR_NO_PATH; break;
 8007448:	2305      	movs	r3, #5
 800744a:	73fb      	strb	r3, [r7, #15]
 800744c:	e010      	b.n	8007470 <follow_path+0xfc>
			}
			dj->sclust = ld_clust(dj->fs, dir);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68b9      	ldr	r1, [r7, #8]
 8007454:	4618      	mov	r0, r3
 8007456:	f7ff fa58 	bl	800690a <ld_clust>
 800745a:	4602      	mov	r2, r0
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	609a      	str	r2, [r3, #8]
			res = create_name(dj, &path);	/* Get a segment */
 8007460:	e7af      	b.n	80073c2 <follow_path+0x4e>
			if (res != FR_OK) break;
 8007462:	bf00      	nop
 8007464:	e004      	b.n	8007470 <follow_path+0xfc>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8007466:	bf00      	nop
 8007468:	e002      	b.n	8007470 <follow_path+0xfc>
				break;
 800746a:	bf00      	nop
 800746c:	e000      	b.n	8007470 <follow_path+0xfc>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 800746e:	bf00      	nop
		}
	}

	return res;
 8007470:	7bfb      	ldrb	r3, [r7, #15]
}
 8007472:	4618      	mov	r0, r3
 8007474:	3710      	adds	r7, #16
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
	...

0800747c <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	7858      	ldrb	r0, [r3, #1]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007490:	2301      	movs	r3, #1
 8007492:	683a      	ldr	r2, [r7, #0]
 8007494:	f001 fc7e 	bl	8008d94 <disk_read>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d001      	beq.n	80074a2 <check_fs+0x26>
		return 3;
 800749e:	2303      	movs	r3, #3
 80074a0:	e01e      	b.n	80074e0 <check_fs+0x64>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f203 2336 	addw	r3, r3, #566	; 0x236
 80074a8:	881b      	ldrh	r3, [r3, #0]
 80074aa:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d001      	beq.n	80074b6 <check_fs+0x3a>
		return 2;
 80074b2:	2302      	movs	r3, #2
 80074b4:	e014      	b.n	80074e0 <check_fs+0x64>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	336e      	adds	r3, #110	; 0x6e
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80074c0:	4a09      	ldr	r2, [pc, #36]	; (80074e8 <check_fs+0x6c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d101      	bne.n	80074ca <check_fs+0x4e>
		return 0;
 80074c6:	2300      	movs	r3, #0
 80074c8:	e00a      	b.n	80074e0 <check_fs+0x64>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	338a      	adds	r3, #138	; 0x8a
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80074d4:	4a04      	ldr	r2, [pc, #16]	; (80074e8 <check_fs+0x6c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d101      	bne.n	80074de <check_fs+0x62>
		return 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	e000      	b.n	80074e0 <check_fs+0x64>

	return 1;
 80074de:	2301      	movs	r3, #1
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	00544146 	.word	0x00544146

080074ec <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b092      	sub	sp, #72	; 0x48
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	4613      	mov	r3, r2
 80074f8:	71fb      	strb	r3, [r7, #7]
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	FATFS *fs;


	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
 8007500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	3b30      	subs	r3, #48	; 0x30
 8007506:	643b      	str	r3, [r7, #64]	; 0x40
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 8007508:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800750a:	2b09      	cmp	r3, #9
 800750c:	d80b      	bhi.n	8007526 <chk_mounted+0x3a>
 800750e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007510:	3301      	adds	r3, #1
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	2b3a      	cmp	r3, #58	; 0x3a
 8007516:	d106      	bne.n	8007526 <chk_mounted+0x3a>
		p += 2; *path = p;				/* Return pointer to the path name */
 8007518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800751a:	3302      	adds	r3, #2
 800751c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007522:	601a      	str	r2, [r3, #0]
 8007524:	e002      	b.n	800752c <chk_mounted+0x40>
	} else {							/* No drive number, use default drive */
#if _FS_RPATH
		vol = CurrVol;					/* Use current drive */
 8007526:	4ba8      	ldr	r3, [pc, #672]	; (80077c8 <chk_mounted+0x2dc>)
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	643b      	str	r3, [r7, #64]	; 0x40
		vol = 0;						/* Use drive 0 */
#endif
	}

	/* Check if the file system object is valid or not */
	*rfs = 0;
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 8007532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007534:	2b00      	cmp	r3, #0
 8007536:	d001      	beq.n	800753c <chk_mounted+0x50>
		return FR_INVALID_DRIVE;
 8007538:	230b      	movs	r3, #11
 800753a:	e1d4      	b.n	80078e6 <chk_mounted+0x3fa>
	fs = FatFs[vol];					/* Get corresponding file system object */
 800753c:	4aa3      	ldr	r2, [pc, #652]	; (80077cc <chk_mounted+0x2e0>)
 800753e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007544:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007548:	2b00      	cmp	r3, #0
 800754a:	d101      	bne.n	8007550 <chk_mounted+0x64>
 800754c:	230c      	movs	r3, #12
 800754e:	e1ca      	b.n	80078e6 <chk_mounted+0x3fa>

	ENTER_FF(fs);						/* Lock volume */

	*rfs = fs;							/* Return pointer to the corresponding file system object */
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007554:	601a      	str	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d01a      	beq.n	8007594 <chk_mounted+0xa8>
		stat = disk_status(fs->drv);
 800755e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007560:	785b      	ldrb	r3, [r3, #1]
 8007562:	4618      	mov	r0, r3
 8007564:	f001 fc00 	bl	8008d68 <disk_status>
 8007568:	4603      	mov	r3, r0
 800756a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 800756e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10c      	bne.n	8007594 <chk_mounted+0xa8>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800757a:	79fb      	ldrb	r3, [r7, #7]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d007      	beq.n	8007590 <chk_mounted+0xa4>
 8007580:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007584:	f003 0304 	and.w	r3, r3, #4
 8007588:	2b00      	cmp	r3, #0
 800758a:	d001      	beq.n	8007590 <chk_mounted+0xa4>
				return FR_WRITE_PROTECTED;
 800758c:	230a      	movs	r3, #10
 800758e:	e1aa      	b.n	80078e6 <chk_mounted+0x3fa>
			return FR_OK;				/* The file system object is valid */
 8007590:	2300      	movs	r3, #0
 8007592:	e1a8      	b.n	80078e6 <chk_mounted+0x3fa>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007596:	2200      	movs	r2, #0
 8007598:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800759a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800759c:	b2da      	uxtb	r2, r3
 800759e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a0:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80075a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a4:	785b      	ldrb	r3, [r3, #1]
 80075a6:	4618      	mov	r0, r3
 80075a8:	f001 fafe 	bl	8008ba8 <disk_initialize>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80075b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d001      	beq.n	80075c2 <chk_mounted+0xd6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80075be:	2303      	movs	r3, #3
 80075c0:	e191      	b.n	80078e6 <chk_mounted+0x3fa>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80075c2:	79fb      	ldrb	r3, [r7, #7]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <chk_mounted+0xec>
 80075c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075cc:	f003 0304 	and.w	r3, r3, #4
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <chk_mounted+0xec>
		return FR_WRITE_PROTECTED;
 80075d4:	230a      	movs	r3, #10
 80075d6:	e186      	b.n	80078e6 <chk_mounted+0x3fa>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitions, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 80075d8:	2300      	movs	r3, #0
 80075da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80075de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075e0:	f7ff ff4c 	bl	800747c <check_fs>
 80075e4:	4603      	mov	r3, r0
 80075e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 80075ea:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d124      	bne.n	800763c <chk_mounted+0x150>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
 80075f2:	2300      	movs	r3, #0
 80075f4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		if (pi) pi--;
 80075f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d004      	beq.n	800760a <chk_mounted+0x11e>
 8007600:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007604:	3b01      	subs	r3, #1
 8007606:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
 800760a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800760e:	011b      	lsls	r3, r3, #4
 8007610:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007614:	3338      	adds	r3, #56	; 0x38
 8007616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007618:	4413      	add	r3, r2
 800761a:	623b      	str	r3, [r7, #32]
		if (tbl[4]) {						/* Is the partition existing? */
 800761c:	6a3b      	ldr	r3, [r7, #32]
 800761e:	3304      	adds	r3, #4
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00a      	beq.n	800763c <chk_mounted+0x150>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 8007626:	6a3b      	ldr	r3, [r7, #32]
 8007628:	3308      	adds	r3, #8
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	63fb      	str	r3, [r7, #60]	; 0x3c
			fmt = check_fs(fs, bsect);		/* Check the partition */
 800762e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007630:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007632:	f7ff ff23 	bl	800747c <check_fs>
 8007636:	4603      	mov	r3, r0
 8007638:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
 800763c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007640:	2b03      	cmp	r3, #3
 8007642:	d101      	bne.n	8007648 <chk_mounted+0x15c>
 8007644:	2301      	movs	r3, #1
 8007646:	e14e      	b.n	80078e6 <chk_mounted+0x3fa>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8007648:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800764c:	2b00      	cmp	r3, #0
 800764e:	d001      	beq.n	8007654 <chk_mounted+0x168>
 8007650:	230d      	movs	r3, #13
 8007652:	e148      	b.n	80078e6 <chk_mounted+0x3fa>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007656:	3338      	adds	r3, #56	; 0x38
 8007658:	330b      	adds	r3, #11
 800765a:	881b      	ldrh	r3, [r3, #0]
 800765c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007660:	d001      	beq.n	8007666 <chk_mounted+0x17a>
		return FR_NO_FILESYSTEM;
 8007662:	230d      	movs	r3, #13
 8007664:	e13f      	b.n	80078e6 <chk_mounted+0x3fa>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 8007666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007668:	3338      	adds	r3, #56	; 0x38
 800766a:	3316      	adds	r3, #22
 800766c:	881b      	ldrh	r3, [r3, #0]
 800766e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 8007670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007672:	2b00      	cmp	r3, #0
 8007674:	d104      	bne.n	8007680 <chk_mounted+0x194>
 8007676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007678:	3338      	adds	r3, #56	; 0x38
 800767a:	3324      	adds	r3, #36	; 0x24
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	63bb      	str	r3, [r7, #56]	; 0x38
	fs->fsize = fasize;
 8007680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007682:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007684:	621a      	str	r2, [r3, #32]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 8007686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007688:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800768c:	77fb      	strb	r3, [r7, #31]
 800768e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007690:	7ffa      	ldrb	r2, [r7, #31]
 8007692:	70da      	strb	r2, [r3, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 8007694:	7ffb      	ldrb	r3, [r7, #31]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d004      	beq.n	80076a4 <chk_mounted+0x1b8>
 800769a:	7ffb      	ldrb	r3, [r7, #31]
 800769c:	2b02      	cmp	r3, #2
 800769e:	d001      	beq.n	80076a4 <chk_mounted+0x1b8>
 80076a0:	230d      	movs	r3, #13
 80076a2:	e120      	b.n	80078e6 <chk_mounted+0x3fa>
	fasize *= b;										/* Number of sectors for FAT area */
 80076a4:	7ffa      	ldrb	r2, [r7, #31]
 80076a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a8:	fb02 f303 	mul.w	r3, r2, r3
 80076ac:	63bb      	str	r3, [r7, #56]	; 0x38

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 80076ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076b4:	77fb      	strb	r3, [r7, #31]
 80076b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b8:	7ffa      	ldrb	r2, [r7, #31]
 80076ba:	709a      	strb	r2, [r3, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80076bc:	7ffb      	ldrb	r3, [r7, #31]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d005      	beq.n	80076ce <chk_mounted+0x1e2>
 80076c2:	7ffa      	ldrb	r2, [r7, #31]
 80076c4:	7ffb      	ldrb	r3, [r7, #31]
 80076c6:	3b01      	subs	r3, #1
 80076c8:	4013      	ands	r3, r2
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d001      	beq.n	80076d2 <chk_mounted+0x1e6>
 80076ce:	230d      	movs	r3, #13
 80076d0:	e109      	b.n	80078e6 <chk_mounted+0x3fa>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 80076d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d4:	3338      	adds	r3, #56	; 0x38
 80076d6:	3311      	adds	r3, #17
 80076d8:	881a      	ldrh	r2, [r3, #0]
 80076da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076dc:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 80076de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e0:	891b      	ldrh	r3, [r3, #8]
 80076e2:	f003 030f 	and.w	r3, r3, #15
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <chk_mounted+0x204>
 80076ec:	230d      	movs	r3, #13
 80076ee:	e0fa      	b.n	80078e6 <chk_mounted+0x3fa>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 80076f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f2:	3338      	adds	r3, #56	; 0x38
 80076f4:	3313      	adds	r3, #19
 80076f6:	881b      	ldrh	r3, [r3, #0]
 80076f8:	637b      	str	r3, [r7, #52]	; 0x34
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 80076fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d104      	bne.n	800770a <chk_mounted+0x21e>
 8007700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007702:	3338      	adds	r3, #56	; 0x38
 8007704:	3320      	adds	r3, #32
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	637b      	str	r3, [r7, #52]	; 0x34

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 800770a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800770c:	3338      	adds	r3, #56	; 0x38
 800770e:	330e      	adds	r3, #14
 8007710:	881b      	ldrh	r3, [r3, #0]
 8007712:	83bb      	strh	r3, [r7, #28]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 8007714:	8bbb      	ldrh	r3, [r7, #28]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d101      	bne.n	800771e <chk_mounted+0x232>
 800771a:	230d      	movs	r3, #13
 800771c:	e0e3      	b.n	80078e6 <chk_mounted+0x3fa>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 800771e:	8bba      	ldrh	r2, [r7, #28]
 8007720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007722:	4413      	add	r3, r2
 8007724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007726:	8912      	ldrh	r2, [r2, #8]
 8007728:	0912      	lsrs	r2, r2, #4
 800772a:	b292      	uxth	r2, r2
 800772c:	4413      	add	r3, r2
 800772e:	61bb      	str	r3, [r7, #24]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007730:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	429a      	cmp	r2, r3
 8007736:	d201      	bcs.n	800773c <chk_mounted+0x250>
 8007738:	230d      	movs	r3, #13
 800773a:	e0d4      	b.n	80078e6 <chk_mounted+0x3fa>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800773c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	1ad3      	subs	r3, r2, r3
 8007742:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007744:	7892      	ldrb	r2, [r2, #2]
 8007746:	fbb3 f3f2 	udiv	r3, r3, r2
 800774a:	617b      	str	r3, [r7, #20]
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d101      	bne.n	8007756 <chk_mounted+0x26a>
 8007752:	230d      	movs	r3, #13
 8007754:	e0c7      	b.n	80078e6 <chk_mounted+0x3fa>
	fmt = FS_FAT12;
 8007756:	2301      	movs	r3, #1
 8007758:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007762:	4293      	cmp	r3, r2
 8007764:	d902      	bls.n	800776c <chk_mounted+0x280>
 8007766:	2302      	movs	r3, #2
 8007768:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007772:	4293      	cmp	r3, r2
 8007774:	d902      	bls.n	800777c <chk_mounted+0x290>
 8007776:	2303      	movs	r3, #3
 8007778:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	1c9a      	adds	r2, r3, #2
 8007780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007782:	61da      	str	r2, [r3, #28]
	fs->volbase = bsect;								/* Volume start sector */
 8007784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007786:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007788:	625a      	str	r2, [r3, #36]	; 0x24
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800778a:	8bba      	ldrh	r2, [r7, #28]
 800778c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800778e:	441a      	add	r2, r3
 8007790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007792:	629a      	str	r2, [r3, #40]	; 0x28
	fs->database = bsect + sysect;						/* Data start sector */
 8007794:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	441a      	add	r2, r3
 800779a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800779c:	631a      	str	r2, [r3, #48]	; 0x30
	if (fmt == FS_FAT32) {
 800779e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d114      	bne.n	80077d0 <chk_mounted+0x2e4>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80077a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a8:	891b      	ldrh	r3, [r3, #8]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <chk_mounted+0x2c6>
 80077ae:	230d      	movs	r3, #13
 80077b0:	e099      	b.n	80078e6 <chk_mounted+0x3fa>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 80077b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b4:	3338      	adds	r3, #56	; 0x38
 80077b6:	332c      	adds	r3, #44	; 0x2c
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077bc:	62da      	str	r2, [r3, #44]	; 0x2c
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 80077be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c0:	69db      	ldr	r3, [r3, #28]
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	633b      	str	r3, [r7, #48]	; 0x30
 80077c6:	e023      	b.n	8007810 <chk_mounted+0x324>
 80077c8:	20000452 	.word	0x20000452
 80077cc:	2000044c 	.word	0x2000044c
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80077d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d2:	891b      	ldrh	r3, [r3, #8]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d101      	bne.n	80077dc <chk_mounted+0x2f0>
 80077d8:	230d      	movs	r3, #13
 80077da:	e084      	b.n	80078e6 <chk_mounted+0x3fa>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80077dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	441a      	add	r2, r3
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	62da      	str	r2, [r3, #44]	; 0x2c
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80077e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d103      	bne.n	80077f8 <chk_mounted+0x30c>
 80077f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f2:	69db      	ldr	r3, [r3, #28]
 80077f4:	005b      	lsls	r3, r3, #1
 80077f6:	e00a      	b.n	800780e <chk_mounted+0x322>
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	69da      	ldr	r2, [r3, #28]
 80077fc:	4613      	mov	r3, r2
 80077fe:	005b      	lsls	r3, r3, #1
 8007800:	4413      	add	r3, r2
 8007802:	085a      	lsrs	r2, r3, #1
 8007804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007806:	69db      	ldr	r3, [r3, #28]
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
 800780e:	633b      	str	r3, [r7, #48]	; 0x30
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 8007810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007812:	6a1a      	ldr	r2, [r3, #32]
 8007814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007816:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800781a:	0a5b      	lsrs	r3, r3, #9
 800781c:	429a      	cmp	r2, r3
 800781e:	d201      	bcs.n	8007824 <chk_mounted+0x338>
		return FR_NO_FILESYSTEM;
 8007820:	230d      	movs	r3, #13
 8007822:	e060      	b.n	80078e6 <chk_mounted+0x3fa>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
 8007824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007826:	f04f 32ff 	mov.w	r2, #4294967295
 800782a:	611a      	str	r2, [r3, #16]
	fs->last_clust = 0;
 800782c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782e:	2200      	movs	r2, #0
 8007830:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
 8007832:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007836:	2b03      	cmp	r3, #3
 8007838:	d13d      	bne.n	80078b6 <chk_mounted+0x3ca>
	 	fs->fsi_flag = 0;
 800783a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783c:	2200      	movs	r2, #0
 800783e:	715a      	strb	r2, [r3, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 8007840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007842:	3338      	adds	r3, #56	; 0x38
 8007844:	3330      	adds	r3, #48	; 0x30
 8007846:	881b      	ldrh	r3, [r3, #0]
 8007848:	461a      	mov	r2, r3
 800784a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800784c:	441a      	add	r2, r3
 800784e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007850:	615a      	str	r2, [r3, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8007852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007854:	7858      	ldrb	r0, [r3, #1]
 8007856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007858:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800785c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785e:	695a      	ldr	r2, [r3, #20]
 8007860:	2301      	movs	r3, #1
 8007862:	f001 fa97 	bl	8008d94 <disk_read>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d124      	bne.n	80078b6 <chk_mounted+0x3ca>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 800786c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786e:	3338      	adds	r3, #56	; 0x38
 8007870:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007874:	881b      	ldrh	r3, [r3, #0]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8007876:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800787a:	4293      	cmp	r3, r2
 800787c:	d11b      	bne.n	80078b6 <chk_mounted+0x3ca>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 800787e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007880:	3338      	adds	r3, #56	; 0x38
 8007882:	681b      	ldr	r3, [r3, #0]
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8007884:	4a1a      	ldr	r2, [pc, #104]	; (80078f0 <chk_mounted+0x404>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d115      	bne.n	80078b6 <chk_mounted+0x3ca>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
 800788a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800788c:	3338      	adds	r3, #56	; 0x38
 800788e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007892:	681b      	ldr	r3, [r3, #0]
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 8007894:	4a17      	ldr	r2, [pc, #92]	; (80078f4 <chk_mounted+0x408>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d10d      	bne.n	80078b6 <chk_mounted+0x3ca>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 800789a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789c:	3338      	adds	r3, #56	; 0x38
 800789e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	60da      	str	r2, [r3, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 80078a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078aa:	3338      	adds	r3, #56	; 0x38
 80078ac:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b4:	611a      	str	r2, [r3, #16]
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
 80078b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b8:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80078bc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80078be:	4b0e      	ldr	r3, [pc, #56]	; (80078f8 <chk_mounted+0x40c>)
 80078c0:	881b      	ldrh	r3, [r3, #0]
 80078c2:	3301      	adds	r3, #1
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	4b0c      	ldr	r3, [pc, #48]	; (80078f8 <chk_mounted+0x40c>)
 80078c8:	801a      	strh	r2, [r3, #0]
 80078ca:	4b0b      	ldr	r3, [pc, #44]	; (80078f8 <chk_mounted+0x40c>)
 80078cc:	881a      	ldrh	r2, [r3, #0]
 80078ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d0:	80da      	strh	r2, [r3, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 80078d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d4:	2200      	movs	r2, #0
 80078d6:	635a      	str	r2, [r3, #52]	; 0x34
	fs->wflag = 0;
 80078d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078da:	2200      	movs	r2, #0
 80078dc:	711a      	strb	r2, [r3, #4]
#if _FS_RPATH
	fs->cdir = 0;			/* Current directory (root dir) */
 80078de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e0:	2200      	movs	r2, #0
 80078e2:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3748      	adds	r7, #72	; 0x48
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	41615252 	.word	0x41615252
 80078f4:	61417272 	.word	0x61417272
 80078f8:	20000450 	.word	0x20000450

080078fc <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00f      	beq.n	800792e <validate+0x32>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00b      	beq.n	800792e <validate+0x32>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d006      	beq.n	800792e <validate+0x32>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	88da      	ldrh	r2, [r3, #6]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	889b      	ldrh	r3, [r3, #4]
 800792a:	429a      	cmp	r2, r3
 800792c:	d001      	beq.n	8007932 <validate+0x36>
		return FR_INVALID_OBJECT;
 800792e:	2309      	movs	r3, #9
 8007930:	e00d      	b.n	800794e <validate+0x52>

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	785b      	ldrb	r3, [r3, #1]
 8007938:	4618      	mov	r0, r3
 800793a:	f001 fa15 	bl	8008d68 <disk_status>
 800793e:	4603      	mov	r3, r0
 8007940:	f003 0301 	and.w	r3, r3, #1
 8007944:	2b00      	cmp	r3, #0
 8007946:	d001      	beq.n	800794c <validate+0x50>
		return FR_NOT_READY;
 8007948:	2303      	movs	r3, #3
 800794a:	e000      	b.n	800794e <validate+0x52>

	return FR_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
	...

08007958 <f_mount>:

FRESULT f_mount (
	BYTE vol,		/* Logical drive number to be mounted/unmounted */
	FATFS *fs		/* Pointer to new file system object (NULL for unmount)*/
)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	4603      	mov	r3, r0
 8007960:	6039      	str	r1, [r7, #0]
 8007962:	71fb      	strb	r3, [r7, #7]
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 8007964:	79fb      	ldrb	r3, [r7, #7]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d001      	beq.n	800796e <f_mount+0x16>
		return FR_INVALID_DRIVE;
 800796a:	230b      	movs	r3, #11
 800796c:	e016      	b.n	800799c <f_mount+0x44>
	rfs = FatFs[vol];			/* Get current fs object */
 800796e:	79fb      	ldrb	r3, [r7, #7]
 8007970:	4a0d      	ldr	r2, [pc, #52]	; (80079a8 <f_mount+0x50>)
 8007972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007976:	60fb      	str	r3, [r7, #12]

	if (rfs) {
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <f_mount+0x2c>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d002      	beq.n	8007990 <f_mount+0x38>
		fs->fs_type = 0;		/* Clear new fs object */
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2200      	movs	r2, #0
 800798e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
 8007990:	79fb      	ldrb	r3, [r7, #7]
 8007992:	4905      	ldr	r1, [pc, #20]	; (80079a8 <f_mount+0x50>)
 8007994:	683a      	ldr	r2, [r7, #0]
 8007996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return FR_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	2000044c 	.word	0x2000044c

080079ac <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b094      	sub	sp, #80	; 0x50
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	4613      	mov	r3, r2
 80079b8:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <f_open+0x18>
 80079c0:	2309      	movs	r3, #9
 80079c2:	e0fc      	b.n	8007bbe <f_open+0x212>
	fp->fs = 0;			/* Clear file object */
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	601a      	str	r2, [r3, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80079ca:	79fb      	ldrb	r3, [r7, #7]
 80079cc:	f003 031f 	and.w	r3, r3, #31
 80079d0:	71fb      	strb	r3, [r7, #7]
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	f023 0301 	bic.w	r3, r3, #1
 80079d8:	b2da      	uxtb	r2, r3
 80079da:	f107 011c 	add.w	r1, r7, #28
 80079de:	f107 0308 	add.w	r3, r7, #8
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7ff fd82 	bl	80074ec <chk_mounted>
 80079e8:	4603      	mov	r3, r0
 80079ea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 80079ee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f040 80e1 	bne.w	8007bba <f_open+0x20e>
		INIT_BUF(dj);
 80079f8:	f107 0310 	add.w	r3, r7, #16
 80079fc:	637b      	str	r3, [r7, #52]	; 0x34
 80079fe:	4b72      	ldr	r3, [pc, #456]	; (8007bc8 <f_open+0x21c>)
 8007a00:	63bb      	str	r3, [r7, #56]	; 0x38
		res = follow_path(&dj, path);	/* Follow the file path */
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	f107 031c 	add.w	r3, r7, #28
 8007a08:	4611      	mov	r1, r2
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7ff fcb2 	bl	8007374 <follow_path>
 8007a10:	4603      	mov	r3, r0
 8007a12:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		dir = dj.dir;
 8007a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a18:	64bb      	str	r3, [r7, #72]	; 0x48
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007a1a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d105      	bne.n	8007a2e <f_open+0x82>
			if (!dir)	/* Current dir itself */
 8007a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d102      	bne.n	8007a2e <f_open+0x82>
				res = FR_INVALID_NAME;
 8007a28:	2306      	movs	r3, #6
 8007a2a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	f003 031c 	and.w	r3, r3, #28
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d06d      	beq.n	8007b14 <f_open+0x168>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 8007a38:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d012      	beq.n	8007a66 <f_open+0xba>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8007a40:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d107      	bne.n	8007a58 <f_open+0xac>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8007a48:	f107 031c 	add.w	r3, r7, #28
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7ff f993 	bl	8006d78 <dir_register>
 8007a52:	4603      	mov	r3, r0
 8007a54:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007a58:	79fb      	ldrb	r3, [r7, #7]
 8007a5a:	f043 0308 	orr.w	r3, r3, #8
 8007a5e:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 8007a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a62:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a64:	e012      	b.n	8007a8c <f_open+0xe0>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a68:	330b      	adds	r3, #11
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	f003 0311 	and.w	r3, r3, #17
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d003      	beq.n	8007a7c <f_open+0xd0>
					res = FR_DENIED;
 8007a74:	2307      	movs	r3, #7
 8007a76:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8007a7a:	e007      	b.n	8007a8c <f_open+0xe0>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	f003 0304 	and.w	r3, r3, #4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d002      	beq.n	8007a8c <f_open+0xe0>
						res = FR_EXIST;
 8007a86:	2308      	movs	r3, #8
 8007a88:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007a8c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d15d      	bne.n	8007b50 <f_open+0x1a4>
 8007a94:	79fb      	ldrb	r3, [r7, #7]
 8007a96:	f003 0308 	and.w	r3, r3, #8
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d058      	beq.n	8007b50 <f_open+0x1a4>
				dw = get_fattime();					/* Created time */
 8007a9e:	f001 fc6f 	bl	8009380 <get_fattime>
 8007aa2:	6478      	str	r0, [r7, #68]	; 0x44
				ST_DWORD(dir+DIR_CrtTime, dw);
 8007aa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007aa6:	330e      	adds	r3, #14
 8007aa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007aaa:	601a      	str	r2, [r3, #0]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 8007aac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007aae:	330b      	adds	r3, #11
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 8007ab4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ab6:	331c      	adds	r3, #28
 8007ab8:	2200      	movs	r2, #0
 8007aba:	601a      	str	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f7fe ff22 	bl	800690a <ld_clust>
 8007ac6:	6438      	str	r0, [r7, #64]	; 0x40
				st_clust(dir, 0);					/* cluster = 0 */
 8007ac8:	2100      	movs	r1, #0
 8007aca:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007acc:	f7fe ff38 	bl	8006940 <st_clust>
				dj.fs->wflag = 1;
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	711a      	strb	r2, [r3, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 8007ad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d039      	beq.n	8007b50 <f_open+0x1a4>
					dw = dj.fs->winsect;
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ae0:	647b      	str	r3, [r7, #68]	; 0x44
					res = remove_chain(dj.fs, cl);
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f7fe fca2 	bl	8006430 <remove_chain>
 8007aec:	4603      	mov	r3, r0
 8007aee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					if (res == FR_OK) {
 8007af2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d12a      	bne.n	8007b50 <f_open+0x1a4>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007afe:	3a01      	subs	r2, #1
 8007b00:	60da      	str	r2, [r3, #12]
						res = move_window(dj.fs, dw);
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fe fa7b 	bl	8006002 <move_window>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8007b12:	e01d      	b.n	8007b50 <f_open+0x1a4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {						/* Follow succeeded */
 8007b14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d119      	bne.n	8007b50 <f_open+0x1a4>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8007b1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b1e:	330b      	adds	r3, #11
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	f003 0310 	and.w	r3, r3, #16
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d003      	beq.n	8007b32 <f_open+0x186>
					res = FR_NO_FILE;
 8007b2a:	2304      	movs	r3, #4
 8007b2c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8007b30:	e00e      	b.n	8007b50 <f_open+0x1a4>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8007b32:	79fb      	ldrb	r3, [r7, #7]
 8007b34:	f003 0302 	and.w	r3, r3, #2
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d009      	beq.n	8007b50 <f_open+0x1a4>
 8007b3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b3e:	330b      	adds	r3, #11
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d002      	beq.n	8007b50 <f_open+0x1a4>
						res = FR_DENIED;
 8007b4a:	2307      	movs	r3, #7
 8007b4c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				}
			}
		}
		if (res == FR_OK) {
 8007b50:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10f      	bne.n	8007b78 <f_open+0x1cc>
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 8007b58:	79fb      	ldrb	r3, [r7, #7]
 8007b5a:	f003 0308 	and.w	r3, r3, #8
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d003      	beq.n	8007b6a <f_open+0x1be>
				mode |= FA__WRITTEN;
 8007b62:	79fb      	ldrb	r3, [r7, #7]
 8007b64:	f043 0320 	orr.w	r3, r3, #32
 8007b68:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b76:	621a      	str	r2, [r3, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8007b78:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d11c      	bne.n	8007bba <f_open+0x20e>
			fp->flag = mode;					/* File access mode */
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	79fa      	ldrb	r2, [r7, #7]
 8007b84:	719a      	strb	r2, [r3, #6]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fe febd 	bl	800690a <ld_clust>
 8007b90:	4602      	mov	r2, r0
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 8007b96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b98:	331c      	adds	r3, #28
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 8007bac:	69fa      	ldr	r2, [r7, #28]
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	601a      	str	r2, [r3, #0]
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	88da      	ldrh	r2, [r3, #6]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 8007bba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3750      	adds	r7, #80	; 0x50
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20000454 	.word	0x20000454

08007bcc <f_read>:
	FIL *fp, 		/* Pointer to the file object */
	void *buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT *br		/* Pointer to number of bytes read */
)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b08c      	sub	sp, #48	; 0x30
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
 8007bd8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	2200      	movs	r2, #0
 8007be2:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f7ff fe89 	bl	80078fc <validate>
 8007bea:	4603      	mov	r3, r0
 8007bec:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8007bee:	7ffb      	ldrb	r3, [r7, #31]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <f_read+0x2c>
 8007bf4:	7ffb      	ldrb	r3, [r7, #31]
 8007bf6:	e135      	b.n	8007e64 <f_read+0x298>
	if (fp->flag & FA__ERROR)					/* Aborted file? */
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	799b      	ldrb	r3, [r3, #6]
 8007bfc:	b25b      	sxtb	r3, r3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	da01      	bge.n	8007c06 <f_read+0x3a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8007c02:	2302      	movs	r3, #2
 8007c04:	e12e      	b.n	8007e64 <f_read+0x298>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	799b      	ldrb	r3, [r3, #6]
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <f_read+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8007c12:	2307      	movs	r3, #7
 8007c14:	e126      	b.n	8007e64 <f_read+0x298>
	remain = fp->fsize - fp->fptr;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	68da      	ldr	r2, [r3, #12]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	1ad3      	subs	r3, r2, r3
 8007c20:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	f240 8117 	bls.w	8007e5a <f_read+0x28e>
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007c30:	e113      	b.n	8007e5a <f_read+0x28e>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f040 80df 	bne.w	8007dfe <f_read+0x232>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	0a5b      	lsrs	r3, r3, #9
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	789b      	ldrb	r3, [r3, #2]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	4013      	ands	r3, r2
 8007c54:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 8007c56:	7dfb      	ldrb	r3, [r7, #23]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d12c      	bne.n	8007cb6 <f_read+0xea>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d103      	bne.n	8007c6c <f_read+0xa0>
					clst = fp->sclust;			/* Follow from the origin */
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c6a:	e008      	b.n	8007c7e <f_read+0xb2>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	695b      	ldr	r3, [r3, #20]
 8007c74:	4619      	mov	r1, r3
 8007c76:	4610      	mov	r0, r2
 8007c78:	f7fe fa6b 	bl	8006152 <get_fat>
 8007c7c:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8007c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d808      	bhi.n	8007c96 <f_read+0xca>
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	799b      	ldrb	r3, [r3, #6]
 8007c88:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	719a      	strb	r2, [r3, #6]
 8007c92:	2302      	movs	r3, #2
 8007c94:	e0e6      	b.n	8007e64 <f_read+0x298>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8007c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9c:	d108      	bne.n	8007cb0 <f_read+0xe4>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	799b      	ldrb	r3, [r3, #6]
 8007ca2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	719a      	strb	r2, [r3, #6]
 8007cac:	2301      	movs	r3, #1
 8007cae:	e0d9      	b.n	8007e64 <f_read+0x298>
				fp->clust = clst;				/* Update current cluster */
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007cb4:	615a      	str	r2, [r3, #20]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	695b      	ldr	r3, [r3, #20]
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	f7fe fa27 	bl	8006114 <clust2sect>
 8007cc6:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d108      	bne.n	8007ce0 <f_read+0x114>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	799b      	ldrb	r3, [r3, #6]
 8007cd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007cd6:	b2da      	uxtb	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	719a      	strb	r2, [r3, #6]
 8007cdc:	2302      	movs	r3, #2
 8007cde:	e0c1      	b.n	8007e64 <f_read+0x298>
			sect += csect;
 8007ce0:	7dfb      	ldrb	r3, [r7, #23]
 8007ce2:	693a      	ldr	r2, [r7, #16]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	0a5b      	lsrs	r3, r3, #9
 8007cec:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d042      	beq.n	8007d7a <f_read+0x1ae>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8007cf4:	7dfa      	ldrb	r2, [r7, #23]
 8007cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf8:	4413      	add	r3, r2
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	6812      	ldr	r2, [r2, #0]
 8007cfe:	7892      	ldrb	r2, [r2, #2]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d906      	bls.n	8007d12 <f_read+0x146>
					cc = fp->fs->csize - csect;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	789b      	ldrb	r3, [r3, #2]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	7dfb      	ldrb	r3, [r7, #23]
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	7858      	ldrb	r0, [r3, #1]
 8007d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	6a39      	ldr	r1, [r7, #32]
 8007d20:	f001 f838 	bl	8008d94 <disk_read>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d008      	beq.n	8007d3c <f_read+0x170>
					ABORT(fp->fs, FR_DISK_ERR);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	799b      	ldrb	r3, [r3, #6]
 8007d2e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007d32:	b2da      	uxtb	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	719a      	strb	r2, [r3, #6]
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e093      	b.n	8007e64 <f_read+0x298>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	799b      	ldrb	r3, [r3, #6]
 8007d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d014      	beq.n	8007d72 <f_read+0x1a6>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	699a      	ldr	r2, [r3, #24]
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	1ad3      	subs	r3, r2, r3
 8007d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d90d      	bls.n	8007d72 <f_read+0x1a6>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	699a      	ldr	r2, [r3, #24]
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	1ad3      	subs	r3, r2, r3
 8007d5e:	025b      	lsls	r3, r3, #9
 8007d60:	6a3a      	ldr	r2, [r7, #32]
 8007d62:	18d0      	adds	r0, r2, r3
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	3324      	adds	r3, #36	; 0x24
 8007d68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	f7fe f875 	bl	8005e5c <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8007d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d74:	025b      	lsls	r3, r3, #9
 8007d76:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8007d78:	e05b      	b.n	8007e32 <f_read+0x266>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	699b      	ldr	r3, [r3, #24]
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d039      	beq.n	8007df8 <f_read+0x22c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	799b      	ldrb	r3, [r3, #6]
 8007d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d01d      	beq.n	8007dcc <f_read+0x200>
					if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	7858      	ldrb	r0, [r3, #1]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	699a      	ldr	r2, [r3, #24]
 8007da0:	2301      	movs	r3, #1
 8007da2:	f001 f85f 	bl	8008e64 <disk_write>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d008      	beq.n	8007dbe <f_read+0x1f2>
						ABORT(fp->fs, FR_DISK_ERR);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	799b      	ldrb	r3, [r3, #6]
 8007db0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007db4:	b2da      	uxtb	r2, r3
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	719a      	strb	r2, [r3, #6]
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e052      	b.n	8007e64 <f_read+0x298>
					fp->flag &= ~FA__DIRTY;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	799b      	ldrb	r3, [r3, #6]
 8007dc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	719a      	strb	r2, [r3, #6]
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	7858      	ldrb	r0, [r3, #1]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007dd8:	2301      	movs	r3, #1
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	f000 ffda 	bl	8008d94 <disk_read>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d008      	beq.n	8007df8 <f_read+0x22c>
					ABORT(fp->fs, FR_DISK_ERR);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	799b      	ldrb	r3, [r3, #6]
 8007dea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	719a      	strb	r2, [r3, #6]
 8007df4:	2301      	movs	r3, #1
 8007df6:	e035      	b.n	8007e64 <f_read+0x298>
			}
#endif
			fp->dsect = sect;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	693a      	ldr	r2, [r7, #16]
 8007dfc:	619a      	str	r2, [r3, #24]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e06:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007e0a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8007e0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d901      	bls.n	8007e18 <f_read+0x24c>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e20:	3320      	adds	r3, #32
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	4413      	add	r3, r2
 8007e26:	3304      	adds	r3, #4
 8007e28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	6a38      	ldr	r0, [r7, #32]
 8007e2e:	f7fe f815 	bl	8005e5c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007e32:	6a3a      	ldr	r2, [r7, #32]
 8007e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e36:	4413      	add	r3, r2
 8007e38:	623b      	str	r3, [r7, #32]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	689a      	ldr	r2, [r3, #8]
 8007e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e40:	441a      	add	r2, r3
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	609a      	str	r2, [r3, #8]
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4c:	441a      	add	r2, r3
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	601a      	str	r2, [r3, #0]
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f47f aee8 	bne.w	8007c32 <f_read+0x66>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3730      	adds	r7, #48	; 0x30
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b08a      	sub	sp, #40	; 0x28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
 8007e78:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	2200      	movs	r2, #0
 8007e82:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8007e84:	68f8      	ldr	r0, [r7, #12]
 8007e86:	f7ff fd39 	bl	80078fc <validate>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8007e8e:	7dfb      	ldrb	r3, [r7, #23]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d001      	beq.n	8007e98 <f_write+0x2c>
 8007e94:	7dfb      	ldrb	r3, [r7, #23]
 8007e96:	e166      	b.n	8008166 <f_write+0x2fa>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	799b      	ldrb	r3, [r3, #6]
 8007e9c:	b25b      	sxtb	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	da01      	bge.n	8007ea6 <f_write+0x3a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8007ea2:	2302      	movs	r3, #2
 8007ea4:	e15f      	b.n	8008166 <f_write+0x2fa>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	799b      	ldrb	r3, [r3, #6]
 8007eaa:	f003 0302 	and.w	r3, r3, #2
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d101      	bne.n	8007eb6 <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8007eb2:	2307      	movs	r3, #7
 8007eb4:	e157      	b.n	8008166 <f_write+0x2fa>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	68da      	ldr	r2, [r3, #12]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	441a      	add	r2, r3
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	f080 8137 	bcs.w	8008136 <f_write+0x2ca>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8007ecc:	e133      	b.n	8008136 <f_write+0x2ca>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f040 80f8 	bne.w	80080cc <f_write+0x260>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	0a5b      	lsrs	r3, r3, #9
 8007ee2:	b2da      	uxtb	r2, r3
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	789b      	ldrb	r3, [r3, #2]
 8007eea:	3b01      	subs	r3, #1
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	4013      	ands	r3, r2
 8007ef0:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8007ef2:	7dbb      	ldrb	r3, [r7, #22]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d13d      	bne.n	8007f74 <f_write+0x108>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d110      	bne.n	8007f22 <f_write+0xb6>
					clst = fp->sclust;		/* Follow from the origin */
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8007f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d113      	bne.n	8007f34 <f_write+0xc8>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2100      	movs	r1, #0
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe fadb 	bl	80064ce <create_chain>
 8007f18:	6278      	str	r0, [r7, #36]	; 0x24
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f1e:	611a      	str	r2, [r3, #16]
 8007f20:	e008      	b.n	8007f34 <f_write+0xc8>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	4610      	mov	r0, r2
 8007f2e:	f7fe face 	bl	80064ce <create_chain>
 8007f32:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f000 8102 	beq.w	8008140 <f_write+0x2d4>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8007f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d108      	bne.n	8007f54 <f_write+0xe8>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	799b      	ldrb	r3, [r3, #6]
 8007f46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	719a      	strb	r2, [r3, #6]
 8007f50:	2302      	movs	r3, #2
 8007f52:	e108      	b.n	8008166 <f_write+0x2fa>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8007f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f5a:	d108      	bne.n	8007f6e <f_write+0x102>
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	799b      	ldrb	r3, [r3, #6]
 8007f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007f64:	b2da      	uxtb	r2, r3
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	719a      	strb	r2, [r3, #6]
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e0fb      	b.n	8008166 <f_write+0x2fa>
				fp->clust = clst;			/* Update current cluster */
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f72:	615a      	str	r2, [r3, #20]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	799b      	ldrb	r3, [r3, #6]
 8007f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01d      	beq.n	8007fbc <f_write+0x150>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	7858      	ldrb	r0, [r3, #1]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	699a      	ldr	r2, [r3, #24]
 8007f90:	2301      	movs	r3, #1
 8007f92:	f000 ff67 	bl	8008e64 <disk_write>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d008      	beq.n	8007fae <f_write+0x142>
					ABORT(fp->fs, FR_DISK_ERR);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	799b      	ldrb	r3, [r3, #6]
 8007fa0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007fa4:	b2da      	uxtb	r2, r3
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	719a      	strb	r2, [r3, #6]
 8007faa:	2301      	movs	r3, #1
 8007fac:	e0db      	b.n	8008166 <f_write+0x2fa>
				fp->flag &= ~FA__DIRTY;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	799b      	ldrb	r3, [r3, #6]
 8007fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	f7fe f8a4 	bl	8006114 <clust2sect>
 8007fcc:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d108      	bne.n	8007fe6 <f_write+0x17a>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	799b      	ldrb	r3, [r3, #6]
 8007fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007fdc:	b2da      	uxtb	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	719a      	strb	r2, [r3, #6]
 8007fe2:	2302      	movs	r3, #2
 8007fe4:	e0bf      	b.n	8008166 <f_write+0x2fa>
			sect += csect;
 8007fe6:	7dbb      	ldrb	r3, [r7, #22]
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	4413      	add	r3, r2
 8007fec:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	0a5b      	lsrs	r3, r3, #9
 8007ff2:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d044      	beq.n	8008084 <f_write+0x218>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8007ffa:	7dba      	ldrb	r2, [r7, #22]
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	4413      	add	r3, r2
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	6812      	ldr	r2, [r2, #0]
 8008004:	7892      	ldrb	r2, [r2, #2]
 8008006:	4293      	cmp	r3, r2
 8008008:	d906      	bls.n	8008018 <f_write+0x1ac>
					cc = fp->fs->csize - csect;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	789b      	ldrb	r3, [r3, #2]
 8008010:	461a      	mov	r2, r3
 8008012:	7dbb      	ldrb	r3, [r7, #22]
 8008014:	1ad3      	subs	r3, r2, r3
 8008016:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	7858      	ldrb	r0, [r3, #1]
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	69b9      	ldr	r1, [r7, #24]
 8008026:	f000 ff1d 	bl	8008e64 <disk_write>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d008      	beq.n	8008042 <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	799b      	ldrb	r3, [r3, #6]
 8008034:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008038:	b2da      	uxtb	r2, r3
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	719a      	strb	r2, [r3, #6]
 800803e:	2301      	movs	r3, #1
 8008040:	e091      	b.n	8008166 <f_write+0x2fa>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	699a      	ldr	r2, [r3, #24]
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	1ad3      	subs	r3, r2, r3
 800804a:	69fa      	ldr	r2, [r7, #28]
 800804c:	429a      	cmp	r2, r3
 800804e:	d915      	bls.n	800807c <f_write+0x210>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	699a      	ldr	r2, [r3, #24]
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	1ad3      	subs	r3, r2, r3
 800805e:	025b      	lsls	r3, r3, #9
 8008060:	69ba      	ldr	r2, [r7, #24]
 8008062:	4413      	add	r3, r2
 8008064:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008068:	4619      	mov	r1, r3
 800806a:	f7fd fef7 	bl	8005e5c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	799b      	ldrb	r3, [r3, #6]
 8008072:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008076:	b2da      	uxtb	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	719a      	strb	r2, [r3, #6]
				}
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	025b      	lsls	r3, r3, #9
 8008080:	623b      	str	r3, [r7, #32]
				continue;
 8008082:	e044      	b.n	800810e <f_write+0x2a2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	699b      	ldr	r3, [r3, #24]
 8008088:	693a      	ldr	r2, [r7, #16]
 800808a:	429a      	cmp	r2, r3
 800808c:	d01b      	beq.n	80080c6 <f_write+0x25a>
				if (fp->fptr < fp->fsize &&
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	689a      	ldr	r2, [r3, #8]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	429a      	cmp	r2, r3
 8008098:	d215      	bcs.n	80080c6 <f_write+0x25a>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	7858      	ldrb	r0, [r3, #1]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80080a6:	2301      	movs	r3, #1
 80080a8:	693a      	ldr	r2, [r7, #16]
 80080aa:	f000 fe73 	bl	8008d94 <disk_read>
 80080ae:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d008      	beq.n	80080c6 <f_write+0x25a>
						ABORT(fp->fs, FR_DISK_ERR);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	799b      	ldrb	r3, [r3, #6]
 80080b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80080bc:	b2da      	uxtb	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	719a      	strb	r2, [r3, #6]
 80080c2:	2301      	movs	r3, #1
 80080c4:	e04f      	b.n	8008166 <f_write+0x2fa>
			}
#endif
			fp->dsect = sect;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080d4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80080d8:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80080da:	6a3a      	ldr	r2, [r7, #32]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d901      	bls.n	80080e6 <f_write+0x27a>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080ee:	3320      	adds	r3, #32
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	4413      	add	r3, r2
 80080f4:	3304      	adds	r3, #4
 80080f6:	6a3a      	ldr	r2, [r7, #32]
 80080f8:	69b9      	ldr	r1, [r7, #24]
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7fd feae 	bl	8005e5c <mem_cpy>
		fp->flag |= FA__DIRTY;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	799b      	ldrb	r3, [r3, #6]
 8008104:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008108:	b2da      	uxtb	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	6a3b      	ldr	r3, [r7, #32]
 8008112:	4413      	add	r3, r2
 8008114:	61bb      	str	r3, [r7, #24]
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	689a      	ldr	r2, [r3, #8]
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	441a      	add	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	609a      	str	r2, [r3, #8]
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	441a      	add	r2, r3
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	601a      	str	r2, [r3, #0]
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	6a3b      	ldr	r3, [r7, #32]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f47f aec8 	bne.w	8007ece <f_write+0x62>
 800813e:	e000      	b.n	8008142 <f_write+0x2d6>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008140:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	689a      	ldr	r2, [r3, #8]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	429a      	cmp	r2, r3
 800814c:	d903      	bls.n	8008156 <f_write+0x2ea>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	689a      	ldr	r2, [r3, #8]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	799b      	ldrb	r3, [r3, #6]
 800815a:	f043 0320 	orr.w	r3, r3, #32
 800815e:	b2da      	uxtb	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8008164:	2300      	movs	r3, #0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3728      	adds	r7, #40	; 0x28
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b086      	sub	sp, #24
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7ff fbc0 	bl	80078fc <validate>
 800817c:	4603      	mov	r3, r0
 800817e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008180:	7dfb      	ldrb	r3, [r7, #23]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d163      	bne.n	800824e <f_sync+0xe0>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	799b      	ldrb	r3, [r3, #6]
 800818a:	f003 0320 	and.w	r3, r3, #32
 800818e:	2b00      	cmp	r3, #0
 8008190:	d05d      	beq.n	800824e <f_sync+0xe0>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	799b      	ldrb	r3, [r3, #6]
 8008196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800819a:	2b00      	cmp	r3, #0
 800819c:	d016      	beq.n	80081cc <f_sync+0x5e>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	7858      	ldrb	r0, [r3, #1]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	699a      	ldr	r2, [r3, #24]
 80081ae:	2301      	movs	r3, #1
 80081b0:	f000 fe58 	bl	8008e64 <disk_write>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d001      	beq.n	80081be <f_sync+0x50>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80081ba:	2301      	movs	r3, #1
 80081bc:	e048      	b.n	8008250 <f_sync+0xe2>
				fp->flag &= ~FA__DIRTY;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	799b      	ldrb	r3, [r3, #6]
 80081c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081c6:	b2da      	uxtb	r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	69db      	ldr	r3, [r3, #28]
 80081d4:	4619      	mov	r1, r3
 80081d6:	4610      	mov	r0, r2
 80081d8:	f7fd ff13 	bl	8006002 <move_window>
 80081dc:	4603      	mov	r3, r0
 80081de:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80081e0:	7dfb      	ldrb	r3, [r7, #23]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d133      	bne.n	800824e <f_sync+0xe0>
				dir = fp->dir_ptr;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	330b      	adds	r3, #11
 80081f0:	781a      	ldrb	r2, [r3, #0]
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	330b      	adds	r3, #11
 80081f6:	f042 0220 	orr.w	r2, r2, #32
 80081fa:	b2d2      	uxtb	r2, r2
 80081fc:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	331c      	adds	r3, #28
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	68d2      	ldr	r2, [r2, #12]
 8008206:	601a      	str	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	4619      	mov	r1, r3
 800820e:	6938      	ldr	r0, [r7, #16]
 8008210:	f7fe fb96 	bl	8006940 <st_clust>
				tm = get_fattime();							/* Update updated time */
 8008214:	f001 f8b4 	bl	8009380 <get_fattime>
 8008218:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tm);
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	3316      	adds	r3, #22
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	601a      	str	r2, [r3, #0]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	3312      	adds	r3, #18
 8008226:	2200      	movs	r2, #0
 8008228:	801a      	strh	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	799b      	ldrb	r3, [r3, #6]
 800822e:	f023 0320 	bic.w	r3, r3, #32
 8008232:	b2da      	uxtb	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2201      	movs	r2, #1
 800823e:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4618      	mov	r0, r3
 8008246:	f7fd ff05 	bl	8006054 <sync_fs>
 800824a:	4603      	mov	r3, r0
 800824c:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800824e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3718      	adds	r7, #24
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7ff ff84 	bl	800816e <f_sync>
 8008266:	4603      	mov	r3, r0
 8008268:	73fb      	strb	r3, [r7, #15]
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 800826a:	7bfb      	ldrb	r3, [r7, #15]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d102      	bne.n	8008276 <f_close+0x1e>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]
	return res;
 8008276:	7bfb      	ldrb	r3, [r7, #15]
#endif
}
 8008278:	4618      	mov	r0, r3
 800827a:	3710      	adds	r7, #16
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <my_init_card>:
//	uint32_t currentAddress = 0;
UINT readBytes = 0;
UINT WriteBytes = 0;

void my_init_card(void)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	af00      	add	r7, sp, #0
//	SD_PowerOn();
	sd_ini();
 8008284:	f000 f9b4 	bl	80085f0 <sd_ini>
}
 8008288:	bf00      	nop
 800828a:	bd80      	pop	{r7, pc}

0800828c <my_read_file>:

void my_read_file(void)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b092      	sub	sp, #72	; 0x48
 8008290:	af00      	add	r7, sp, #0
	if (f_mount(0, &FATFS_Obj) == FR_OK)	//  FatFs
 8008292:	4940      	ldr	r1, [pc, #256]	; (8008394 <my_read_file+0x108>)
 8008294:	2000      	movs	r0, #0
 8008296:	f7ff fb5f 	bl	8007958 <f_mount>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d175      	bne.n	800838c <my_read_file+0x100>
	{
		SEND_str("f_mount -> success\n");
 80082a0:	483d      	ldr	r0, [pc, #244]	; (8008398 <my_read_file+0x10c>)
 80082a2:	f7f9 fe85 	bl	8001fb0 <SEND_str>

		uint8_t path[10]="test.json";
 80082a6:	4a3d      	ldr	r2, [pc, #244]	; (800839c <my_read_file+0x110>)
 80082a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80082ae:	c303      	stmia	r3!, {r0, r1}
 80082b0:	801a      	strh	r2, [r3, #0]
		path[9] = '\0';
 80082b2:	2300      	movs	r3, #0
 80082b4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

		result = f_open(&test, (char*)path, FA_READ);
 80082b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082bc:	2201      	movs	r2, #1
 80082be:	4619      	mov	r1, r3
 80082c0:	4837      	ldr	r0, [pc, #220]	; (80083a0 <my_read_file+0x114>)
 80082c2:	f7ff fb73 	bl	80079ac <f_open>
 80082c6:	4603      	mov	r3, r0
 80082c8:	461a      	mov	r2, r3
 80082ca:	4b36      	ldr	r3, [pc, #216]	; (80083a4 <my_read_file+0x118>)
 80082cc:	701a      	strb	r2, [r3, #0]

		if(result == FR_OK)
 80082ce:	4b35      	ldr	r3, [pc, #212]	; (80083a4 <my_read_file+0x118>)
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d15a      	bne.n	800838c <my_read_file+0x100>
		{
			SEND_str("f_open -> success\n");
 80082d6:	4834      	ldr	r0, [pc, #208]	; (80083a8 <my_read_file+0x11c>)
 80082d8:	f7f9 fe6a 	bl	8001fb0 <SEND_str>

			BytesToRead = test.fsize;
 80082dc:	4b30      	ldr	r3, [pc, #192]	; (80083a0 <my_read_file+0x114>)
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	4a32      	ldr	r2, [pc, #200]	; (80083ac <my_read_file+0x120>)
 80082e2:	6013      	str	r3, [r2, #0]

			char str1[60];
			sprintf(str1, "file_Size: %d Byte\n", BytesToRead);
 80082e4:	4b31      	ldr	r3, [pc, #196]	; (80083ac <my_read_file+0x120>)
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	463b      	mov	r3, r7
 80082ea:	4931      	ldr	r1, [pc, #196]	; (80083b0 <my_read_file+0x124>)
 80082ec:	4618      	mov	r0, r3
 80082ee:	f013 fab5 	bl	801b85c <siprintf>
			SEND_str(str1);
 80082f2:	463b      	mov	r3, r7
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7f9 fe5b 	bl	8001fb0 <SEND_str>

			BytesCounter = 0;
 80082fa:	4b2e      	ldr	r3, [pc, #184]	; (80083b4 <my_read_file+0x128>)
 80082fc:	2200      	movs	r2, #0
 80082fe:	601a      	str	r2, [r3, #0]
			while ((BytesToRead - BytesCounter) >= 512)
 8008300:	e017      	b.n	8008332 <my_read_file+0xa6>
		    {
		       	f_read(&test, readBuffer, 512, &readBytes);
 8008302:	4b2d      	ldr	r3, [pc, #180]	; (80083b8 <my_read_file+0x12c>)
 8008304:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008308:	492c      	ldr	r1, [pc, #176]	; (80083bc <my_read_file+0x130>)
 800830a:	4825      	ldr	r0, [pc, #148]	; (80083a0 <my_read_file+0x114>)
 800830c:	f7ff fc5e 	bl	8007bcc <f_read>
		       	BytesCounter += 512;
 8008310:	4b28      	ldr	r3, [pc, #160]	; (80083b4 <my_read_file+0x128>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008318:	4a26      	ldr	r2, [pc, #152]	; (80083b4 <my_read_file+0x128>)
 800831a:	6013      	str	r3, [r2, #0]

		       	HAL_UART_Transmit(&huart3, (uint8_t*)readBuffer, strlen(readBuffer), 0x1000);
 800831c:	4827      	ldr	r0, [pc, #156]	; (80083bc <my_read_file+0x130>)
 800831e:	f7f7 ff61 	bl	80001e4 <strlen>
 8008322:	4603      	mov	r3, r0
 8008324:	b29a      	uxth	r2, r3
 8008326:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800832a:	4924      	ldr	r1, [pc, #144]	; (80083bc <my_read_file+0x130>)
 800832c:	4824      	ldr	r0, [pc, #144]	; (80083c0 <my_read_file+0x134>)
 800832e:	f005 ff6a 	bl	800e206 <HAL_UART_Transmit>
			while ((BytesToRead - BytesCounter) >= 512)
 8008332:	4b1e      	ldr	r3, [pc, #120]	; (80083ac <my_read_file+0x120>)
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	4b1f      	ldr	r3, [pc, #124]	; (80083b4 <my_read_file+0x128>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008340:	d2df      	bcs.n	8008302 <my_read_file+0x76>
		    }
		    if (BytesToRead != BytesCounter)
 8008342:	4b1a      	ldr	r3, [pc, #104]	; (80083ac <my_read_file+0x120>)
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	4b1b      	ldr	r3, [pc, #108]	; (80083b4 <my_read_file+0x128>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	429a      	cmp	r2, r3
 800834c:	d01b      	beq.n	8008386 <my_read_file+0xfa>
		    {
	        	f_read(&test, readBuffer, (BytesToRead - BytesCounter), &readBytes);
 800834e:	4b17      	ldr	r3, [pc, #92]	; (80083ac <my_read_file+0x120>)
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	4b18      	ldr	r3, [pc, #96]	; (80083b4 <my_read_file+0x128>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	1ad2      	subs	r2, r2, r3
 8008358:	4b17      	ldr	r3, [pc, #92]	; (80083b8 <my_read_file+0x12c>)
 800835a:	4918      	ldr	r1, [pc, #96]	; (80083bc <my_read_file+0x130>)
 800835c:	4810      	ldr	r0, [pc, #64]	; (80083a0 <my_read_file+0x114>)
 800835e:	f7ff fc35 	bl	8007bcc <f_read>

	        	HAL_UART_Transmit(&huart3, (uint8_t*)readBuffer, BytesToRead - BytesCounter, 0x1000);
 8008362:	4b12      	ldr	r3, [pc, #72]	; (80083ac <my_read_file+0x120>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	b29a      	uxth	r2, r3
 8008368:	4b12      	ldr	r3, [pc, #72]	; (80083b4 <my_read_file+0x128>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	b29b      	uxth	r3, r3
 800836e:	1ad3      	subs	r3, r2, r3
 8008370:	b29a      	uxth	r2, r3
 8008372:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008376:	4911      	ldr	r1, [pc, #68]	; (80083bc <my_read_file+0x130>)
 8008378:	4811      	ldr	r0, [pc, #68]	; (80083c0 <my_read_file+0x134>)
 800837a:	f005 ff44 	bl	800e206 <HAL_UART_Transmit>

	        	BytesCounter = BytesToRead;
 800837e:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <my_read_file+0x120>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a0c      	ldr	r2, [pc, #48]	; (80083b4 <my_read_file+0x128>)
 8008384:	6013      	str	r3, [r2, #0]
//				SEND_str(readBuffer);
//				SEND_str("\n");
//				sprintf(str1,"BytesToRead: %d\n",readBytes);
//				SEND_str(str1);
//			}
		    f_close(&test);
 8008386:	4806      	ldr	r0, [pc, #24]	; (80083a0 <my_read_file+0x114>)
 8008388:	f7ff ff66 	bl	8008258 <f_close>
//		    f_unlink((char*)path);
		}
	}
}
 800838c:	bf00      	nop
 800838e:	3748      	adds	r7, #72	; 0x48
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	2000117c 	.word	0x2000117c
 8008398:	08020d9c 	.word	0x08020d9c
 800839c:	08020dd8 	.word	0x08020dd8
 80083a0:	200013b4 	.word	0x200013b4
 80083a4:	200015d8 	.word	0x200015d8
 80083a8:	08020db0 	.word	0x08020db0
 80083ac:	20000480 	.word	0x20000480
 80083b0:	08020dc4 	.word	0x08020dc4
 80083b4:	20000484 	.word	0x20000484
 80083b8:	20000488 	.word	0x20000488
 80083bc:	20000f7c 	.word	0x20000f7c
 80083c0:	20000ebc 	.word	0x20000ebc

080083c4 <my_write_file>:
void my_write_file(void)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b092      	sub	sp, #72	; 0x48
 80083c8:	af00      	add	r7, sp, #0
	if (f_mount(0, &FATFS_Obj) == FR_OK)	//  FatFs
 80083ca:	4924      	ldr	r1, [pc, #144]	; (800845c <my_write_file+0x98>)
 80083cc:	2000      	movs	r0, #0
 80083ce:	f7ff fac3 	bl	8007958 <f_mount>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d13c      	bne.n	8008452 <my_write_file+0x8e>
	{
		SEND_str("f_mount -> success\n");
 80083d8:	4821      	ldr	r0, [pc, #132]	; (8008460 <my_write_file+0x9c>)
 80083da:	f7f9 fde9 	bl	8001fb0 <SEND_str>

		uint8_t path[12]="test_wr.txt";
 80083de:	4a21      	ldr	r2, [pc, #132]	; (8008464 <my_write_file+0xa0>)
 80083e0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80083e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80083e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		path[11] = '\0';
 80083ea:	2300      	movs	r3, #0
 80083ec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		result = f_open(&test, (char*)path, FA_CREATE_ALWAYS|FA_WRITE);
 80083f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80083f4:	220a      	movs	r2, #10
 80083f6:	4619      	mov	r1, r3
 80083f8:	481b      	ldr	r0, [pc, #108]	; (8008468 <my_write_file+0xa4>)
 80083fa:	f7ff fad7 	bl	80079ac <f_open>
 80083fe:	4603      	mov	r3, r0
 8008400:	461a      	mov	r2, r3
 8008402:	4b1a      	ldr	r3, [pc, #104]	; (800846c <my_write_file+0xa8>)
 8008404:	701a      	strb	r2, [r3, #0]

		if(result == FR_OK)
 8008406:	4b19      	ldr	r3, [pc, #100]	; (800846c <my_write_file+0xa8>)
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d121      	bne.n	8008452 <my_write_file+0x8e>
		{
			SEND_str("f_open -> success\n");
 800840e:	4818      	ldr	r0, [pc, #96]	; (8008470 <my_write_file+0xac>)
 8008410:	f7f9 fdce 	bl	8001fb0 <SEND_str>

			result = f_write(&test, "\nTesting write on SD card", 25, &WriteBytes);
 8008414:	4b17      	ldr	r3, [pc, #92]	; (8008474 <my_write_file+0xb0>)
 8008416:	2219      	movs	r2, #25
 8008418:	4917      	ldr	r1, [pc, #92]	; (8008478 <my_write_file+0xb4>)
 800841a:	4813      	ldr	r0, [pc, #76]	; (8008468 <my_write_file+0xa4>)
 800841c:	f7ff fd26 	bl	8007e6c <f_write>
 8008420:	4603      	mov	r3, r0
 8008422:	461a      	mov	r2, r3
 8008424:	4b11      	ldr	r3, [pc, #68]	; (800846c <my_write_file+0xa8>)
 8008426:	701a      	strb	r2, [r3, #0]
			if(result == FR_OK)
 8008428:	4b10      	ldr	r3, [pc, #64]	; (800846c <my_write_file+0xa8>)
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10d      	bne.n	800844c <my_write_file+0x88>
			{
				SEND_str("f_write -> success\n");
 8008430:	4812      	ldr	r0, [pc, #72]	; (800847c <my_write_file+0xb8>)
 8008432:	f7f9 fdbd 	bl	8001fb0 <SEND_str>

				char str1[60];
				sprintf(str1, "write_bytes: %d Byte\n", WriteBytes);
 8008436:	4b0f      	ldr	r3, [pc, #60]	; (8008474 <my_write_file+0xb0>)
 8008438:	681a      	ldr	r2, [r3, #0]
 800843a:	463b      	mov	r3, r7
 800843c:	4910      	ldr	r1, [pc, #64]	; (8008480 <my_write_file+0xbc>)
 800843e:	4618      	mov	r0, r3
 8008440:	f013 fa0c 	bl	801b85c <siprintf>
				SEND_str(str1);
 8008444:	463b      	mov	r3, r7
 8008446:	4618      	mov	r0, r3
 8008448:	f7f9 fdb2 	bl	8001fb0 <SEND_str>
			}
		    f_close(&test);
 800844c:	4806      	ldr	r0, [pc, #24]	; (8008468 <my_write_file+0xa4>)
 800844e:	f7ff ff03 	bl	8008258 <f_close>
		}
	}
}
 8008452:	bf00      	nop
 8008454:	3748      	adds	r7, #72	; 0x48
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
 800845a:	bf00      	nop
 800845c:	2000117c 	.word	0x2000117c
 8008460:	08020d9c 	.word	0x08020d9c
 8008464:	08020e2c 	.word	0x08020e2c
 8008468:	200013b4 	.word	0x200013b4
 800846c:	200015d8 	.word	0x200015d8
 8008470:	08020db0 	.word	0x08020db0
 8008474:	2000048c 	.word	0x2000048c
 8008478:	08020de4 	.word	0x08020de4
 800847c:	08020e00 	.word	0x08020e00
 8008480:	08020e14 	.word	0x08020e14

08008484 <Error>:
extern volatile uint16_t Timer1;
sd_info_ptr sdinfo;
char str1[60]={0};
//--------------------------------------------------
static void Error (void)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	af00      	add	r7, sp, #0
	LD_ON;
 8008488:	2200      	movs	r2, #0
 800848a:	2101      	movs	r1, #1
 800848c:	4802      	ldr	r0, [pc, #8]	; (8008498 <Error+0x14>)
 800848e:	f003 fa9b 	bl	800b9c8 <HAL_GPIO_WritePin>
}
 8008492:	bf00      	nop
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	40020000 	.word	0x40020000

0800849c <SPIx_WriteRead>:
//-----------------------------------------------
uint8_t SPIx_WriteRead(uint8_t Byte)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b086      	sub	sp, #24
 80084a0:	af02      	add	r7, sp, #8
 80084a2:	4603      	mov	r3, r0
 80084a4:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 80084a6:	2300      	movs	r3, #0
 80084a8:	73fb      	strb	r3, [r7, #15]
	if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, 0x1000) != HAL_OK)
 80084aa:	f107 020f 	add.w	r2, r7, #15
 80084ae:	1df9      	adds	r1, r7, #7
 80084b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084b4:	9300      	str	r3, [sp, #0]
 80084b6:	2301      	movs	r3, #1
 80084b8:	4806      	ldr	r0, [pc, #24]	; (80084d4 <SPIx_WriteRead+0x38>)
 80084ba:	f004 fb02 	bl	800cac2 <HAL_SPI_TransmitReceive>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <SPIx_WriteRead+0x2c>
	{
		Error();
 80084c4:	f7ff ffde 	bl	8008484 <Error>
  	}
  	return receivedbyte;
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	20000bd8 	.word	0x20000bd8

080084d8 <SPI_SendByte>:
//-----------------------------------------------
void SPI_SendByte(uint8_t bt)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	4603      	mov	r3, r0
 80084e0:	71fb      	strb	r3, [r7, #7]
	SPIx_WriteRead(bt);
 80084e2:	79fb      	ldrb	r3, [r7, #7]
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7ff ffd9 	bl	800849c <SPIx_WriteRead>
}
 80084ea:	bf00      	nop
 80084ec:	3708      	adds	r7, #8
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <SPI_ReceiveByte>:
//-----------------------------------------------
uint8_t SPI_ReceiveByte(void)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b082      	sub	sp, #8
 80084f6:	af00      	add	r7, sp, #0
	uint8_t bt = SPIx_WriteRead(0xFF);
 80084f8:	20ff      	movs	r0, #255	; 0xff
 80084fa:	f7ff ffcf 	bl	800849c <SPIx_WriteRead>
 80084fe:	4603      	mov	r3, r0
 8008500:	71fb      	strb	r3, [r7, #7]
	return bt;
 8008502:	79fb      	ldrb	r3, [r7, #7]
}
 8008504:	4618      	mov	r0, r3
 8008506:	3708      	adds	r7, #8
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <SPI_Release>:
//-----------------------------------------------
void SPI_Release(void)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	af00      	add	r7, sp, #0
	SPIx_WriteRead(0xFF);
 8008510:	20ff      	movs	r0, #255	; 0xff
 8008512:	f7ff ffc3 	bl	800849c <SPIx_WriteRead>
}
 8008516:	bf00      	nop
 8008518:	bd80      	pop	{r7, pc}
	...

0800851c <SD_cmd>:
//-----------------------------------------------
static uint8_t SD_cmd (uint8_t cmd, uint32_t arg)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	4603      	mov	r3, r0
 8008524:	6039      	str	r1, [r7, #0]
 8008526:	71fb      	strb	r3, [r7, #7]
	uint8_t n, res;
	//ACMD<n> is the command sequense of CMD55-CMD<n>
	if (cmd & 0x80)
 8008528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800852c:	2b00      	cmp	r3, #0
 800852e:	da0e      	bge.n	800854e <SD_cmd+0x32>
	{
		cmd &= 0x7F;
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008536:	71fb      	strb	r3, [r7, #7]
		res = SD_cmd(CMD55, 0);
 8008538:	2100      	movs	r1, #0
 800853a:	2077      	movs	r0, #119	; 0x77
 800853c:	f7ff ffee 	bl	800851c <SD_cmd>
 8008540:	4603      	mov	r3, r0
 8008542:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008544:	7bbb      	ldrb	r3, [r7, #14]
 8008546:	2b01      	cmp	r3, #1
 8008548:	d901      	bls.n	800854e <SD_cmd+0x32>
 800854a:	7bbb      	ldrb	r3, [r7, #14]
 800854c:	e049      	b.n	80085e2 <SD_cmd+0xc6>
	}
	//Select the card
	SS_SD_DESELECT();
 800854e:	2201      	movs	r2, #1
 8008550:	2140      	movs	r1, #64	; 0x40
 8008552:	4826      	ldr	r0, [pc, #152]	; (80085ec <SD_cmd+0xd0>)
 8008554:	f003 fa38 	bl	800b9c8 <HAL_GPIO_WritePin>
	SPI_ReceiveByte();
 8008558:	f7ff ffcb 	bl	80084f2 <SPI_ReceiveByte>
	SS_SD_SELECT();
 800855c:	2200      	movs	r2, #0
 800855e:	2140      	movs	r1, #64	; 0x40
 8008560:	4822      	ldr	r0, [pc, #136]	; (80085ec <SD_cmd+0xd0>)
 8008562:	f003 fa31 	bl	800b9c8 <HAL_GPIO_WritePin>
	SPI_ReceiveByte();
 8008566:	f7ff ffc4 	bl	80084f2 <SPI_ReceiveByte>
	//Send a command packet
	SPI_SendByte(cmd); 						//Start + Command index
 800856a:	79fb      	ldrb	r3, [r7, #7]
 800856c:	4618      	mov	r0, r3
 800856e:	f7ff ffb3 	bl	80084d8 <SPI_SendByte>
	SPI_SendByte((uint8_t)(arg >> 24)); 	//Argument[31..24]
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	0e1b      	lsrs	r3, r3, #24
 8008576:	b2db      	uxtb	r3, r3
 8008578:	4618      	mov	r0, r3
 800857a:	f7ff ffad 	bl	80084d8 <SPI_SendByte>
	SPI_SendByte((uint8_t)(arg >> 16)); 	//Argument[23..16]
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	0c1b      	lsrs	r3, r3, #16
 8008582:	b2db      	uxtb	r3, r3
 8008584:	4618      	mov	r0, r3
 8008586:	f7ff ffa7 	bl	80084d8 <SPI_SendByte>
	SPI_SendByte((uint8_t)(arg >> 8)); 		//Argument[15..8]
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	0a1b      	lsrs	r3, r3, #8
 800858e:	b2db      	uxtb	r3, r3
 8008590:	4618      	mov	r0, r3
 8008592:	f7ff ffa1 	bl	80084d8 <SPI_SendByte>
	SPI_SendByte((uint8_t)arg); 			//Argument[7..0]
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	b2db      	uxtb	r3, r3
 800859a:	4618      	mov	r0, r3
 800859c:	f7ff ff9c 	bl	80084d8 <SPI_SendByte>
	n = 0x01; 								//Dummy CRC + Stop
 80085a0:	2301      	movs	r3, #1
 80085a2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) {n = 0x95;} 			//Valid CRC for CMD0(0)
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	2b40      	cmp	r3, #64	; 0x40
 80085a8:	d101      	bne.n	80085ae <SD_cmd+0x92>
 80085aa:	2395      	movs	r3, #149	; 0x95
 80085ac:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) {n = 0x87;} 			//Valid CRC for CMD8(0x1AA)
 80085ae:	79fb      	ldrb	r3, [r7, #7]
 80085b0:	2b48      	cmp	r3, #72	; 0x48
 80085b2:	d101      	bne.n	80085b8 <SD_cmd+0x9c>
 80085b4:	2387      	movs	r3, #135	; 0x87
 80085b6:	73fb      	strb	r3, [r7, #15]
	SPI_SendByte(n);
 80085b8:	7bfb      	ldrb	r3, [r7, #15]
 80085ba:	4618      	mov	r0, r3
 80085bc:	f7ff ff8c 	bl	80084d8 <SPI_SendByte>
	//Receive a command response
	n = 10; //Wait for a valid response in timeout of 10 attempts
 80085c0:	230a      	movs	r3, #10
 80085c2:	73fb      	strb	r3, [r7, #15]
	do
	{
		res = SPI_ReceiveByte();
 80085c4:	f7ff ff95 	bl	80084f2 <SPI_ReceiveByte>
 80085c8:	4603      	mov	r3, r0
 80085ca:	73bb      	strb	r3, [r7, #14]
	}
	while ((res & 0x80) && --n);
 80085cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	da05      	bge.n	80085e0 <SD_cmd+0xc4>
 80085d4:	7bfb      	ldrb	r3, [r7, #15]
 80085d6:	3b01      	subs	r3, #1
 80085d8:	73fb      	strb	r3, [r7, #15]
 80085da:	7bfb      	ldrb	r3, [r7, #15]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1f1      	bne.n	80085c4 <SD_cmd+0xa8>

	return res;
 80085e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3710      	adds	r7, #16
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	40020400 	.word	0x40020400

080085f0 <sd_ini>:
	Timer1 = 0;
	while(Timer1 < 2); // 20 ,  ,   
}
//-----------------------------------------------
uint8_t sd_ini(void)
{
 80085f0:	b590      	push	{r4, r7, lr}
 80085f2:	b087      	sub	sp, #28
 80085f4:	af02      	add	r7, sp, #8
	uint8_t i, cmd;
	int16_t tmr;
	uint32_t temp;
	LD_OFF;
 80085f6:	2201      	movs	r2, #1
 80085f8:	2101      	movs	r1, #1
 80085fa:	4881      	ldr	r0, [pc, #516]	; (8008800 <sd_ini+0x210>)
 80085fc:	f003 f9e4 	bl	800b9c8 <HAL_GPIO_WritePin>
	sdinfo.type = 0;
 8008600:	4b80      	ldr	r3, [pc, #512]	; (8008804 <sd_ini+0x214>)
 8008602:	2200      	movs	r2, #0
 8008604:	701a      	strb	r2, [r3, #0]
	uint8_t ocr[4];
	temp = hspi1.Init.BaudRatePrescaler;
 8008606:	4b80      	ldr	r3, [pc, #512]	; (8008808 <sd_ini+0x218>)
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	60bb      	str	r3, [r7, #8]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256; //156.25 kbbs
 800860c:	4b7e      	ldr	r3, [pc, #504]	; (8008808 <sd_ini+0x218>)
 800860e:	2238      	movs	r2, #56	; 0x38
 8008610:	61da      	str	r2, [r3, #28]
	HAL_SPI_Init(&hspi1);
 8008612:	487d      	ldr	r0, [pc, #500]	; (8008808 <sd_ini+0x218>)
 8008614:	f004 f9f1 	bl	800c9fa <HAL_SPI_Init>
	SS_SD_DESELECT();
 8008618:	2201      	movs	r2, #1
 800861a:	2140      	movs	r1, #64	; 0x40
 800861c:	487b      	ldr	r0, [pc, #492]	; (800880c <sd_ini+0x21c>)
 800861e:	f003 f9d3 	bl	800b9c8 <HAL_GPIO_WritePin>
	for(i = 0; i < 10; i++) //80  (  74)   91
 8008622:	2300      	movs	r3, #0
 8008624:	73fb      	strb	r3, [r7, #15]
 8008626:	e004      	b.n	8008632 <sd_ini+0x42>
		SPI_Release();
 8008628:	f7ff ff70 	bl	800850c <SPI_Release>
	for(i = 0; i < 10; i++) //80  (  74)   91
 800862c:	7bfb      	ldrb	r3, [r7, #15]
 800862e:	3301      	adds	r3, #1
 8008630:	73fb      	strb	r3, [r7, #15]
 8008632:	7bfb      	ldrb	r3, [r7, #15]
 8008634:	2b09      	cmp	r3, #9
 8008636:	d9f7      	bls.n	8008628 <sd_ini+0x38>
	hspi1.Init.BaudRatePrescaler = temp;
 8008638:	4a73      	ldr	r2, [pc, #460]	; (8008808 <sd_ini+0x218>)
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	61d3      	str	r3, [r2, #28]
	HAL_SPI_Init(&hspi1);
 800863e:	4872      	ldr	r0, [pc, #456]	; (8008808 <sd_ini+0x218>)
 8008640:	f004 f9db 	bl	800c9fa <HAL_SPI_Init>
	SS_SD_SELECT();
 8008644:	2200      	movs	r2, #0
 8008646:	2140      	movs	r1, #64	; 0x40
 8008648:	4870      	ldr	r0, [pc, #448]	; (800880c <sd_ini+0x21c>)
 800864a:	f003 f9bd 	bl	800b9c8 <HAL_GPIO_WritePin>
	if(SD_cmd(CMD0, 0) == 1) // Enter Idle state
 800864e:	2100      	movs	r1, #0
 8008650:	2040      	movs	r0, #64	; 0x40
 8008652:	f7ff ff63 	bl	800851c <SD_cmd>
 8008656:	4603      	mov	r3, r0
 8008658:	2b01      	cmp	r3, #1
 800865a:	f040 80be 	bne.w	80087da <sd_ini+0x1ea>
	{
		SPI_Release();
 800865e:	f7ff ff55 	bl	800850c <SPI_Release>
		if(SD_cmd(CMD8, 0x1AA) == 1) // SDv2
 8008662:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008666:	2048      	movs	r0, #72	; 0x48
 8008668:	f7ff ff58 	bl	800851c <SD_cmd>
 800866c:	4603      	mov	r3, r0
 800866e:	2b01      	cmp	r3, #1
 8008670:	d17b      	bne.n	800876a <sd_ini+0x17a>
		{
			for(i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 8008672:	2300      	movs	r3, #0
 8008674:	73fb      	strb	r3, [r7, #15]
 8008676:	e00c      	b.n	8008692 <sd_ini+0xa2>
 8008678:	7bfc      	ldrb	r4, [r7, #15]
 800867a:	f7ff ff3a 	bl	80084f2 <SPI_ReceiveByte>
 800867e:	4603      	mov	r3, r0
 8008680:	461a      	mov	r2, r3
 8008682:	f107 0310 	add.w	r3, r7, #16
 8008686:	4423      	add	r3, r4
 8008688:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800868c:	7bfb      	ldrb	r3, [r7, #15]
 800868e:	3301      	adds	r3, #1
 8008690:	73fb      	strb	r3, [r7, #15]
 8008692:	7bfb      	ldrb	r3, [r7, #15]
 8008694:	2b03      	cmp	r3, #3
 8008696:	d9ef      	bls.n	8008678 <sd_ini+0x88>
			sprintf(str1,"OCR: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
 8008698:	793b      	ldrb	r3, [r7, #4]
 800869a:	4619      	mov	r1, r3
 800869c:	797b      	ldrb	r3, [r7, #5]
 800869e:	4618      	mov	r0, r3
 80086a0:	79bb      	ldrb	r3, [r7, #6]
 80086a2:	79fa      	ldrb	r2, [r7, #7]
 80086a4:	9201      	str	r2, [sp, #4]
 80086a6:	9300      	str	r3, [sp, #0]
 80086a8:	4603      	mov	r3, r0
 80086aa:	460a      	mov	r2, r1
 80086ac:	4958      	ldr	r1, [pc, #352]	; (8008810 <sd_ini+0x220>)
 80086ae:	4859      	ldr	r0, [pc, #356]	; (8008814 <sd_ini+0x224>)
 80086b0:	f013 f8d4 	bl	801b85c <siprintf>
			SEND_str(str1);
 80086b4:	4857      	ldr	r0, [pc, #348]	; (8008814 <sd_ini+0x224>)
 80086b6:	f7f9 fc7b 	bl	8001fb0 <SEND_str>
			// Get trailing return value of R7 resp
			if(ocr[2] == 0x01 && ocr[3] == 0xAA) // The card can work at vdd range of 2.7-3.6V
 80086ba:	79bb      	ldrb	r3, [r7, #6]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	f040 808e 	bne.w	80087de <sd_ini+0x1ee>
 80086c2:	79fb      	ldrb	r3, [r7, #7]
 80086c4:	2baa      	cmp	r3, #170	; 0xaa
 80086c6:	f040 808a 	bne.w	80087de <sd_ini+0x1ee>
			{
				for (tmr = 12000; tmr && SD_cmd(ACMD41, 1UL << 30); tmr--); // Wait for leaving idle state (ACMD41 with HCS bit)
 80086ca:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80086ce:	81bb      	strh	r3, [r7, #12]
 80086d0:	e005      	b.n	80086de <sd_ini+0xee>
 80086d2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	3b01      	subs	r3, #1
 80086da:	b29b      	uxth	r3, r3
 80086dc:	81bb      	strh	r3, [r7, #12]
 80086de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d007      	beq.n	80086f6 <sd_ini+0x106>
 80086e6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80086ea:	20e9      	movs	r0, #233	; 0xe9
 80086ec:	f7ff ff16 	bl	800851c <SD_cmd>
 80086f0:	4603      	mov	r3, r0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1ed      	bne.n	80086d2 <sd_ini+0xe2>
				if (tmr && SD_cmd(CMD58, 0) == 0) { // Check CCS bit in the OCR
 80086f6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d06f      	beq.n	80087de <sd_ini+0x1ee>
 80086fe:	2100      	movs	r1, #0
 8008700:	207a      	movs	r0, #122	; 0x7a
 8008702:	f7ff ff0b 	bl	800851c <SD_cmd>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d168      	bne.n	80087de <sd_ini+0x1ee>
				for (i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 800870c:	2300      	movs	r3, #0
 800870e:	73fb      	strb	r3, [r7, #15]
 8008710:	e00c      	b.n	800872c <sd_ini+0x13c>
 8008712:	7bfc      	ldrb	r4, [r7, #15]
 8008714:	f7ff feed 	bl	80084f2 <SPI_ReceiveByte>
 8008718:	4603      	mov	r3, r0
 800871a:	461a      	mov	r2, r3
 800871c:	f107 0310 	add.w	r3, r7, #16
 8008720:	4423      	add	r3, r4
 8008722:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8008726:	7bfb      	ldrb	r3, [r7, #15]
 8008728:	3301      	adds	r3, #1
 800872a:	73fb      	strb	r3, [r7, #15]
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	2b03      	cmp	r3, #3
 8008730:	d9ef      	bls.n	8008712 <sd_ini+0x122>
				sprintf(str1,"OCR: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
 8008732:	793b      	ldrb	r3, [r7, #4]
 8008734:	4619      	mov	r1, r3
 8008736:	797b      	ldrb	r3, [r7, #5]
 8008738:	4618      	mov	r0, r3
 800873a:	79bb      	ldrb	r3, [r7, #6]
 800873c:	79fa      	ldrb	r2, [r7, #7]
 800873e:	9201      	str	r2, [sp, #4]
 8008740:	9300      	str	r3, [sp, #0]
 8008742:	4603      	mov	r3, r0
 8008744:	460a      	mov	r2, r1
 8008746:	4932      	ldr	r1, [pc, #200]	; (8008810 <sd_ini+0x220>)
 8008748:	4832      	ldr	r0, [pc, #200]	; (8008814 <sd_ini+0x224>)
 800874a:	f013 f887 	bl	801b85c <siprintf>
				SEND_str(str1);
 800874e:	4831      	ldr	r0, [pc, #196]	; (8008814 <sd_ini+0x224>)
 8008750:	f7f9 fc2e 	bl	8001fb0 <SEND_str>
				sdinfo.type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // SDv2 (HC or SC)
 8008754:	793b      	ldrb	r3, [r7, #4]
 8008756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875a:	2b00      	cmp	r3, #0
 800875c:	d001      	beq.n	8008762 <sd_ini+0x172>
 800875e:	220c      	movs	r2, #12
 8008760:	e000      	b.n	8008764 <sd_ini+0x174>
 8008762:	2204      	movs	r2, #4
 8008764:	4b27      	ldr	r3, [pc, #156]	; (8008804 <sd_ini+0x214>)
 8008766:	701a      	strb	r2, [r3, #0]
 8008768:	e039      	b.n	80087de <sd_ini+0x1ee>
				}
			}
		}
		else //SDv1 or MMCv3
		{
			if (SD_cmd(ACMD41, 0) <= 1)
 800876a:	2100      	movs	r1, #0
 800876c:	20e9      	movs	r0, #233	; 0xe9
 800876e:	f7ff fed5 	bl	800851c <SD_cmd>
 8008772:	4603      	mov	r3, r0
 8008774:	2b01      	cmp	r3, #1
 8008776:	d805      	bhi.n	8008784 <sd_ini+0x194>
			{
				sdinfo.type = CT_SD1; cmd = ACMD41;		//SDv1
 8008778:	4b22      	ldr	r3, [pc, #136]	; (8008804 <sd_ini+0x214>)
 800877a:	2202      	movs	r2, #2
 800877c:	701a      	strb	r2, [r3, #0]
 800877e:	23e9      	movs	r3, #233	; 0xe9
 8008780:	73bb      	strb	r3, [r7, #14]
 8008782:	e004      	b.n	800878e <sd_ini+0x19e>
			}
			else
			{
				sdinfo.type = CT_MMC; cmd = CMD1; 		//MMCv3
 8008784:	4b1f      	ldr	r3, [pc, #124]	; (8008804 <sd_ini+0x214>)
 8008786:	2201      	movs	r2, #1
 8008788:	701a      	strb	r2, [r3, #0]
 800878a:	2341      	movs	r3, #65	; 0x41
 800878c:	73bb      	strb	r3, [r7, #14]
			}
			for (tmr = 25000; tmr && SD_cmd(cmd, 0); tmr--) ; 	//Wait for leaving idle state
 800878e:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8008792:	81bb      	strh	r3, [r7, #12]
 8008794:	e005      	b.n	80087a2 <sd_ini+0x1b2>
 8008796:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800879a:	b29b      	uxth	r3, r3
 800879c:	3b01      	subs	r3, #1
 800879e:	b29b      	uxth	r3, r3
 80087a0:	81bb      	strh	r3, [r7, #12]
 80087a2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <sd_ini+0x1ca>
 80087aa:	7bbb      	ldrb	r3, [r7, #14]
 80087ac:	2100      	movs	r1, #0
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7ff feb4 	bl	800851c <SD_cmd>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d1ed      	bne.n	8008796 <sd_ini+0x1a6>
			if (!tmr || SD_cmd(CMD16, 512) != 0) 				//Set R/W block length to 512
 80087ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d007      	beq.n	80087d2 <sd_ini+0x1e2>
 80087c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80087c6:	2050      	movs	r0, #80	; 0x50
 80087c8:	f7ff fea8 	bl	800851c <SD_cmd>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d005      	beq.n	80087de <sd_ini+0x1ee>
				sdinfo.type = 0;
 80087d2:	4b0c      	ldr	r3, [pc, #48]	; (8008804 <sd_ini+0x214>)
 80087d4:	2200      	movs	r2, #0
 80087d6:	701a      	strb	r2, [r3, #0]
 80087d8:	e001      	b.n	80087de <sd_ini+0x1ee>
		}
	}
	else
	{
		return 1;
 80087da:	2301      	movs	r3, #1
 80087dc:	e00b      	b.n	80087f6 <sd_ini+0x206>
	}
	sprintf(str1,"Type SD: 0x%02X\r\n",sdinfo.type);
 80087de:	4b09      	ldr	r3, [pc, #36]	; (8008804 <sd_ini+0x214>)
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	461a      	mov	r2, r3
 80087e6:	490c      	ldr	r1, [pc, #48]	; (8008818 <sd_ini+0x228>)
 80087e8:	480a      	ldr	r0, [pc, #40]	; (8008814 <sd_ini+0x224>)
 80087ea:	f013 f837 	bl	801b85c <siprintf>
	SEND_str(str1);
 80087ee:	4809      	ldr	r0, [pc, #36]	; (8008814 <sd_ini+0x224>)
 80087f0:	f7f9 fbde 	bl	8001fb0 <SEND_str>
	return 0;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd90      	pop	{r4, r7, pc}
 80087fe:	bf00      	nop
 8008800:	40020000 	.word	0x40020000
 8008804:	200015dc 	.word	0x200015dc
 8008808:	20000bd8 	.word	0x20000bd8
 800880c:	40020400 	.word	0x40020400
 8008810:	08020e38 	.word	0x08020e38
 8008814:	20000490 	.word	0x20000490
 8008818:	08020e5c 	.word	0x08020e5c

0800881c <FCLK_SLOW>:
	@param  None
    @retval : None
*/
/**************************************************************************/
static void FCLK_SLOW(void)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
	uint32_t tmp;

	tmp = SPI1->CR1;
 8008822:	4b08      	ldr	r3, [pc, #32]	; (8008844 <FCLK_SLOW+0x28>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	607b      	str	r3, [r7, #4]
	tmp = ( tmp | SPI_BAUDRATEPRESCALER_256 );
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800882e:	607b      	str	r3, [r7, #4]
	SPI1->CR1 = tmp;
 8008830:	4a04      	ldr	r2, [pc, #16]	; (8008844 <FCLK_SLOW+0x28>)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6013      	str	r3, [r2, #0]
}
 8008836:	bf00      	nop
 8008838:	370c      	adds	r7, #12
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	40013000 	.word	0x40013000

08008848 <FCLK_FAST>:
	@param  None
    @retval : None
*/
/**************************************************************************/
static void FCLK_FAST(void)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
	uint32_t tmp;

	tmp = SPI1->CR1;
 800884e:	4b09      	ldr	r3, [pc, #36]	; (8008874 <FCLK_FAST+0x2c>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	607b      	str	r3, [r7, #4]
//	tmp = ( tmp & ~SPI_BaudRatePrescaler_256 ) | SPI_BaudRatePrescaler_2;
	tmp = ( tmp & ~SPI_BAUDRATEPRESCALER_256 ) | SPI_BAUDRATEPRESCALER_8;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800885a:	f043 0310 	orr.w	r3, r3, #16
 800885e:	607b      	str	r3, [r7, #4]
	SPI1->CR1 = tmp;
 8008860:	4a04      	ldr	r2, [pc, #16]	; (8008874 <FCLK_FAST+0x2c>)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6013      	str	r3, [r2, #0]
}
 8008866:	bf00      	nop
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	40013000 	.word	0x40013000

08008878 <xmit_spi>:
	@param  uint8_t out
    @retval : uint8_t
*/
/**************************************************************************/
static inline uint8_t xmit_spi(uint8_t out)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	4603      	mov	r3, r0
 8008880:	71fb      	strb	r3, [r7, #7]
/* Loop while DR register in not empty */
	while(!(SPI1->SR & SPI_FLAG_TXE));	//SPI_I2S_FLAG_TXE
 8008882:	bf00      	nop
 8008884:	4b0c      	ldr	r3, [pc, #48]	; (80088b8 <xmit_spi+0x40>)
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f003 0302 	and.w	r3, r3, #2
 800888c:	2b00      	cmp	r3, #0
 800888e:	d0f9      	beq.n	8008884 <xmit_spi+0xc>

/* Send byte through the SPIMMC peripheral */
	SPI1->DR = out;
 8008890:	4a09      	ldr	r2, [pc, #36]	; (80088b8 <xmit_spi+0x40>)
 8008892:	79fb      	ldrb	r3, [r7, #7]
 8008894:	60d3      	str	r3, [r2, #12]
/* Wait to receive a byte */
	while(!(SPI1->SR & SPI_FLAG_RXNE));	//SPI_I2S_FLAG_RXNE
 8008896:	bf00      	nop
 8008898:	4b07      	ldr	r3, [pc, #28]	; (80088b8 <xmit_spi+0x40>)
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	f003 0301 	and.w	r3, r3, #1
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d0f9      	beq.n	8008898 <xmit_spi+0x20>

/* Return the byte read from the SPI bus */
	return (SPI1->DR);
 80088a4:	4b04      	ldr	r3, [pc, #16]	; (80088b8 <xmit_spi+0x40>)
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	b2db      	uxtb	r3, r3
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	40013000 	.word	0x40013000

080088bc <rcvr_spi>:
	@param  none
    @retval : uint8_t
*/
/**************************************************************************/
static inline uint8_t rcvr_spi(void)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	af00      	add	r7, sp, #0
	return xmit_spi(0xFF);
 80088c0:	20ff      	movs	r0, #255	; 0xff
 80088c2:	f7ff ffd9 	bl	8008878 <xmit_spi>
 80088c6:	4603      	mov	r3, r0
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	bd80      	pop	{r7, pc}

080088cc <wait_ready>:
*/
/**************************************************************************/
static int wait_ready (	/* 1:Ready, 0:Timeout */
	unsigned int wt		/* Timeout [ms/10] */
)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
	Timer2 = wt;
 80088d4:	4a0a      	ldr	r2, [pc, #40]	; (8008900 <wait_ready+0x34>)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6013      	str	r3, [r2, #0]
	rcvr_spi();
 80088da:	f7ff ffef 	bl	80088bc <rcvr_spi>
	do
		if (rcvr_spi() == 0xFF) return 1;
 80088de:	f7ff ffed 	bl	80088bc <rcvr_spi>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2bff      	cmp	r3, #255	; 0xff
 80088e6:	d101      	bne.n	80088ec <wait_ready+0x20>
 80088e8:	2301      	movs	r3, #1
 80088ea:	e004      	b.n	80088f6 <wait_ready+0x2a>
	while (Timer2);
 80088ec:	4b04      	ldr	r3, [pc, #16]	; (8008900 <wait_ready+0x34>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1f4      	bne.n	80088de <wait_ready+0x12>

	return 0;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3708      	adds	r7, #8
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	200004d4 	.word	0x200004d4

08008904 <deselect>:
	@param  none
    @retval : none
*/
/**************************************************************************/
static inline void deselect(void)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	af00      	add	r7, sp, #0
	CS_HIGH();
 8008908:	2201      	movs	r2, #1
 800890a:	2140      	movs	r1, #64	; 0x40
 800890c:	4803      	ldr	r0, [pc, #12]	; (800891c <deselect+0x18>)
 800890e:	f003 f85b 	bl	800b9c8 <HAL_GPIO_WritePin>
	rcvr_spi();
 8008912:	f7ff ffd3 	bl	80088bc <rcvr_spi>
}
 8008916:	bf00      	nop
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	40020400 	.word	0x40020400

08008920 <selecting>:
	@param  none
    @retval : 1:Successful, 0:Timeout
*/
/**************************************************************************/
static inline int selecting(void)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	af00      	add	r7, sp, #0
	CS_LOW();
 8008924:	2200      	movs	r2, #0
 8008926:	2140      	movs	r1, #64	; 0x40
 8008928:	4807      	ldr	r0, [pc, #28]	; (8008948 <selecting+0x28>)
 800892a:	f003 f84d 	bl	800b9c8 <HAL_GPIO_WritePin>
	if (!wait_ready(50)) {
 800892e:	2032      	movs	r0, #50	; 0x32
 8008930:	f7ff ffcc 	bl	80088cc <wait_ready>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d103      	bne.n	8008942 <selecting+0x22>
		deselect();
 800893a:	f7ff ffe3 	bl	8008904 <deselect>
		return 0;
 800893e:	2300      	movs	r3, #0
 8008940:	e000      	b.n	8008944 <selecting+0x24>
	}
	return 1;
 8008942:	2301      	movs	r3, #1
}
 8008944:	4618      	mov	r0, r3
 8008946:	bd80      	pop	{r7, pc}
 8008948:	40020400 	.word	0x40020400

0800894c <power_status>:
	@param  none
    @retval : Socket power state: 0=off, 1=on
*/
/**************************************************************************/
static int power_status(void)
{
 800894c:	b480      	push	{r7}
 800894e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8008950:	4b03      	ldr	r3, [pc, #12]	; (8008960 <power_status+0x14>)
 8008952:	781b      	ldrb	r3, [r3, #0]
}
 8008954:	4618      	mov	r0, r3
 8008956:	46bd      	mov	sp, r7
 8008958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895c:	4770      	bx	lr
 800895e:	bf00      	nop
 8008960:	200004cc 	.word	0x200004cc

08008964 <power_on>:
	@param  none
    @retval : none
*/
/**************************************************************************/
static void power_on (void)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
	//u8 i;
	uint8_t i;

	CS_HIGH();      // CS = 1
 800896a:	2201      	movs	r2, #1
 800896c:	2140      	movs	r1, #64	; 0x40
 800896e:	480b      	ldr	r0, [pc, #44]	; (800899c <power_on+0x38>)
 8008970:	f003 f82a 	bl	800b9c8 <HAL_GPIO_WritePin>

	for (i = 0; i < 10; i++)
 8008974:	2300      	movs	r3, #0
 8008976:	71fb      	strb	r3, [r7, #7]
 8008978:	e005      	b.n	8008986 <power_on+0x22>
		xmit_spi(0xFF);
 800897a:	20ff      	movs	r0, #255	; 0xff
 800897c:	f7ff ff7c 	bl	8008878 <xmit_spi>
	for (i = 0; i < 10; i++)
 8008980:	79fb      	ldrb	r3, [r7, #7]
 8008982:	3301      	adds	r3, #1
 8008984:	71fb      	strb	r3, [r7, #7]
 8008986:	79fb      	ldrb	r3, [r7, #7]
 8008988:	2b09      	cmp	r3, #9
 800898a:	d9f6      	bls.n	800897a <power_on+0x16>

	PowerFlag = 1;
 800898c:	4b04      	ldr	r3, [pc, #16]	; (80089a0 <power_on+0x3c>)
 800898e:	2201      	movs	r2, #1
 8008990:	701a      	strb	r2, [r3, #0]

}
 8008992:	bf00      	nop
 8008994:	3708      	adds	r7, #8
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	40020400 	.word	0x40020400
 80089a0:	200004cc 	.word	0x200004cc

080089a4 <power_off>:
	@param  none
    @retval : none
*/
/**************************************************************************/
static void power_off (void)
{
 80089a4:	b480      	push	{r7}
 80089a6:	af00      	add	r7, sp, #0
    PowerFlag = 0;
 80089a8:	4b03      	ldr	r3, [pc, #12]	; (80089b8 <power_off+0x14>)
 80089aa:	2200      	movs	r2, #0
 80089ac:	701a      	strb	r2, [r3, #0]
}
 80089ae:	bf00      	nop
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr
 80089b8:	200004cc 	.word	0x200004cc

080089bc <rcvr_datablock>:
/**************************************************************************/
static int rcvr_datablock (
	uint8_t 		*buff,			/* Data buffer to store received data */
	unsigned int 	 btr			/* Byte count (must be multiple of 4) */
)
{
 80089bc:	b590      	push	{r4, r7, lr}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
	uint8_t token;


	Timer1 = 20;
 80089c6:	4b21      	ldr	r3, [pc, #132]	; (8008a4c <rcvr_datablock+0x90>)
 80089c8:	2214      	movs	r2, #20
 80089ca:	601a      	str	r2, [r3, #0]
	do {							/* Wait for data packet in timeout of 200ms */
		token = rcvr_spi();
 80089cc:	f7ff ff76 	bl	80088bc <rcvr_spi>
 80089d0:	4603      	mov	r3, r0
 80089d2:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 80089d4:	7bfb      	ldrb	r3, [r7, #15]
 80089d6:	2bff      	cmp	r3, #255	; 0xff
 80089d8:	d103      	bne.n	80089e2 <rcvr_datablock+0x26>
 80089da:	4b1c      	ldr	r3, [pc, #112]	; (8008a4c <rcvr_datablock+0x90>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1f4      	bne.n	80089cc <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* If not valid data token, retutn with error */
 80089e2:	7bfb      	ldrb	r3, [r7, #15]
 80089e4:	2bfe      	cmp	r3, #254	; 0xfe
 80089e6:	d001      	beq.n	80089ec <rcvr_datablock+0x30>
 80089e8:	2300      	movs	r3, #0
 80089ea:	e02a      	b.n	8008a42 <rcvr_datablock+0x86>


	do {							/* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 80089ec:	687c      	ldr	r4, [r7, #4]
 80089ee:	1c63      	adds	r3, r4, #1
 80089f0:	607b      	str	r3, [r7, #4]
 80089f2:	20ff      	movs	r0, #255	; 0xff
 80089f4:	f7ff ff40 	bl	8008878 <xmit_spi>
 80089f8:	4603      	mov	r3, r0
 80089fa:	7023      	strb	r3, [r4, #0]
		rcvr_spi_m(buff++);
 80089fc:	687c      	ldr	r4, [r7, #4]
 80089fe:	1c63      	adds	r3, r4, #1
 8008a00:	607b      	str	r3, [r7, #4]
 8008a02:	20ff      	movs	r0, #255	; 0xff
 8008a04:	f7ff ff38 	bl	8008878 <xmit_spi>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	7023      	strb	r3, [r4, #0]
		rcvr_spi_m(buff++);
 8008a0c:	687c      	ldr	r4, [r7, #4]
 8008a0e:	1c63      	adds	r3, r4, #1
 8008a10:	607b      	str	r3, [r7, #4]
 8008a12:	20ff      	movs	r0, #255	; 0xff
 8008a14:	f7ff ff30 	bl	8008878 <xmit_spi>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	7023      	strb	r3, [r4, #0]
		rcvr_spi_m(buff++);
 8008a1c:	687c      	ldr	r4, [r7, #4]
 8008a1e:	1c63      	adds	r3, r4, #1
 8008a20:	607b      	str	r3, [r7, #4]
 8008a22:	20ff      	movs	r0, #255	; 0xff
 8008a24:	f7ff ff28 	bl	8008878 <xmit_spi>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	7023      	strb	r3, [r4, #0]
	} while (btr -= 4);
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	3b04      	subs	r3, #4
 8008a30:	603b      	str	r3, [r7, #0]
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1d9      	bne.n	80089ec <rcvr_datablock+0x30>
	rcvr_spi();						/* Discard CRC */
 8008a38:	f7ff ff40 	bl	80088bc <rcvr_spi>
	rcvr_spi();
 8008a3c:	f7ff ff3e 	bl	80088bc <rcvr_spi>

	return 1;						/* Return with success */
 8008a40:	2301      	movs	r3, #1
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3714      	adds	r7, #20
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd90      	pop	{r4, r7, pc}
 8008a4a:	bf00      	nop
 8008a4c:	200004d0 	.word	0x200004d0

08008a50 <xmit_datablock>:
#if _READONLY == 0
static int xmit_datablock (
	const uint8_t *buff,	/* 512 byte data block to be transmitted */
	uint8_t       token		/* Data/Stop token */
)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b084      	sub	sp, #16
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	460b      	mov	r3, r1
 8008a5a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t wc;

	if (!wait_ready(50)) return 0;
 8008a5c:	2032      	movs	r0, #50	; 0x32
 8008a5e:	f7ff ff35 	bl	80088cc <wait_ready>
 8008a62:	4603      	mov	r3, r0
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d101      	bne.n	8008a6c <xmit_datablock+0x1c>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	e02e      	b.n	8008aca <xmit_datablock+0x7a>

	xmit_spi(token);					/* Xmit data token */
 8008a6c:	78fb      	ldrb	r3, [r7, #3]
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7ff ff02 	bl	8008878 <xmit_spi>
	if (token != 0xFD) {				/* Is data token */
 8008a74:	78fb      	ldrb	r3, [r7, #3]
 8008a76:	2bfd      	cmp	r3, #253	; 0xfd
 8008a78:	d026      	beq.n	8008ac8 <xmit_datablock+0x78>
		wc = 0;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	73fb      	strb	r3, [r7, #15]
		do {							/* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	1c5a      	adds	r2, r3, #1
 8008a82:	607a      	str	r2, [r7, #4]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7ff fef6 	bl	8008878 <xmit_spi>
			xmit_spi(*buff++);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	1c5a      	adds	r2, r3, #1
 8008a90:	607a      	str	r2, [r7, #4]
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	4618      	mov	r0, r3
 8008a96:	f7ff feef 	bl	8008878 <xmit_spi>
		} while (--wc);
 8008a9a:	7bfb      	ldrb	r3, [r7, #15]
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	73fb      	strb	r3, [r7, #15]
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1eb      	bne.n	8008a7e <xmit_datablock+0x2e>
		xmit_spi(0xFF);					/* CRC (Dummy) */
 8008aa6:	20ff      	movs	r0, #255	; 0xff
 8008aa8:	f7ff fee6 	bl	8008878 <xmit_spi>
		xmit_spi(0xFF);
 8008aac:	20ff      	movs	r0, #255	; 0xff
 8008aae:	f7ff fee3 	bl	8008878 <xmit_spi>
		resp = rcvr_spi();				/* Reveive data response */
 8008ab2:	f7ff ff03 	bl	80088bc <rcvr_spi>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	73bb      	strb	r3, [r7, #14]
		if ((resp & 0x1F) != 0x05)		/* If not accepted, return with error */
 8008aba:	7bbb      	ldrb	r3, [r7, #14]
 8008abc:	f003 031f 	and.w	r3, r3, #31
 8008ac0:	2b05      	cmp	r3, #5
 8008ac2:	d001      	beq.n	8008ac8 <xmit_datablock+0x78>
			return 0;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	e000      	b.n	8008aca <xmit_datablock+0x7a>
	}

	return 1;
 8008ac8:	2301      	movs	r3, #1
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	3710      	adds	r7, #16
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}

08008ad2 <send_cmd>:
/**************************************************************************/
static uint8_t send_cmd (		/* Returns R1 resp (bit7==1:Send failed) */
	uint8_t  cmd,				/* Command index */
	uint32_t arg				/* Argument */
)
{
 8008ad2:	b580      	push	{r7, lr}
 8008ad4:	b084      	sub	sp, #16
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	4603      	mov	r3, r0
 8008ada:	6039      	str	r1, [r7, #0]
 8008adc:	71fb      	strb	r3, [r7, #7]
	uint8_t n, res;


	if (cmd & 0x80) {	/* ACMD<n> is the command sequense of CMD55-CMD<n> */
 8008ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	da0e      	bge.n	8008b04 <send_cmd+0x32>
		cmd &= 0x7F;
 8008ae6:	79fb      	ldrb	r3, [r7, #7]
 8008ae8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008aec:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008aee:	2100      	movs	r1, #0
 8008af0:	2037      	movs	r0, #55	; 0x37
 8008af2:	f7ff ffee 	bl	8008ad2 <send_cmd>
 8008af6:	4603      	mov	r3, r0
 8008af8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008afa:	7bbb      	ldrb	r3, [r7, #14]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d901      	bls.n	8008b04 <send_cmd+0x32>
 8008b00:	7bbb      	ldrb	r3, [r7, #14]
 8008b02:	e04c      	b.n	8008b9e <send_cmd+0xcc>
	}

	/* Select the card and wait for ready */
	deselect();
 8008b04:	f7ff fefe 	bl	8008904 <deselect>
	if (!selecting()) return 0xFF;
 8008b08:	f7ff ff0a 	bl	8008920 <selecting>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <send_cmd+0x44>
 8008b12:	23ff      	movs	r3, #255	; 0xff
 8008b14:	e043      	b.n	8008b9e <send_cmd+0xcc>

	/* Send command packet */
	xmit_spi(0x40 | cmd);				/* Start + Command index */
 8008b16:	79fb      	ldrb	r3, [r7, #7]
 8008b18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f7ff feaa 	bl	8008878 <xmit_spi>
	xmit_spi((uint8_t)(arg >> 24));		/* Argument[31..24] */
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	0e1b      	lsrs	r3, r3, #24
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7ff fea4 	bl	8008878 <xmit_spi>
	xmit_spi((uint8_t)(arg >> 16));		/* Argument[23..16] */
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	0c1b      	lsrs	r3, r3, #16
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7ff fe9e 	bl	8008878 <xmit_spi>
	xmit_spi((uint8_t)(arg >> 8));		/* Argument[15..8] */
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	0a1b      	lsrs	r3, r3, #8
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7ff fe98 	bl	8008878 <xmit_spi>
	xmit_spi((uint8_t)arg);				/* Argument[7..0] */
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f7ff fe93 	bl	8008878 <xmit_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008b52:	2301      	movs	r3, #1
 8008b54:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008b56:	79fb      	ldrb	r3, [r7, #7]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d101      	bne.n	8008b60 <send_cmd+0x8e>
 8008b5c:	2395      	movs	r3, #149	; 0x95
 8008b5e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008b60:	79fb      	ldrb	r3, [r7, #7]
 8008b62:	2b08      	cmp	r3, #8
 8008b64:	d101      	bne.n	8008b6a <send_cmd+0x98>
 8008b66:	2387      	movs	r3, #135	; 0x87
 8008b68:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 8008b6a:	7bfb      	ldrb	r3, [r7, #15]
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f7ff fe83 	bl	8008878 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12) rcvr_spi();		/* Skip a stuff byte when stop reading */
 8008b72:	79fb      	ldrb	r3, [r7, #7]
 8008b74:	2b0c      	cmp	r3, #12
 8008b76:	d101      	bne.n	8008b7c <send_cmd+0xaa>
 8008b78:	f7ff fea0 	bl	80088bc <rcvr_spi>
	n = 10;								/* Wait for a valid response in timeout of 10 attempts */
 8008b7c:	230a      	movs	r3, #10
 8008b7e:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 8008b80:	f7ff fe9c 	bl	80088bc <rcvr_spi>
 8008b84:	4603      	mov	r3, r0
 8008b86:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 8008b88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	da05      	bge.n	8008b9c <send_cmd+0xca>
 8008b90:	7bfb      	ldrb	r3, [r7, #15]
 8008b92:	3b01      	subs	r3, #1
 8008b94:	73fb      	strb	r3, [r7, #15]
 8008b96:	7bfb      	ldrb	r3, [r7, #15]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1f1      	bne.n	8008b80 <send_cmd+0xae>

	return res;			/* Return with the response value */
 8008b9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
	...

08008ba8 <disk_initialize>:
*/
/**************************************************************************/
DSTATUS disk_initialize (
	uint8_t drv		/* Physical drive number (0) */
)
{
 8008ba8:	b590      	push	{r4, r7, lr}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	4603      	mov	r3, r0
 8008bb0:	71fb      	strb	r3, [r7, #7]
	uint8_t n, cmd, ty, ocr[4];


	if (drv) return STA_NOINIT;			/* Supports only single drive */
 8008bb2:	79fb      	ldrb	r3, [r7, #7]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <disk_initialize+0x14>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e0c9      	b.n	8008d50 <disk_initialize+0x1a8>
	if (Stat & STA_NODISK) return Stat;	/* No card in the socket */
 8008bbc:	4b66      	ldr	r3, [pc, #408]	; (8008d58 <disk_initialize+0x1b0>)
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	f003 0302 	and.w	r3, r3, #2
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d003      	beq.n	8008bd2 <disk_initialize+0x2a>
 8008bca:	4b63      	ldr	r3, [pc, #396]	; (8008d58 <disk_initialize+0x1b0>)
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	e0be      	b.n	8008d50 <disk_initialize+0x1a8>

//	spi_init();
	CS_HIGH();
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	2140      	movs	r1, #64	; 0x40
 8008bd6:	4861      	ldr	r0, [pc, #388]	; (8008d5c <disk_initialize+0x1b4>)
 8008bd8:	f002 fef6 	bl	800b9c8 <HAL_GPIO_WritePin>
	power_on();							/* Force socket power on */
 8008bdc:	f7ff fec2 	bl	8008964 <power_on>
	FCLK_SLOW();
 8008be0:	f7ff fe1c 	bl	800881c <FCLK_SLOW>
	CS_LOW();
 8008be4:	2200      	movs	r2, #0
 8008be6:	2140      	movs	r1, #64	; 0x40
 8008be8:	485c      	ldr	r0, [pc, #368]	; (8008d5c <disk_initialize+0x1b4>)
 8008bea:	f002 feed 	bl	800b9c8 <HAL_GPIO_WritePin>
	for (n = 10; n; n--) rcvr_spi();	/* 80 dummy clocks */
 8008bee:	230a      	movs	r3, #10
 8008bf0:	73fb      	strb	r3, [r7, #15]
 8008bf2:	e004      	b.n	8008bfe <disk_initialize+0x56>
 8008bf4:	f7ff fe62 	bl	80088bc <rcvr_spi>
 8008bf8:	7bfb      	ldrb	r3, [r7, #15]
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	73fb      	strb	r3, [r7, #15]
 8008bfe:	7bfb      	ldrb	r3, [r7, #15]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1f7      	bne.n	8008bf4 <disk_initialize+0x4c>

	ty = 0;
 8008c04:	2300      	movs	r3, #0
 8008c06:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Enter Idle state */
 8008c08:	2100      	movs	r1, #0
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	f7ff ff61 	bl	8008ad2 <send_cmd>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	f040 8084 	bne.w	8008d20 <disk_initialize+0x178>
		Timer1 = 100;						/* Initialization timeout of 1000 msec */
 8008c18:	4b51      	ldr	r3, [pc, #324]	; (8008d60 <disk_initialize+0x1b8>)
 8008c1a:	2264      	movs	r2, #100	; 0x64
 8008c1c:	601a      	str	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008c1e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c22:	2008      	movs	r0, #8
 8008c24:	f7ff ff55 	bl	8008ad2 <send_cmd>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d14d      	bne.n	8008cca <disk_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = rcvr_spi();		/* Get trailing return value of R7 resp */
 8008c2e:	2300      	movs	r3, #0
 8008c30:	73fb      	strb	r3, [r7, #15]
 8008c32:	e00c      	b.n	8008c4e <disk_initialize+0xa6>
 8008c34:	7bfc      	ldrb	r4, [r7, #15]
 8008c36:	f7ff fe41 	bl	80088bc <rcvr_spi>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	f107 0310 	add.w	r3, r7, #16
 8008c42:	4423      	add	r3, r4
 8008c44:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008c48:	7bfb      	ldrb	r3, [r7, #15]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	73fb      	strb	r3, [r7, #15]
 8008c4e:	7bfb      	ldrb	r3, [r7, #15]
 8008c50:	2b03      	cmp	r3, #3
 8008c52:	d9ef      	bls.n	8008c34 <disk_initialize+0x8c>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* The card can work at vdd range of 2.7-3.6V */
 8008c54:	7abb      	ldrb	r3, [r7, #10]
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d162      	bne.n	8008d20 <disk_initialize+0x178>
 8008c5a:	7afb      	ldrb	r3, [r7, #11]
 8008c5c:	2baa      	cmp	r3, #170	; 0xaa
 8008c5e:	d15f      	bne.n	8008d20 <disk_initialize+0x178>
				while (Timer1 && send_cmd(ACMD41, 1UL << 30));	/* Wait for leaving idle state (ACMD41 with HCS bit) */
 8008c60:	bf00      	nop
 8008c62:	4b3f      	ldr	r3, [pc, #252]	; (8008d60 <disk_initialize+0x1b8>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d007      	beq.n	8008c7a <disk_initialize+0xd2>
 8008c6a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008c6e:	20a9      	movs	r0, #169	; 0xa9
 8008c70:	f7ff ff2f 	bl	8008ad2 <send_cmd>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1f3      	bne.n	8008c62 <disk_initialize+0xba>
				if (Timer1 && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008c7a:	4b39      	ldr	r3, [pc, #228]	; (8008d60 <disk_initialize+0x1b8>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d04e      	beq.n	8008d20 <disk_initialize+0x178>
 8008c82:	2100      	movs	r1, #0
 8008c84:	203a      	movs	r0, #58	; 0x3a
 8008c86:	f7ff ff24 	bl	8008ad2 <send_cmd>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d147      	bne.n	8008d20 <disk_initialize+0x178>
					for (n = 0; n < 4; n++) ocr[n] = rcvr_spi();
 8008c90:	2300      	movs	r3, #0
 8008c92:	73fb      	strb	r3, [r7, #15]
 8008c94:	e00c      	b.n	8008cb0 <disk_initialize+0x108>
 8008c96:	7bfc      	ldrb	r4, [r7, #15]
 8008c98:	f7ff fe10 	bl	80088bc <rcvr_spi>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	f107 0310 	add.w	r3, r7, #16
 8008ca4:	4423      	add	r3, r4
 8008ca6:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
 8008cac:	3301      	adds	r3, #1
 8008cae:	73fb      	strb	r3, [r7, #15]
 8008cb0:	7bfb      	ldrb	r3, [r7, #15]
 8008cb2:	2b03      	cmp	r3, #3
 8008cb4:	d9ef      	bls.n	8008c96 <disk_initialize+0xee>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* SDv2 */
 8008cb6:	7a3b      	ldrb	r3, [r7, #8]
 8008cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d001      	beq.n	8008cc4 <disk_initialize+0x11c>
 8008cc0:	230c      	movs	r3, #12
 8008cc2:	e000      	b.n	8008cc6 <disk_initialize+0x11e>
 8008cc4:	2304      	movs	r3, #4
 8008cc6:	737b      	strb	r3, [r7, #13]
 8008cc8:	e02a      	b.n	8008d20 <disk_initialize+0x178>
				}
			}
		} else {							/* SDv1 or MMCv3 */
			if (send_cmd(ACMD41, 0) <= 1) 	{
 8008cca:	2100      	movs	r1, #0
 8008ccc:	20a9      	movs	r0, #169	; 0xa9
 8008cce:	f7ff ff00 	bl	8008ad2 <send_cmd>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d804      	bhi.n	8008ce2 <disk_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 */
 8008cd8:	2302      	movs	r3, #2
 8008cda:	737b      	strb	r3, [r7, #13]
 8008cdc:	23a9      	movs	r3, #169	; 0xa9
 8008cde:	73bb      	strb	r3, [r7, #14]
 8008ce0:	e003      	b.n	8008cea <disk_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 */
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	737b      	strb	r3, [r7, #13]
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	73bb      	strb	r3, [r7, #14]
			}
			while (Timer1 && send_cmd(cmd, 0));			/* Wait for leaving idle state */
 8008cea:	bf00      	nop
 8008cec:	4b1c      	ldr	r3, [pc, #112]	; (8008d60 <disk_initialize+0x1b8>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d007      	beq.n	8008d04 <disk_initialize+0x15c>
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7ff feea 	bl	8008ad2 <send_cmd>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1f3      	bne.n	8008cec <disk_initialize+0x144>
			if (!Timer1 || send_cmd(CMD16, 512) != 0)	/* Set R/W block length to 512 */
 8008d04:	4b16      	ldr	r3, [pc, #88]	; (8008d60 <disk_initialize+0x1b8>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d007      	beq.n	8008d1c <disk_initialize+0x174>
 8008d0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008d10:	2010      	movs	r0, #16
 8008d12:	f7ff fede 	bl	8008ad2 <send_cmd>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d001      	beq.n	8008d20 <disk_initialize+0x178>
				ty = 0;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;
 8008d20:	4a10      	ldr	r2, [pc, #64]	; (8008d64 <disk_initialize+0x1bc>)
 8008d22:	7b7b      	ldrb	r3, [r7, #13]
 8008d24:	7013      	strb	r3, [r2, #0]
	deselect();
 8008d26:	f7ff fded 	bl	8008904 <deselect>

	if (ty) {						/* Initialization succeded */
 8008d2a:	7b7b      	ldrb	r3, [r7, #13]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d00a      	beq.n	8008d46 <disk_initialize+0x19e>
		Stat &= ~STA_NOINIT;		/* Clear STA_NOINIT */
 8008d30:	4b09      	ldr	r3, [pc, #36]	; (8008d58 <disk_initialize+0x1b0>)
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	f023 0301 	bic.w	r3, r3, #1
 8008d3a:	b2da      	uxtb	r2, r3
 8008d3c:	4b06      	ldr	r3, [pc, #24]	; (8008d58 <disk_initialize+0x1b0>)
 8008d3e:	701a      	strb	r2, [r3, #0]

		FCLK_FAST();
 8008d40:	f7ff fd82 	bl	8008848 <FCLK_FAST>
 8008d44:	e001      	b.n	8008d4a <disk_initialize+0x1a2>

	} else {						/* Initialization failed */
		power_off();
 8008d46:	f7ff fe2d 	bl	80089a4 <power_off>
	}

	return Stat;
 8008d4a:	4b03      	ldr	r3, [pc, #12]	; (8008d58 <disk_initialize+0x1b0>)
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	b2db      	uxtb	r3, r3
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd90      	pop	{r4, r7, pc}
 8008d58:	2000005c 	.word	0x2000005c
 8008d5c:	40020400 	.word	0x40020400
 8008d60:	200004d0 	.word	0x200004d0
 8008d64:	200004d8 	.word	0x200004d8

08008d68 <disk_status>:
*/
/**************************************************************************/
DSTATUS disk_status (
	uint8_t drv		/* Physical drive number (0) */
)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	4603      	mov	r3, r0
 8008d70:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only single drive */
 8008d72:	79fb      	ldrb	r3, [r7, #7]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d001      	beq.n	8008d7c <disk_status+0x14>
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e002      	b.n	8008d82 <disk_status+0x1a>
	return Stat;
 8008d7c:	4b04      	ldr	r3, [pc, #16]	; (8008d90 <disk_status+0x28>)
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	b2db      	uxtb	r3, r3
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	2000005c 	.word	0x2000005c

08008d94 <disk_read>:
	uint8_t drv,			/* Physical drive number (0) */
	uint8_t *buff,			/* Pointer to the data buffer to store read data */
	uint32_t sector,		/* Start sector number (LBA) */
	uint8_t count			/* Sector count (1..255) */
)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60b9      	str	r1, [r7, #8]
 8008d9c:	607a      	str	r2, [r7, #4]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	4603      	mov	r3, r0
 8008da2:	73fb      	strb	r3, [r7, #15]
 8008da4:	4613      	mov	r3, r2
 8008da6:	73bb      	strb	r3, [r7, #14]
	if (drv || !count) return RES_PARERR;
 8008da8:	7bfb      	ldrb	r3, [r7, #15]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d102      	bne.n	8008db4 <disk_read+0x20>
 8008dae:	7bbb      	ldrb	r3, [r7, #14]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <disk_read+0x24>
 8008db4:	2304      	movs	r3, #4
 8008db6:	e04d      	b.n	8008e54 <disk_read+0xc0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008db8:	4b28      	ldr	r3, [pc, #160]	; (8008e5c <disk_read+0xc8>)
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d001      	beq.n	8008dca <disk_read+0x36>
 8008dc6:	2303      	movs	r3, #3
 8008dc8:	e044      	b.n	8008e54 <disk_read+0xc0>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
 8008dca:	4b25      	ldr	r3, [pc, #148]	; (8008e60 <disk_read+0xcc>)
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	f003 0308 	and.w	r3, r3, #8
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d102      	bne.n	8008ddc <disk_read+0x48>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	025b      	lsls	r3, r3, #9
 8008dda:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single block read */
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d111      	bne.n	8008e06 <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	2011      	movs	r0, #17
 8008de6:	f7ff fe74 	bl	8008ad2 <send_cmd>
 8008dea:	4603      	mov	r3, r0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d129      	bne.n	8008e44 <disk_read+0xb0>
			&& rcvr_datablock(buff, 512))
 8008df0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008df4:	68b8      	ldr	r0, [r7, #8]
 8008df6:	f7ff fde1 	bl	80089bc <rcvr_datablock>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d021      	beq.n	8008e44 <disk_read+0xb0>
			count = 0;
 8008e00:	2300      	movs	r3, #0
 8008e02:	73bb      	strb	r3, [r7, #14]
 8008e04:	e01e      	b.n	8008e44 <disk_read+0xb0>
	}
	else {				/* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008e06:	6879      	ldr	r1, [r7, #4]
 8008e08:	2012      	movs	r0, #18
 8008e0a:	f7ff fe62 	bl	8008ad2 <send_cmd>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d117      	bne.n	8008e44 <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008e14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008e18:	68b8      	ldr	r0, [r7, #8]
 8008e1a:	f7ff fdcf 	bl	80089bc <rcvr_datablock>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00a      	beq.n	8008e3a <disk_read+0xa6>
				buff += 512;
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008e2a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008e2c:	7bbb      	ldrb	r3, [r7, #14]
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	73bb      	strb	r3, [r7, #14]
 8008e32:	7bbb      	ldrb	r3, [r7, #14]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d1ed      	bne.n	8008e14 <disk_read+0x80>
 8008e38:	e000      	b.n	8008e3c <disk_read+0xa8>
				if (!rcvr_datablock(buff, 512)) break;
 8008e3a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	200c      	movs	r0, #12
 8008e40:	f7ff fe47 	bl	8008ad2 <send_cmd>
		}
	}
	deselect();
 8008e44:	f7ff fd5e 	bl	8008904 <deselect>

	return count ? RES_ERROR : RES_OK;
 8008e48:	7bbb      	ldrb	r3, [r7, #14]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	bf14      	ite	ne
 8008e4e:	2301      	movne	r3, #1
 8008e50:	2300      	moveq	r3, #0
 8008e52:	b2db      	uxtb	r3, r3
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3710      	adds	r7, #16
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	2000005c 	.word	0x2000005c
 8008e60:	200004d8 	.word	0x200004d8

08008e64 <disk_write>:
	uint8_t  drv,			/* Physical drive number (0) */
	const    uint8_t *buff,	/* Pointer to the data to be written */
	uint32_t sector,		/* Start sector number (LBA) */
	uint8_t  count			/* Sector count (1..255) */
)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60b9      	str	r1, [r7, #8]
 8008e6c:	607a      	str	r2, [r7, #4]
 8008e6e:	461a      	mov	r2, r3
 8008e70:	4603      	mov	r3, r0
 8008e72:	73fb      	strb	r3, [r7, #15]
 8008e74:	4613      	mov	r3, r2
 8008e76:	73bb      	strb	r3, [r7, #14]
	if (drv || !count) return RES_PARERR;
 8008e78:	7bfb      	ldrb	r3, [r7, #15]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d102      	bne.n	8008e84 <disk_write+0x20>
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d101      	bne.n	8008e88 <disk_write+0x24>
 8008e84:	2304      	movs	r3, #4
 8008e86:	e064      	b.n	8008f52 <disk_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008e88:	4b34      	ldr	r3, [pc, #208]	; (8008f5c <disk_write+0xf8>)
 8008e8a:	781b      	ldrb	r3, [r3, #0]
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	f003 0301 	and.w	r3, r3, #1
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d001      	beq.n	8008e9a <disk_write+0x36>
 8008e96:	2303      	movs	r3, #3
 8008e98:	e05b      	b.n	8008f52 <disk_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8008e9a:	4b30      	ldr	r3, [pc, #192]	; (8008f5c <disk_write+0xf8>)
 8008e9c:	781b      	ldrb	r3, [r3, #0]
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	f003 0304 	and.w	r3, r3, #4
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d001      	beq.n	8008eac <disk_write+0x48>
 8008ea8:	2302      	movs	r3, #2
 8008eaa:	e052      	b.n	8008f52 <disk_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
 8008eac:	4b2c      	ldr	r3, [pc, #176]	; (8008f60 <disk_write+0xfc>)
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	f003 0308 	and.w	r3, r3, #8
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d102      	bne.n	8008ebe <disk_write+0x5a>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	025b      	lsls	r3, r3, #9
 8008ebc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single block write */
 8008ebe:	7bbb      	ldrb	r3, [r7, #14]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d110      	bne.n	8008ee6 <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008ec4:	6879      	ldr	r1, [r7, #4]
 8008ec6:	2018      	movs	r0, #24
 8008ec8:	f7ff fe03 	bl	8008ad2 <send_cmd>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d137      	bne.n	8008f42 <disk_write+0xde>
			&& xmit_datablock(buff, 0xFE))
 8008ed2:	21fe      	movs	r1, #254	; 0xfe
 8008ed4:	68b8      	ldr	r0, [r7, #8]
 8008ed6:	f7ff fdbb 	bl	8008a50 <xmit_datablock>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d030      	beq.n	8008f42 <disk_write+0xde>
			count = 0;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	73bb      	strb	r3, [r7, #14]
 8008ee4:	e02d      	b.n	8008f42 <disk_write+0xde>
	}
	else {				/* Multiple block write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);
 8008ee6:	4b1e      	ldr	r3, [pc, #120]	; (8008f60 <disk_write+0xfc>)
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	f003 0306 	and.w	r3, r3, #6
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d004      	beq.n	8008efc <disk_write+0x98>
 8008ef2:	7bbb      	ldrb	r3, [r7, #14]
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	2097      	movs	r0, #151	; 0x97
 8008ef8:	f7ff fdeb 	bl	8008ad2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008efc:	6879      	ldr	r1, [r7, #4]
 8008efe:	2019      	movs	r0, #25
 8008f00:	f7ff fde7 	bl	8008ad2 <send_cmd>
 8008f04:	4603      	mov	r3, r0
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d11b      	bne.n	8008f42 <disk_write+0xde>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008f0a:	21fc      	movs	r1, #252	; 0xfc
 8008f0c:	68b8      	ldr	r0, [r7, #8]
 8008f0e:	f7ff fd9f 	bl	8008a50 <xmit_datablock>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d00a      	beq.n	8008f2e <disk_write+0xca>
				buff += 512;
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008f1e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008f20:	7bbb      	ldrb	r3, [r7, #14]
 8008f22:	3b01      	subs	r3, #1
 8008f24:	73bb      	strb	r3, [r7, #14]
 8008f26:	7bbb      	ldrb	r3, [r7, #14]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1ee      	bne.n	8008f0a <disk_write+0xa6>
 8008f2c:	e000      	b.n	8008f30 <disk_write+0xcc>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008f2e:	bf00      	nop
			if (!xmit_datablock(0, 0xFD))	/* STOP_TRAN token */
 8008f30:	21fd      	movs	r1, #253	; 0xfd
 8008f32:	2000      	movs	r0, #0
 8008f34:	f7ff fd8c 	bl	8008a50 <xmit_datablock>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d101      	bne.n	8008f42 <disk_write+0xde>
				count = 1;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	73bb      	strb	r3, [r7, #14]
		}
	}
	deselect();
 8008f42:	f7ff fcdf 	bl	8008904 <deselect>

	return count ? RES_ERROR : RES_OK;
 8008f46:	7bbb      	ldrb	r3, [r7, #14]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	bf14      	ite	ne
 8008f4c:	2301      	movne	r3, #1
 8008f4e:	2300      	moveq	r3, #0
 8008f50:	b2db      	uxtb	r3, r3
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	2000005c 	.word	0x2000005c
 8008f60:	200004d8 	.word	0x200004d8

08008f64 <disk_ioctl>:
DRESULT disk_ioctl (
	uint8_t drv,		/* Physical drive number (0) */
	uint8_t ctrl,		/* Control code */
	void    *buff		/* Buffer to send/receive control data */
)
{
 8008f64:	b590      	push	{r4, r7, lr}
 8008f66:	b089      	sub	sp, #36	; 0x24
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	603a      	str	r2, [r7, #0]
 8008f6e:	71fb      	strb	r3, [r7, #7]
 8008f70:	460b      	mov	r3, r1
 8008f72:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, *ptr = buff;
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	61bb      	str	r3, [r7, #24]
	/*uint8_t csd[16];*/ /* local variable(CCRAM region) cannot DMA! */
	uint32_t *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008f78:	79fb      	ldrb	r3, [r7, #7]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d001      	beq.n	8008f82 <disk_ioctl+0x1e>
 8008f7e:	2304      	movs	r3, #4
 8008f80:	e1f6      	b.n	8009370 <disk_ioctl+0x40c>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008f82:	4b97      	ldr	r3, [pc, #604]	; (80091e0 <disk_ioctl+0x27c>)
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f003 0301 	and.w	r3, r3, #1
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d001      	beq.n	8008f94 <disk_ioctl+0x30>
 8008f90:	2303      	movs	r3, #3
 8008f92:	e1ed      	b.n	8009370 <disk_ioctl+0x40c>

	res = RES_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	77fb      	strb	r3, [r7, #31]

	switch (ctrl) {
 8008f98:	79bb      	ldrb	r3, [r7, #6]
 8008f9a:	2b0e      	cmp	r3, #14
 8008f9c:	f200 81cd 	bhi.w	800933a <disk_ioctl+0x3d6>
 8008fa0:	a201      	add	r2, pc, #4	; (adr r2, 8008fa8 <disk_ioctl+0x44>)
 8008fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa6:	bf00      	nop
 8008fa8:	08009019 	.word	0x08009019
 8008fac:	0800902f 	.word	0x0800902f
 8008fb0:	080090e5 	.word	0x080090e5
 8008fb4:	080090f3 	.word	0x080090f3
 8008fb8:	080091ed 	.word	0x080091ed
 8008fbc:	08008fe5 	.word	0x08008fe5
 8008fc0:	0800933b 	.word	0x0800933b
 8008fc4:	0800933b 	.word	0x0800933b
 8008fc8:	0800933b 	.word	0x0800933b
 8008fcc:	0800933b 	.word	0x0800933b
 8008fd0:	0800928f 	.word	0x0800928f
 8008fd4:	0800929d 	.word	0x0800929d
 8008fd8:	080092bf 	.word	0x080092bf
 8008fdc:	080092e1 	.word	0x080092e1
 8008fe0:	08009315 	.word	0x08009315

	case CTRL_POWER :
		switch (ptr[0]) {
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d002      	beq.n	8008ff2 <disk_ioctl+0x8e>
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d005      	beq.n	8008ffc <disk_ioctl+0x98>
 8008ff0:	e00e      	b.n	8009010 <disk_ioctl+0xac>
		case 0:		/* Sub control code (POWER_OFF) */
			power_off();		/* Power off */
 8008ff2:	f7ff fcd7 	bl	80089a4 <power_off>
			res = RES_OK;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	77fb      	strb	r3, [r7, #31]
			break;
 8008ffa:	e00c      	b.n	8009016 <disk_ioctl+0xb2>
		case 1:		/* Sub control code (POWER_GET) */
			ptr[1] = (uint8_t)power_status();
 8008ffc:	f7ff fca6 	bl	800894c <power_status>
 8009000:	4602      	mov	r2, r0
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	3301      	adds	r3, #1
 8009006:	b2d2      	uxtb	r2, r2
 8009008:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	77fb      	strb	r3, [r7, #31]
			break;
 800900e:	e002      	b.n	8009016 <disk_ioctl+0xb2>
		default :
			res = RES_PARERR;
 8009010:	2304      	movs	r3, #4
 8009012:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8009014:	e1a9      	b.n	800936a <disk_ioctl+0x406>
 8009016:	e1a8      	b.n	800936a <disk_ioctl+0x406>

	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (selecting()) {
 8009018:	f7ff fc82 	bl	8008920 <selecting>
 800901c:	4603      	mov	r3, r0
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 818e 	beq.w	8009340 <disk_ioctl+0x3dc>
			deselect();
 8009024:	f7ff fc6e 	bl	8008904 <deselect>
			res = RES_OK;
 8009028:	2300      	movs	r3, #0
 800902a:	77fb      	strb	r3, [r7, #31]
		}
		break;
 800902c:	e188      	b.n	8009340 <disk_ioctl+0x3dc>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (uint32_t) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800902e:	2100      	movs	r1, #0
 8009030:	2009      	movs	r0, #9
 8009032:	f7ff fd4e 	bl	8008ad2 <send_cmd>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	f040 8183 	bne.w	8009344 <disk_ioctl+0x3e0>
 800903e:	2110      	movs	r1, #16
 8009040:	4868      	ldr	r0, [pc, #416]	; (80091e4 <disk_ioctl+0x280>)
 8009042:	f7ff fcbb 	bl	80089bc <rcvr_datablock>
 8009046:	4603      	mov	r3, r0
 8009048:	2b00      	cmp	r3, #0
 800904a:	f000 817b 	beq.w	8009344 <disk_ioctl+0x3e0>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800904e:	4b65      	ldr	r3, [pc, #404]	; (80091e4 <disk_ioctl+0x280>)
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	099b      	lsrs	r3, r3, #6
 8009054:	b2db      	uxtb	r3, r3
 8009056:	2b01      	cmp	r3, #1
 8009058:	d114      	bne.n	8009084 <disk_ioctl+0x120>
				csize = csd[9] + ((uint16_t)csd[8] << 8) + ((uint32_t)(csd[7] & 63) << 16) + 1;
 800905a:	4b62      	ldr	r3, [pc, #392]	; (80091e4 <disk_ioctl+0x280>)
 800905c:	7a5b      	ldrb	r3, [r3, #9]
 800905e:	461a      	mov	r2, r3
 8009060:	4b60      	ldr	r3, [pc, #384]	; (80091e4 <disk_ioctl+0x280>)
 8009062:	7a1b      	ldrb	r3, [r3, #8]
 8009064:	021b      	lsls	r3, r3, #8
 8009066:	4413      	add	r3, r2
 8009068:	461a      	mov	r2, r3
 800906a:	4b5e      	ldr	r3, [pc, #376]	; (80091e4 <disk_ioctl+0x280>)
 800906c:	79db      	ldrb	r3, [r3, #7]
 800906e:	041b      	lsls	r3, r3, #16
 8009070:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8009074:	4413      	add	r3, r2
 8009076:	3301      	adds	r3, #1
 8009078:	60bb      	str	r3, [r7, #8]
				*(uint32_t*)buff = csize << 10;
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	029a      	lsls	r2, r3, #10
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	601a      	str	r2, [r3, #0]
 8009082:	e02c      	b.n	80090de <disk_ioctl+0x17a>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8009084:	4b57      	ldr	r3, [pc, #348]	; (80091e4 <disk_ioctl+0x280>)
 8009086:	795b      	ldrb	r3, [r3, #5]
 8009088:	f003 030f 	and.w	r3, r3, #15
 800908c:	b2da      	uxtb	r2, r3
 800908e:	4b55      	ldr	r3, [pc, #340]	; (80091e4 <disk_ioctl+0x280>)
 8009090:	7a9b      	ldrb	r3, [r3, #10]
 8009092:	09db      	lsrs	r3, r3, #7
 8009094:	b2db      	uxtb	r3, r3
 8009096:	4413      	add	r3, r2
 8009098:	b2da      	uxtb	r2, r3
 800909a:	4b52      	ldr	r3, [pc, #328]	; (80091e4 <disk_ioctl+0x280>)
 800909c:	7a5b      	ldrb	r3, [r3, #9]
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	f003 0306 	and.w	r3, r3, #6
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	4413      	add	r3, r2
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	3302      	adds	r3, #2
 80090ae:	77bb      	strb	r3, [r7, #30]
				csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 80090b0:	4b4c      	ldr	r3, [pc, #304]	; (80091e4 <disk_ioctl+0x280>)
 80090b2:	7a1b      	ldrb	r3, [r3, #8]
 80090b4:	099b      	lsrs	r3, r3, #6
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	461a      	mov	r2, r3
 80090ba:	4b4a      	ldr	r3, [pc, #296]	; (80091e4 <disk_ioctl+0x280>)
 80090bc:	79db      	ldrb	r3, [r3, #7]
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	441a      	add	r2, r3
 80090c2:	4b48      	ldr	r3, [pc, #288]	; (80091e4 <disk_ioctl+0x280>)
 80090c4:	799b      	ldrb	r3, [r3, #6]
 80090c6:	029b      	lsls	r3, r3, #10
 80090c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80090cc:	4413      	add	r3, r2
 80090ce:	3301      	adds	r3, #1
 80090d0:	60bb      	str	r3, [r7, #8]
				*(uint32_t*)buff = csize << (n - 9);
 80090d2:	7fbb      	ldrb	r3, [r7, #30]
 80090d4:	3b09      	subs	r3, #9
 80090d6:	68ba      	ldr	r2, [r7, #8]
 80090d8:	409a      	lsls	r2, r3
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80090de:	2300      	movs	r3, #0
 80090e0:	77fb      	strb	r3, [r7, #31]
		}
		break;
 80090e2:	e12f      	b.n	8009344 <disk_ioctl+0x3e0>

	case GET_SECTOR_SIZE :	/* Get sector size in unit of byte (uint16_t) */
		*(uint16_t*)buff = 512;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090ea:	801a      	strh	r2, [r3, #0]
		res = RES_OK;
 80090ec:	2300      	movs	r3, #0
 80090ee:	77fb      	strb	r3, [r7, #31]
		break;
 80090f0:	e13b      	b.n	800936a <disk_ioctl+0x406>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (uint32_t) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80090f2:	4b3d      	ldr	r3, [pc, #244]	; (80091e8 <disk_ioctl+0x284>)
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	f003 0304 	and.w	r3, r3, #4
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d029      	beq.n	8009152 <disk_ioctl+0x1ee>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80090fe:	2100      	movs	r1, #0
 8009100:	208d      	movs	r0, #141	; 0x8d
 8009102:	f7ff fce6 	bl	8008ad2 <send_cmd>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	f040 811d 	bne.w	8009348 <disk_ioctl+0x3e4>
				rcvr_spi();
 800910e:	f7ff fbd5 	bl	80088bc <rcvr_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8009112:	2110      	movs	r1, #16
 8009114:	4833      	ldr	r0, [pc, #204]	; (80091e4 <disk_ioctl+0x280>)
 8009116:	f7ff fc51 	bl	80089bc <rcvr_datablock>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	f000 8113 	beq.w	8009348 <disk_ioctl+0x3e4>
					for (n = 64 - 16; n; n--) rcvr_spi();	/* Purge trailing data */
 8009122:	2330      	movs	r3, #48	; 0x30
 8009124:	77bb      	strb	r3, [r7, #30]
 8009126:	e004      	b.n	8009132 <disk_ioctl+0x1ce>
 8009128:	f7ff fbc8 	bl	80088bc <rcvr_spi>
 800912c:	7fbb      	ldrb	r3, [r7, #30]
 800912e:	3b01      	subs	r3, #1
 8009130:	77bb      	strb	r3, [r7, #30]
 8009132:	7fbb      	ldrb	r3, [r7, #30]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1f7      	bne.n	8009128 <disk_ioctl+0x1c4>
					*(uint32_t*)buff = 16UL << (csd[10] >> 4);
 8009138:	4b2a      	ldr	r3, [pc, #168]	; (80091e4 <disk_ioctl+0x280>)
 800913a:	7a9b      	ldrb	r3, [r3, #10]
 800913c:	091b      	lsrs	r3, r3, #4
 800913e:	b2db      	uxtb	r3, r3
 8009140:	461a      	mov	r2, r3
 8009142:	2310      	movs	r3, #16
 8009144:	fa03 f202 	lsl.w	r2, r3, r2
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	77fb      	strb	r3, [r7, #31]
					*(uint32_t*)buff = ((uint16_t)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8009150:	e0fa      	b.n	8009348 <disk_ioctl+0x3e4>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8009152:	2100      	movs	r1, #0
 8009154:	2009      	movs	r0, #9
 8009156:	f7ff fcbc 	bl	8008ad2 <send_cmd>
 800915a:	4603      	mov	r3, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	f040 80f3 	bne.w	8009348 <disk_ioctl+0x3e4>
 8009162:	2110      	movs	r1, #16
 8009164:	481f      	ldr	r0, [pc, #124]	; (80091e4 <disk_ioctl+0x280>)
 8009166:	f7ff fc29 	bl	80089bc <rcvr_datablock>
 800916a:	4603      	mov	r3, r0
 800916c:	2b00      	cmp	r3, #0
 800916e:	f000 80eb 	beq.w	8009348 <disk_ioctl+0x3e4>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8009172:	4b1d      	ldr	r3, [pc, #116]	; (80091e8 <disk_ioctl+0x284>)
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	f003 0302 	and.w	r3, r3, #2
 800917a:	2b00      	cmp	r3, #0
 800917c:	d015      	beq.n	80091aa <disk_ioctl+0x246>
					*(uint32_t*)buff = (((csd[10] & 63) << 1) + ((uint16_t)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800917e:	4b19      	ldr	r3, [pc, #100]	; (80091e4 <disk_ioctl+0x280>)
 8009180:	7a9b      	ldrb	r3, [r3, #10]
 8009182:	005b      	lsls	r3, r3, #1
 8009184:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8009188:	4a16      	ldr	r2, [pc, #88]	; (80091e4 <disk_ioctl+0x280>)
 800918a:	7ad2      	ldrb	r2, [r2, #11]
 800918c:	09d2      	lsrs	r2, r2, #7
 800918e:	b2d2      	uxtb	r2, r2
 8009190:	4413      	add	r3, r2
 8009192:	1c5a      	adds	r2, r3, #1
 8009194:	4b13      	ldr	r3, [pc, #76]	; (80091e4 <disk_ioctl+0x280>)
 8009196:	7b5b      	ldrb	r3, [r3, #13]
 8009198:	099b      	lsrs	r3, r3, #6
 800919a:	b2db      	uxtb	r3, r3
 800919c:	3b01      	subs	r3, #1
 800919e:	fa02 f303 	lsl.w	r3, r2, r3
 80091a2:	461a      	mov	r2, r3
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	601a      	str	r2, [r3, #0]
 80091a8:	e016      	b.n	80091d8 <disk_ioctl+0x274>
					*(uint32_t*)buff = ((uint16_t)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80091aa:	4b0e      	ldr	r3, [pc, #56]	; (80091e4 <disk_ioctl+0x280>)
 80091ac:	7a9b      	ldrb	r3, [r3, #10]
 80091ae:	109b      	asrs	r3, r3, #2
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	f003 031f 	and.w	r3, r3, #31
 80091b6:	3301      	adds	r3, #1
 80091b8:	4a0a      	ldr	r2, [pc, #40]	; (80091e4 <disk_ioctl+0x280>)
 80091ba:	7ad2      	ldrb	r2, [r2, #11]
 80091bc:	00d2      	lsls	r2, r2, #3
 80091be:	f002 0218 	and.w	r2, r2, #24
 80091c2:	4908      	ldr	r1, [pc, #32]	; (80091e4 <disk_ioctl+0x280>)
 80091c4:	7ac9      	ldrb	r1, [r1, #11]
 80091c6:	0949      	lsrs	r1, r1, #5
 80091c8:	b2c9      	uxtb	r1, r1
 80091ca:	440a      	add	r2, r1
 80091cc:	3201      	adds	r2, #1
 80091ce:	fb02 f303 	mul.w	r3, r2, r3
 80091d2:	461a      	mov	r2, r3
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80091d8:	2300      	movs	r3, #0
 80091da:	77fb      	strb	r3, [r7, #31]
		break;
 80091dc:	e0b4      	b.n	8009348 <disk_ioctl+0x3e4>
 80091de:	bf00      	nop
 80091e0:	2000005c 	.word	0x2000005c
 80091e4:	200015e0 	.word	0x200015e0
 80091e8:	200004d8 	.word	0x200004d8

	case CTRL_ERASE_SECTOR :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80091ec:	4b62      	ldr	r3, [pc, #392]	; (8009378 <disk_ioctl+0x414>)
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	f003 0306 	and.w	r3, r3, #6
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f000 80a9 	beq.w	800934c <disk_ioctl+0x3e8>
		if (disk_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80091fa:	79fb      	ldrb	r3, [r7, #7]
 80091fc:	4a5f      	ldr	r2, [pc, #380]	; (800937c <disk_ioctl+0x418>)
 80091fe:	210b      	movs	r1, #11
 8009200:	4618      	mov	r0, r3
 8009202:	f7ff feaf 	bl	8008f64 <disk_ioctl>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	f040 80a1 	bne.w	8009350 <disk_ioctl+0x3ec>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800920e:	4b5b      	ldr	r3, [pc, #364]	; (800937c <disk_ioctl+0x418>)
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	099b      	lsrs	r3, r3, #6
 8009214:	b2db      	uxtb	r3, r3
 8009216:	2b00      	cmp	r3, #0
 8009218:	d106      	bne.n	8009228 <disk_ioctl+0x2c4>
 800921a:	4b58      	ldr	r3, [pc, #352]	; (800937c <disk_ioctl+0x418>)
 800921c:	7a9b      	ldrb	r3, [r3, #10]
 800921e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009222:	2b00      	cmp	r3, #0
 8009224:	f000 8096 	beq.w	8009354 <disk_ioctl+0x3f0>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	60fb      	str	r3, [r7, #12]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	617b      	str	r3, [r7, #20]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	613b      	str	r3, [r7, #16]
		if (!(CardType & CT_BLOCK)) {
 8009238:	4b4f      	ldr	r3, [pc, #316]	; (8009378 <disk_ioctl+0x414>)
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	f003 0308 	and.w	r3, r3, #8
 8009240:	2b00      	cmp	r3, #0
 8009242:	d105      	bne.n	8009250 <disk_ioctl+0x2ec>
			st *= 512; ed *= 512;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	025b      	lsls	r3, r3, #9
 8009248:	617b      	str	r3, [r7, #20]
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	025b      	lsls	r3, r3, #9
 800924e:	613b      	str	r3, [r7, #16]
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(3000))	/* Erase sector block */
 8009250:	6979      	ldr	r1, [r7, #20]
 8009252:	2020      	movs	r0, #32
 8009254:	f7ff fc3d 	bl	8008ad2 <send_cmd>
 8009258:	4603      	mov	r3, r0
 800925a:	2b00      	cmp	r3, #0
 800925c:	d17c      	bne.n	8009358 <disk_ioctl+0x3f4>
 800925e:	6939      	ldr	r1, [r7, #16]
 8009260:	2021      	movs	r0, #33	; 0x21
 8009262:	f7ff fc36 	bl	8008ad2 <send_cmd>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d175      	bne.n	8009358 <disk_ioctl+0x3f4>
 800926c:	2100      	movs	r1, #0
 800926e:	2026      	movs	r0, #38	; 0x26
 8009270:	f7ff fc2f 	bl	8008ad2 <send_cmd>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	d16e      	bne.n	8009358 <disk_ioctl+0x3f4>
 800927a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800927e:	f7ff fb25 	bl	80088cc <wait_ready>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d067      	beq.n	8009358 <disk_ioctl+0x3f4>
			res = RES_OK;	/* FatFs does not check result of this command */
 8009288:	2300      	movs	r3, #0
 800928a:	77fb      	strb	r3, [r7, #31]
		break;
 800928c:	e064      	b.n	8009358 <disk_ioctl+0x3f4>

	/* Following command are not used by FatFs module */

	case MMC_GET_TYPE :		/* Get MMC/SDC type (uint8_t) */
		*ptr = CardType;
 800928e:	4b3a      	ldr	r3, [pc, #232]	; (8009378 <disk_ioctl+0x414>)
 8009290:	781a      	ldrb	r2, [r3, #0]
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	701a      	strb	r2, [r3, #0]
		res = RES_OK;
 8009296:	2300      	movs	r3, #0
 8009298:	77fb      	strb	r3, [r7, #31]
		break;
 800929a:	e066      	b.n	800936a <disk_ioctl+0x406>

	case MMC_GET_CSD :		/* Read CSD (16 bytes) */
		if (send_cmd(CMD9, 0) == 0		/* READ_CSD */
 800929c:	2100      	movs	r1, #0
 800929e:	2009      	movs	r0, #9
 80092a0:	f7ff fc17 	bl	8008ad2 <send_cmd>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d158      	bne.n	800935c <disk_ioctl+0x3f8>
			&& rcvr_datablock(ptr, 16))
 80092aa:	2110      	movs	r1, #16
 80092ac:	69b8      	ldr	r0, [r7, #24]
 80092ae:	f7ff fb85 	bl	80089bc <rcvr_datablock>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d051      	beq.n	800935c <disk_ioctl+0x3f8>
			res = RES_OK;
 80092b8:	2300      	movs	r3, #0
 80092ba:	77fb      	strb	r3, [r7, #31]
		break;
 80092bc:	e04e      	b.n	800935c <disk_ioctl+0x3f8>

	case MMC_GET_CID :		/* Read CID (16 bytes) */
		if (send_cmd(CMD10, 0) == 0		/* READ_CID */
 80092be:	2100      	movs	r1, #0
 80092c0:	200a      	movs	r0, #10
 80092c2:	f7ff fc06 	bl	8008ad2 <send_cmd>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d149      	bne.n	8009360 <disk_ioctl+0x3fc>
			&& rcvr_datablock(ptr, 16))
 80092cc:	2110      	movs	r1, #16
 80092ce:	69b8      	ldr	r0, [r7, #24]
 80092d0:	f7ff fb74 	bl	80089bc <rcvr_datablock>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d042      	beq.n	8009360 <disk_ioctl+0x3fc>
			res = RES_OK;
 80092da:	2300      	movs	r3, #0
 80092dc:	77fb      	strb	r3, [r7, #31]
		break;
 80092de:	e03f      	b.n	8009360 <disk_ioctl+0x3fc>

	case MMC_GET_OCR :		/* Read OCR (4 bytes) */
		if (send_cmd(CMD58, 0) == 0) {	/* READ_OCR */
 80092e0:	2100      	movs	r1, #0
 80092e2:	203a      	movs	r0, #58	; 0x3a
 80092e4:	f7ff fbf5 	bl	8008ad2 <send_cmd>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d13a      	bne.n	8009364 <disk_ioctl+0x400>
			for (n = 4; n; n--) *ptr++ = rcvr_spi();
 80092ee:	2304      	movs	r3, #4
 80092f0:	77bb      	strb	r3, [r7, #30]
 80092f2:	e009      	b.n	8009308 <disk_ioctl+0x3a4>
 80092f4:	69bc      	ldr	r4, [r7, #24]
 80092f6:	1c63      	adds	r3, r4, #1
 80092f8:	61bb      	str	r3, [r7, #24]
 80092fa:	f7ff fadf 	bl	80088bc <rcvr_spi>
 80092fe:	4603      	mov	r3, r0
 8009300:	7023      	strb	r3, [r4, #0]
 8009302:	7fbb      	ldrb	r3, [r7, #30]
 8009304:	3b01      	subs	r3, #1
 8009306:	77bb      	strb	r3, [r7, #30]
 8009308:	7fbb      	ldrb	r3, [r7, #30]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d1f2      	bne.n	80092f4 <disk_ioctl+0x390>
			res = RES_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8009312:	e027      	b.n	8009364 <disk_ioctl+0x400>

	case MMC_GET_SDSTAT :	/* Read SD status (64 bytes) */
		if (send_cmd(ACMD13, 0) == 0) {	/* SD_STATUS */
 8009314:	2100      	movs	r1, #0
 8009316:	208d      	movs	r0, #141	; 0x8d
 8009318:	f7ff fbdb 	bl	8008ad2 <send_cmd>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d122      	bne.n	8009368 <disk_ioctl+0x404>
			rcvr_spi();
 8009322:	f7ff facb 	bl	80088bc <rcvr_spi>
			if (rcvr_datablock(ptr, 64))
 8009326:	2140      	movs	r1, #64	; 0x40
 8009328:	69b8      	ldr	r0, [r7, #24]
 800932a:	f7ff fb47 	bl	80089bc <rcvr_datablock>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d019      	beq.n	8009368 <disk_ioctl+0x404>
				res = RES_OK;
 8009334:	2300      	movs	r3, #0
 8009336:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8009338:	e016      	b.n	8009368 <disk_ioctl+0x404>

	default:
		res = RES_PARERR;
 800933a:	2304      	movs	r3, #4
 800933c:	77fb      	strb	r3, [r7, #31]
 800933e:	e014      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009340:	bf00      	nop
 8009342:	e012      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009344:	bf00      	nop
 8009346:	e010      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009348:	bf00      	nop
 800934a:	e00e      	b.n	800936a <disk_ioctl+0x406>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800934c:	bf00      	nop
 800934e:	e00c      	b.n	800936a <disk_ioctl+0x406>
		if (disk_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8009350:	bf00      	nop
 8009352:	e00a      	b.n	800936a <disk_ioctl+0x406>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8009354:	bf00      	nop
 8009356:	e008      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009358:	bf00      	nop
 800935a:	e006      	b.n	800936a <disk_ioctl+0x406>
		break;
 800935c:	bf00      	nop
 800935e:	e004      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009360:	bf00      	nop
 8009362:	e002      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009364:	bf00      	nop
 8009366:	e000      	b.n	800936a <disk_ioctl+0x406>
		break;
 8009368:	bf00      	nop
	}

	deselect();
 800936a:	f7ff facb 	bl	8008904 <deselect>

	return res;
 800936e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009370:	4618      	mov	r0, r3
 8009372:	3724      	adds	r7, #36	; 0x24
 8009374:	46bd      	mov	sp, r7
 8009376:	bd90      	pop	{r4, r7, pc}
 8009378:	200004d8 	.word	0x200004d8
 800937c:	200015e0 	.word	0x200015e0

08009380 <get_fattime>:
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

uint32_t get_fattime (void)
{
 8009380:	b480      	push	{r7}
 8009382:	af00      	add	r7, sp, #0

    return  ((2011UL-1980) << 25)    // Year = 2011
 8009384:	4b02      	ldr	r3, [pc, #8]	; (8009390 <get_fattime+0x10>)
            | (12U << 11)            // Hour = 12
            | (0U << 5)              // Min = 00
            | (0U >> 1)              // Sec = 00
            ;

}
 8009386:	4618      	mov	r0, r3
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr
 8009390:	3e216000 	.word	0x3e216000

08009394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009398:	4b0e      	ldr	r3, [pc, #56]	; (80093d4 <HAL_Init+0x40>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a0d      	ldr	r2, [pc, #52]	; (80093d4 <HAL_Init+0x40>)
 800939e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80093a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80093a4:	4b0b      	ldr	r3, [pc, #44]	; (80093d4 <HAL_Init+0x40>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a0a      	ldr	r2, [pc, #40]	; (80093d4 <HAL_Init+0x40>)
 80093aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80093ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80093b0:	4b08      	ldr	r3, [pc, #32]	; (80093d4 <HAL_Init+0x40>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a07      	ldr	r2, [pc, #28]	; (80093d4 <HAL_Init+0x40>)
 80093b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80093bc:	2003      	movs	r0, #3
 80093be:	f000 fce6 	bl	8009d8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80093c2:	2000      	movs	r0, #0
 80093c4:	f7fb fa74 	bl	80048b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80093c8:	f7fb fa4a 	bl	8004860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80093cc:	2300      	movs	r3, #0
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	bd80      	pop	{r7, pc}
 80093d2:	bf00      	nop
 80093d4:	40023c00 	.word	0x40023c00

080093d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80093d8:	b480      	push	{r7}
 80093da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80093dc:	4b06      	ldr	r3, [pc, #24]	; (80093f8 <HAL_IncTick+0x20>)
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	461a      	mov	r2, r3
 80093e2:	4b06      	ldr	r3, [pc, #24]	; (80093fc <HAL_IncTick+0x24>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4413      	add	r3, r2
 80093e8:	4a04      	ldr	r2, [pc, #16]	; (80093fc <HAL_IncTick+0x24>)
 80093ea:	6013      	str	r3, [r2, #0]
}
 80093ec:	bf00      	nop
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	20000064 	.word	0x20000064
 80093fc:	200015f0 	.word	0x200015f0

08009400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009400:	b480      	push	{r7}
 8009402:	af00      	add	r7, sp, #0
  return uwTick;
 8009404:	4b03      	ldr	r3, [pc, #12]	; (8009414 <HAL_GetTick+0x14>)
 8009406:	681b      	ldr	r3, [r3, #0]
}
 8009408:	4618      	mov	r0, r3
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop
 8009414:	200015f0 	.word	0x200015f0

08009418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009420:	f7ff ffee 	bl	8009400 <HAL_GetTick>
 8009424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009430:	d005      	beq.n	800943e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009432:	4b0a      	ldr	r3, [pc, #40]	; (800945c <HAL_Delay+0x44>)
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	461a      	mov	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	4413      	add	r3, r2
 800943c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800943e:	bf00      	nop
 8009440:	f7ff ffde 	bl	8009400 <HAL_GetTick>
 8009444:	4602      	mov	r2, r0
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	1ad3      	subs	r3, r2, r3
 800944a:	68fa      	ldr	r2, [r7, #12]
 800944c:	429a      	cmp	r2, r3
 800944e:	d8f7      	bhi.n	8009440 <HAL_Delay+0x28>
  {
  }
}
 8009450:	bf00      	nop
 8009452:	bf00      	nop
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	20000064 	.word	0x20000064

08009460 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009468:	2300      	movs	r3, #0
 800946a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d101      	bne.n	8009476 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e033      	b.n	80094de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800947a:	2b00      	cmp	r3, #0
 800947c:	d109      	bne.n	8009492 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f7f7 fe40 	bl	8001104 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2200      	movs	r2, #0
 8009488:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009496:	f003 0310 	and.w	r3, r3, #16
 800949a:	2b00      	cmp	r3, #0
 800949c:	d118      	bne.n	80094d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80094a6:	f023 0302 	bic.w	r3, r3, #2
 80094aa:	f043 0202 	orr.w	r2, r3, #2
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fa40 	bl	8009938 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c2:	f023 0303 	bic.w	r3, r3, #3
 80094c6:	f043 0201 	orr.w	r2, r3, #1
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	641a      	str	r2, [r3, #64]	; 0x40
 80094ce:	e001      	b.n	80094d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80094d0:	2301      	movs	r3, #1
 80094d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80094dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
	...

080094e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b086      	sub	sp, #24
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	60f8      	str	r0, [r7, #12]
 80094f0:	60b9      	str	r1, [r7, #8]
 80094f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d101      	bne.n	8009506 <HAL_ADC_Start_DMA+0x1e>
 8009502:	2302      	movs	r3, #2
 8009504:	e0cc      	b.n	80096a0 <HAL_ADC_Start_DMA+0x1b8>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2201      	movs	r2, #1
 800950a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	f003 0301 	and.w	r3, r3, #1
 8009518:	2b01      	cmp	r3, #1
 800951a:	d018      	beq.n	800954e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	689a      	ldr	r2, [r3, #8]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f042 0201 	orr.w	r2, r2, #1
 800952a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800952c:	4b5e      	ldr	r3, [pc, #376]	; (80096a8 <HAL_ADC_Start_DMA+0x1c0>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a5e      	ldr	r2, [pc, #376]	; (80096ac <HAL_ADC_Start_DMA+0x1c4>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	0c9a      	lsrs	r2, r3, #18
 8009538:	4613      	mov	r3, r2
 800953a:	005b      	lsls	r3, r3, #1
 800953c:	4413      	add	r3, r2
 800953e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009540:	e002      	b.n	8009548 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	3b01      	subs	r3, #1
 8009546:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d1f9      	bne.n	8009542 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	f003 0301 	and.w	r3, r3, #1
 8009558:	2b01      	cmp	r3, #1
 800955a:	f040 80a0 	bne.w	800969e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009562:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009566:	f023 0301 	bic.w	r3, r3, #1
 800956a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800957c:	2b00      	cmp	r3, #0
 800957e:	d007      	beq.n	8009590 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009584:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009588:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009594:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800959c:	d106      	bne.n	80095ac <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095a2:	f023 0206 	bic.w	r2, r3, #6
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	645a      	str	r2, [r3, #68]	; 0x44
 80095aa:	e002      	b.n	80095b2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80095ba:	4b3d      	ldr	r3, [pc, #244]	; (80096b0 <HAL_ADC_Start_DMA+0x1c8>)
 80095bc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c2:	4a3c      	ldr	r2, [pc, #240]	; (80096b4 <HAL_ADC_Start_DMA+0x1cc>)
 80095c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ca:	4a3b      	ldr	r2, [pc, #236]	; (80096b8 <HAL_ADC_Start_DMA+0x1d0>)
 80095cc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d2:	4a3a      	ldr	r2, [pc, #232]	; (80096bc <HAL_ADC_Start_DMA+0x1d4>)
 80095d4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80095de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	685a      	ldr	r2, [r3, #4]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80095ee:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689a      	ldr	r2, [r3, #8]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095fe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	334c      	adds	r3, #76	; 0x4c
 800960a:	4619      	mov	r1, r3
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f000 fca0 	bl	8009f54 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	f003 031f 	and.w	r3, r3, #31
 800961c:	2b00      	cmp	r3, #0
 800961e:	d12a      	bne.n	8009676 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a26      	ldr	r2, [pc, #152]	; (80096c0 <HAL_ADC_Start_DMA+0x1d8>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d015      	beq.n	8009656 <HAL_ADC_Start_DMA+0x16e>
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a25      	ldr	r2, [pc, #148]	; (80096c4 <HAL_ADC_Start_DMA+0x1dc>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d105      	bne.n	8009640 <HAL_ADC_Start_DMA+0x158>
 8009634:	4b1e      	ldr	r3, [pc, #120]	; (80096b0 <HAL_ADC_Start_DMA+0x1c8>)
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	f003 031f 	and.w	r3, r3, #31
 800963c:	2b00      	cmp	r3, #0
 800963e:	d00a      	beq.n	8009656 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a20      	ldr	r2, [pc, #128]	; (80096c8 <HAL_ADC_Start_DMA+0x1e0>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d129      	bne.n	800969e <HAL_ADC_Start_DMA+0x1b6>
 800964a:	4b19      	ldr	r3, [pc, #100]	; (80096b0 <HAL_ADC_Start_DMA+0x1c8>)
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	f003 0310 	and.w	r3, r3, #16
 8009652:	2b00      	cmp	r3, #0
 8009654:	d123      	bne.n	800969e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009660:	2b00      	cmp	r3, #0
 8009662:	d11c      	bne.n	800969e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	689a      	ldr	r2, [r3, #8]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009672:	609a      	str	r2, [r3, #8]
 8009674:	e013      	b.n	800969e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a11      	ldr	r2, [pc, #68]	; (80096c0 <HAL_ADC_Start_DMA+0x1d8>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d10e      	bne.n	800969e <HAL_ADC_Start_DMA+0x1b6>
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800968a:	2b00      	cmp	r3, #0
 800968c:	d107      	bne.n	800969e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	689a      	ldr	r2, [r3, #8]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800969c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	20000058 	.word	0x20000058
 80096ac:	431bde83 	.word	0x431bde83
 80096b0:	40012300 	.word	0x40012300
 80096b4:	08009b31 	.word	0x08009b31
 80096b8:	08009beb 	.word	0x08009beb
 80096bc:	08009c07 	.word	0x08009c07
 80096c0:	40012000 	.word	0x40012000
 80096c4:	40012100 	.word	0x40012100
 80096c8:	40012200 	.word	0x40012200

080096cc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b083      	sub	sp, #12
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80096d4:	bf00      	nop
 80096d6:	370c      	adds	r7, #12
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80096e8:	bf00      	nop
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b085      	sub	sp, #20
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80096fe:	2300      	movs	r3, #0
 8009700:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009708:	2b01      	cmp	r3, #1
 800970a:	d101      	bne.n	8009710 <HAL_ADC_ConfigChannel+0x1c>
 800970c:	2302      	movs	r3, #2
 800970e:	e105      	b.n	800991c <HAL_ADC_ConfigChannel+0x228>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2201      	movs	r2, #1
 8009714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2b09      	cmp	r3, #9
 800971e:	d925      	bls.n	800976c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	68d9      	ldr	r1, [r3, #12]
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	b29b      	uxth	r3, r3
 800972c:	461a      	mov	r2, r3
 800972e:	4613      	mov	r3, r2
 8009730:	005b      	lsls	r3, r3, #1
 8009732:	4413      	add	r3, r2
 8009734:	3b1e      	subs	r3, #30
 8009736:	2207      	movs	r2, #7
 8009738:	fa02 f303 	lsl.w	r3, r2, r3
 800973c:	43da      	mvns	r2, r3
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	400a      	ands	r2, r1
 8009744:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	68d9      	ldr	r1, [r3, #12]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	689a      	ldr	r2, [r3, #8]
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	b29b      	uxth	r3, r3
 8009756:	4618      	mov	r0, r3
 8009758:	4603      	mov	r3, r0
 800975a:	005b      	lsls	r3, r3, #1
 800975c:	4403      	add	r3, r0
 800975e:	3b1e      	subs	r3, #30
 8009760:	409a      	lsls	r2, r3
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	60da      	str	r2, [r3, #12]
 800976a:	e022      	b.n	80097b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6919      	ldr	r1, [r3, #16]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	b29b      	uxth	r3, r3
 8009778:	461a      	mov	r2, r3
 800977a:	4613      	mov	r3, r2
 800977c:	005b      	lsls	r3, r3, #1
 800977e:	4413      	add	r3, r2
 8009780:	2207      	movs	r2, #7
 8009782:	fa02 f303 	lsl.w	r3, r2, r3
 8009786:	43da      	mvns	r2, r3
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	400a      	ands	r2, r1
 800978e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	6919      	ldr	r1, [r3, #16]
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	b29b      	uxth	r3, r3
 80097a0:	4618      	mov	r0, r3
 80097a2:	4603      	mov	r3, r0
 80097a4:	005b      	lsls	r3, r3, #1
 80097a6:	4403      	add	r3, r0
 80097a8:	409a      	lsls	r2, r3
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	430a      	orrs	r2, r1
 80097b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	2b06      	cmp	r3, #6
 80097b8:	d824      	bhi.n	8009804 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	685a      	ldr	r2, [r3, #4]
 80097c4:	4613      	mov	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4413      	add	r3, r2
 80097ca:	3b05      	subs	r3, #5
 80097cc:	221f      	movs	r2, #31
 80097ce:	fa02 f303 	lsl.w	r3, r2, r3
 80097d2:	43da      	mvns	r2, r3
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	400a      	ands	r2, r1
 80097da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	4618      	mov	r0, r3
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	685a      	ldr	r2, [r3, #4]
 80097ee:	4613      	mov	r3, r2
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	4413      	add	r3, r2
 80097f4:	3b05      	subs	r3, #5
 80097f6:	fa00 f203 	lsl.w	r2, r0, r3
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	430a      	orrs	r2, r1
 8009800:	635a      	str	r2, [r3, #52]	; 0x34
 8009802:	e04c      	b.n	800989e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	2b0c      	cmp	r3, #12
 800980a:	d824      	bhi.n	8009856 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	685a      	ldr	r2, [r3, #4]
 8009816:	4613      	mov	r3, r2
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	4413      	add	r3, r2
 800981c:	3b23      	subs	r3, #35	; 0x23
 800981e:	221f      	movs	r2, #31
 8009820:	fa02 f303 	lsl.w	r3, r2, r3
 8009824:	43da      	mvns	r2, r3
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	400a      	ands	r2, r1
 800982c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	b29b      	uxth	r3, r3
 800983a:	4618      	mov	r0, r3
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	685a      	ldr	r2, [r3, #4]
 8009840:	4613      	mov	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	4413      	add	r3, r2
 8009846:	3b23      	subs	r3, #35	; 0x23
 8009848:	fa00 f203 	lsl.w	r2, r0, r3
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	430a      	orrs	r2, r1
 8009852:	631a      	str	r2, [r3, #48]	; 0x30
 8009854:	e023      	b.n	800989e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	685a      	ldr	r2, [r3, #4]
 8009860:	4613      	mov	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	3b41      	subs	r3, #65	; 0x41
 8009868:	221f      	movs	r2, #31
 800986a:	fa02 f303 	lsl.w	r3, r2, r3
 800986e:	43da      	mvns	r2, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	400a      	ands	r2, r1
 8009876:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	b29b      	uxth	r3, r3
 8009884:	4618      	mov	r0, r3
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	685a      	ldr	r2, [r3, #4]
 800988a:	4613      	mov	r3, r2
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	4413      	add	r3, r2
 8009890:	3b41      	subs	r3, #65	; 0x41
 8009892:	fa00 f203 	lsl.w	r2, r0, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	430a      	orrs	r2, r1
 800989c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800989e:	4b22      	ldr	r3, [pc, #136]	; (8009928 <HAL_ADC_ConfigChannel+0x234>)
 80098a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a21      	ldr	r2, [pc, #132]	; (800992c <HAL_ADC_ConfigChannel+0x238>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d109      	bne.n	80098c0 <HAL_ADC_ConfigChannel+0x1cc>
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2b12      	cmp	r3, #18
 80098b2:	d105      	bne.n	80098c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a19      	ldr	r2, [pc, #100]	; (800992c <HAL_ADC_ConfigChannel+0x238>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d123      	bne.n	8009912 <HAL_ADC_ConfigChannel+0x21e>
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2b10      	cmp	r3, #16
 80098d0:	d003      	beq.n	80098da <HAL_ADC_ConfigChannel+0x1e6>
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	2b11      	cmp	r3, #17
 80098d8:	d11b      	bne.n	8009912 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	2b10      	cmp	r3, #16
 80098ec:	d111      	bne.n	8009912 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80098ee:	4b10      	ldr	r3, [pc, #64]	; (8009930 <HAL_ADC_ConfigChannel+0x23c>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a10      	ldr	r2, [pc, #64]	; (8009934 <HAL_ADC_ConfigChannel+0x240>)
 80098f4:	fba2 2303 	umull	r2, r3, r2, r3
 80098f8:	0c9a      	lsrs	r2, r3, #18
 80098fa:	4613      	mov	r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	4413      	add	r3, r2
 8009900:	005b      	lsls	r3, r3, #1
 8009902:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009904:	e002      	b.n	800990c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	3b01      	subs	r3, #1
 800990a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1f9      	bne.n	8009906 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800991a:	2300      	movs	r3, #0
}
 800991c:	4618      	mov	r0, r3
 800991e:	3714      	adds	r7, #20
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr
 8009928:	40012300 	.word	0x40012300
 800992c:	40012000 	.word	0x40012000
 8009930:	20000058 	.word	0x20000058
 8009934:	431bde83 	.word	0x431bde83

08009938 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009940:	4b79      	ldr	r3, [pc, #484]	; (8009b28 <ADC_Init+0x1f0>)
 8009942:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	685b      	ldr	r3, [r3, #4]
 8009948:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	685a      	ldr	r2, [r3, #4]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	431a      	orrs	r2, r3
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685a      	ldr	r2, [r3, #4]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800996c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	6859      	ldr	r1, [r3, #4]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	021a      	lsls	r2, r3, #8
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	430a      	orrs	r2, r1
 8009980:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	685a      	ldr	r2, [r3, #4]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009990:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	6859      	ldr	r1, [r3, #4]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	689a      	ldr	r2, [r3, #8]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	430a      	orrs	r2, r1
 80099a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	689a      	ldr	r2, [r3, #8]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80099b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	6899      	ldr	r1, [r3, #8]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	68da      	ldr	r2, [r3, #12]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	430a      	orrs	r2, r1
 80099c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ca:	4a58      	ldr	r2, [pc, #352]	; (8009b2c <ADC_Init+0x1f4>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d022      	beq.n	8009a16 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	689a      	ldr	r2, [r3, #8]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80099de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6899      	ldr	r1, [r3, #8]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	430a      	orrs	r2, r1
 80099f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	689a      	ldr	r2, [r3, #8]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009a00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	6899      	ldr	r1, [r3, #8]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	430a      	orrs	r2, r1
 8009a12:	609a      	str	r2, [r3, #8]
 8009a14:	e00f      	b.n	8009a36 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	689a      	ldr	r2, [r3, #8]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009a24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	689a      	ldr	r2, [r3, #8]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009a34:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	689a      	ldr	r2, [r3, #8]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f022 0202 	bic.w	r2, r2, #2
 8009a44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	6899      	ldr	r1, [r3, #8]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	7e1b      	ldrb	r3, [r3, #24]
 8009a50:	005a      	lsls	r2, r3, #1
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	430a      	orrs	r2, r1
 8009a58:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d01b      	beq.n	8009a9c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	685a      	ldr	r2, [r3, #4]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a72:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	685a      	ldr	r2, [r3, #4]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009a82:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	6859      	ldr	r1, [r3, #4]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	035a      	lsls	r2, r3, #13
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	430a      	orrs	r2, r1
 8009a98:	605a      	str	r2, [r3, #4]
 8009a9a:	e007      	b.n	8009aac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	685a      	ldr	r2, [r3, #4]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009aaa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8009aba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	69db      	ldr	r3, [r3, #28]
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	051a      	lsls	r2, r3, #20
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	430a      	orrs	r2, r1
 8009ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689a      	ldr	r2, [r3, #8]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009ae0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	6899      	ldr	r1, [r3, #8]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009aee:	025a      	lsls	r2, r3, #9
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	430a      	orrs	r2, r1
 8009af6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	689a      	ldr	r2, [r3, #8]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b06:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	6899      	ldr	r1, [r3, #8]
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	695b      	ldr	r3, [r3, #20]
 8009b12:	029a      	lsls	r2, r3, #10
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	430a      	orrs	r2, r1
 8009b1a:	609a      	str	r2, [r3, #8]
}
 8009b1c:	bf00      	nop
 8009b1e:	3714      	adds	r7, #20
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr
 8009b28:	40012300 	.word	0x40012300
 8009b2c:	0f000001 	.word	0x0f000001

08009b30 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b3c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b42:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d13c      	bne.n	8009bc4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b4e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d12b      	bne.n	8009bbc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d127      	bne.n	8009bbc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b72:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d006      	beq.n	8009b88 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d119      	bne.n	8009bbc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	685a      	ldr	r2, [r3, #4]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f022 0220 	bic.w	r2, r2, #32
 8009b96:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ba8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d105      	bne.n	8009bbc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb4:	f043 0201 	orr.w	r2, r3, #1
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f7fa fbb7 	bl	8004330 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8009bc2:	e00e      	b.n	8009be2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc8:	f003 0310 	and.w	r3, r3, #16
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d003      	beq.n	8009bd8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f7ff fd85 	bl	80096e0 <HAL_ADC_ErrorCallback>
}
 8009bd6:	e004      	b.n	8009be2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	4798      	blx	r3
}
 8009be2:	bf00      	nop
 8009be4:	3710      	adds	r7, #16
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}

08009bea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b084      	sub	sp, #16
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009bf8:	68f8      	ldr	r0, [r7, #12]
 8009bfa:	f7ff fd67 	bl	80096cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009bfe:	bf00      	nop
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c12:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2240      	movs	r2, #64	; 0x40
 8009c18:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c1e:	f043 0204 	orr.w	r2, r3, #4
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f7ff fd5a 	bl	80096e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009c2c:	bf00      	nop
 8009c2e:	3710      	adds	r7, #16
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b085      	sub	sp, #20
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f003 0307 	and.w	r3, r3, #7
 8009c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009c44:	4b0c      	ldr	r3, [pc, #48]	; (8009c78 <__NVIC_SetPriorityGrouping+0x44>)
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009c4a:	68ba      	ldr	r2, [r7, #8]
 8009c4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009c50:	4013      	ands	r3, r2
 8009c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009c5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009c60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009c66:	4a04      	ldr	r2, [pc, #16]	; (8009c78 <__NVIC_SetPriorityGrouping+0x44>)
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	60d3      	str	r3, [r2, #12]
}
 8009c6c:	bf00      	nop
 8009c6e:	3714      	adds	r7, #20
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr
 8009c78:	e000ed00 	.word	0xe000ed00

08009c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009c80:	4b04      	ldr	r3, [pc, #16]	; (8009c94 <__NVIC_GetPriorityGrouping+0x18>)
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	0a1b      	lsrs	r3, r3, #8
 8009c86:	f003 0307 	and.w	r3, r3, #7
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr
 8009c94:	e000ed00 	.word	0xe000ed00

08009c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	db0b      	blt.n	8009cc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009caa:	79fb      	ldrb	r3, [r7, #7]
 8009cac:	f003 021f 	and.w	r2, r3, #31
 8009cb0:	4907      	ldr	r1, [pc, #28]	; (8009cd0 <__NVIC_EnableIRQ+0x38>)
 8009cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cb6:	095b      	lsrs	r3, r3, #5
 8009cb8:	2001      	movs	r0, #1
 8009cba:	fa00 f202 	lsl.w	r2, r0, r2
 8009cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009cc2:	bf00      	nop
 8009cc4:	370c      	adds	r7, #12
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ccc:	4770      	bx	lr
 8009cce:	bf00      	nop
 8009cd0:	e000e100 	.word	0xe000e100

08009cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b083      	sub	sp, #12
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	4603      	mov	r3, r0
 8009cdc:	6039      	str	r1, [r7, #0]
 8009cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	db0a      	blt.n	8009cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	b2da      	uxtb	r2, r3
 8009cec:	490c      	ldr	r1, [pc, #48]	; (8009d20 <__NVIC_SetPriority+0x4c>)
 8009cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cf2:	0112      	lsls	r2, r2, #4
 8009cf4:	b2d2      	uxtb	r2, r2
 8009cf6:	440b      	add	r3, r1
 8009cf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009cfc:	e00a      	b.n	8009d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	b2da      	uxtb	r2, r3
 8009d02:	4908      	ldr	r1, [pc, #32]	; (8009d24 <__NVIC_SetPriority+0x50>)
 8009d04:	79fb      	ldrb	r3, [r7, #7]
 8009d06:	f003 030f 	and.w	r3, r3, #15
 8009d0a:	3b04      	subs	r3, #4
 8009d0c:	0112      	lsls	r2, r2, #4
 8009d0e:	b2d2      	uxtb	r2, r2
 8009d10:	440b      	add	r3, r1
 8009d12:	761a      	strb	r2, [r3, #24]
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr
 8009d20:	e000e100 	.word	0xe000e100
 8009d24:	e000ed00 	.word	0xe000ed00

08009d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b089      	sub	sp, #36	; 0x24
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f003 0307 	and.w	r3, r3, #7
 8009d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009d3c:	69fb      	ldr	r3, [r7, #28]
 8009d3e:	f1c3 0307 	rsb	r3, r3, #7
 8009d42:	2b04      	cmp	r3, #4
 8009d44:	bf28      	it	cs
 8009d46:	2304      	movcs	r3, #4
 8009d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	3304      	adds	r3, #4
 8009d4e:	2b06      	cmp	r3, #6
 8009d50:	d902      	bls.n	8009d58 <NVIC_EncodePriority+0x30>
 8009d52:	69fb      	ldr	r3, [r7, #28]
 8009d54:	3b03      	subs	r3, #3
 8009d56:	e000      	b.n	8009d5a <NVIC_EncodePriority+0x32>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d60:	69bb      	ldr	r3, [r7, #24]
 8009d62:	fa02 f303 	lsl.w	r3, r2, r3
 8009d66:	43da      	mvns	r2, r3
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	401a      	ands	r2, r3
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009d70:	f04f 31ff 	mov.w	r1, #4294967295
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	fa01 f303 	lsl.w	r3, r1, r3
 8009d7a:	43d9      	mvns	r1, r3
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009d80:	4313      	orrs	r3, r2
         );
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3724      	adds	r7, #36	; 0x24
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr

08009d8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009d8e:	b580      	push	{r7, lr}
 8009d90:	b082      	sub	sp, #8
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f7ff ff4c 	bl	8009c34 <__NVIC_SetPriorityGrouping>
}
 8009d9c:	bf00      	nop
 8009d9e:	3708      	adds	r7, #8
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b086      	sub	sp, #24
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	4603      	mov	r3, r0
 8009dac:	60b9      	str	r1, [r7, #8]
 8009dae:	607a      	str	r2, [r7, #4]
 8009db0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009db2:	2300      	movs	r3, #0
 8009db4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009db6:	f7ff ff61 	bl	8009c7c <__NVIC_GetPriorityGrouping>
 8009dba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	68b9      	ldr	r1, [r7, #8]
 8009dc0:	6978      	ldr	r0, [r7, #20]
 8009dc2:	f7ff ffb1 	bl	8009d28 <NVIC_EncodePriority>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009dcc:	4611      	mov	r1, r2
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f7ff ff80 	bl	8009cd4 <__NVIC_SetPriority>
}
 8009dd4:	bf00      	nop
 8009dd6:	3718      	adds	r7, #24
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	4603      	mov	r3, r0
 8009de4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009dea:	4618      	mov	r0, r3
 8009dec:	f7ff ff54 	bl	8009c98 <__NVIC_EnableIRQ>
}
 8009df0:	bf00      	nop
 8009df2:	3708      	adds	r7, #8
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b086      	sub	sp, #24
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8009e00:	2300      	movs	r3, #0
 8009e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8009e04:	f7ff fafc 	bl	8009400 <HAL_GetTick>
 8009e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e099      	b.n	8009f48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2200      	movs	r2, #0
 8009e18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2202      	movs	r2, #2
 8009e20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f022 0201 	bic.w	r2, r2, #1
 8009e32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009e34:	e00f      	b.n	8009e56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009e36:	f7ff fae3 	bl	8009400 <HAL_GetTick>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	1ad3      	subs	r3, r2, r3
 8009e40:	2b05      	cmp	r3, #5
 8009e42:	d908      	bls.n	8009e56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2203      	movs	r2, #3
 8009e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8009e52:	2303      	movs	r3, #3
 8009e54:	e078      	b.n	8009f48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 0301 	and.w	r3, r3, #1
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1e8      	bne.n	8009e36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009e6c:	697a      	ldr	r2, [r7, #20]
 8009e6e:	4b38      	ldr	r3, [pc, #224]	; (8009f50 <HAL_DMA_Init+0x158>)
 8009e70:	4013      	ands	r3, r2
 8009e72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	685a      	ldr	r2, [r3, #4]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	699b      	ldr	r3, [r3, #24]
 8009e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6a1b      	ldr	r3, [r3, #32]
 8009ea0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eac:	2b04      	cmp	r3, #4
 8009eae:	d107      	bne.n	8009ec0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	697a      	ldr	r2, [r7, #20]
 8009ec6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	695b      	ldr	r3, [r3, #20]
 8009ece:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f023 0307 	bic.w	r3, r3, #7
 8009ed6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009edc:	697a      	ldr	r2, [r7, #20]
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee6:	2b04      	cmp	r3, #4
 8009ee8:	d117      	bne.n	8009f1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eee:	697a      	ldr	r2, [r7, #20]
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d00e      	beq.n	8009f1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 fa91 	bl	800a424 <DMA_CheckFifoParam>
 8009f02:	4603      	mov	r3, r0
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d008      	beq.n	8009f1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2240      	movs	r2, #64	; 0x40
 8009f0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2201      	movs	r2, #1
 8009f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8009f16:	2301      	movs	r3, #1
 8009f18:	e016      	b.n	8009f48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	697a      	ldr	r2, [r7, #20]
 8009f20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 fa48 	bl	800a3b8 <DMA_CalcBaseAndBitshift>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f30:	223f      	movs	r2, #63	; 0x3f
 8009f32:	409a      	lsls	r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2201      	movs	r2, #1
 8009f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8009f46:	2300      	movs	r3, #0
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3718      	adds	r7, #24
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	f010803f 	.word	0xf010803f

08009f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b086      	sub	sp, #24
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	607a      	str	r2, [r7, #4]
 8009f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009f62:	2300      	movs	r3, #0
 8009f64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d101      	bne.n	8009f7a <HAL_DMA_Start_IT+0x26>
 8009f76:	2302      	movs	r3, #2
 8009f78:	e040      	b.n	8009ffc <HAL_DMA_Start_IT+0xa8>
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d12f      	bne.n	8009fee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2202      	movs	r2, #2
 8009f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	687a      	ldr	r2, [r7, #4]
 8009fa0:	68b9      	ldr	r1, [r7, #8]
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f000 f9da 	bl	800a35c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009fac:	223f      	movs	r2, #63	; 0x3f
 8009fae:	409a      	lsls	r2, r3
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f042 0216 	orr.w	r2, r2, #22
 8009fc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d007      	beq.n	8009fdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f042 0208 	orr.w	r2, r2, #8
 8009fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f042 0201 	orr.w	r2, r2, #1
 8009fea:	601a      	str	r2, [r3, #0]
 8009fec:	e005      	b.n	8009ffa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009ff6:	2302      	movs	r3, #2
 8009ff8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3718      	adds	r7, #24
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a012:	b2db      	uxtb	r3, r3
 800a014:	2b02      	cmp	r3, #2
 800a016:	d004      	beq.n	800a022 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2280      	movs	r2, #128	; 0x80
 800a01c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e00c      	b.n	800a03c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2205      	movs	r2, #5
 800a026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f022 0201 	bic.w	r2, r2, #1
 800a038:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a03a:	2300      	movs	r3, #0
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	370c      	adds	r7, #12
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr

0800a048 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b086      	sub	sp, #24
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a050:	2300      	movs	r3, #0
 800a052:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a054:	4b92      	ldr	r3, [pc, #584]	; (800a2a0 <HAL_DMA_IRQHandler+0x258>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a92      	ldr	r2, [pc, #584]	; (800a2a4 <HAL_DMA_IRQHandler+0x25c>)
 800a05a:	fba2 2303 	umull	r2, r3, r2, r3
 800a05e:	0a9b      	lsrs	r3, r3, #10
 800a060:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a066:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a072:	2208      	movs	r2, #8
 800a074:	409a      	lsls	r2, r3
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	4013      	ands	r3, r2
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d01a      	beq.n	800a0b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f003 0304 	and.w	r3, r3, #4
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d013      	beq.n	800a0b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f022 0204 	bic.w	r2, r2, #4
 800a09a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0a0:	2208      	movs	r2, #8
 800a0a2:	409a      	lsls	r2, r3
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0ac:	f043 0201 	orr.w	r2, r3, #1
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	409a      	lsls	r2, r3
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	4013      	ands	r3, r2
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d012      	beq.n	800a0ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	695b      	ldr	r3, [r3, #20]
 800a0ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d00b      	beq.n	800a0ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	409a      	lsls	r2, r3
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0e2:	f043 0202 	orr.w	r2, r3, #2
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0ee:	2204      	movs	r2, #4
 800a0f0:	409a      	lsls	r2, r3
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d012      	beq.n	800a120 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f003 0302 	and.w	r3, r3, #2
 800a104:	2b00      	cmp	r3, #0
 800a106:	d00b      	beq.n	800a120 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a10c:	2204      	movs	r2, #4
 800a10e:	409a      	lsls	r2, r3
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a118:	f043 0204 	orr.w	r2, r3, #4
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a124:	2210      	movs	r2, #16
 800a126:	409a      	lsls	r2, r3
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	4013      	ands	r3, r2
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d043      	beq.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f003 0308 	and.w	r3, r3, #8
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d03c      	beq.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a142:	2210      	movs	r2, #16
 800a144:	409a      	lsls	r2, r3
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a154:	2b00      	cmp	r3, #0
 800a156:	d018      	beq.n	800a18a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a162:	2b00      	cmp	r3, #0
 800a164:	d108      	bne.n	800a178 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d024      	beq.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	4798      	blx	r3
 800a176:	e01f      	b.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d01b      	beq.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	4798      	blx	r3
 800a188:	e016      	b.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a194:	2b00      	cmp	r3, #0
 800a196:	d107      	bne.n	800a1a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f022 0208 	bic.w	r2, r2, #8
 800a1a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d003      	beq.n	800a1b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1bc:	2220      	movs	r2, #32
 800a1be:	409a      	lsls	r2, r3
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	f000 808e 	beq.w	800a2e6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f003 0310 	and.w	r3, r3, #16
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f000 8086 	beq.w	800a2e6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1de:	2220      	movs	r2, #32
 800a1e0:	409a      	lsls	r2, r3
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	2b05      	cmp	r3, #5
 800a1f0:	d136      	bne.n	800a260 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f022 0216 	bic.w	r2, r2, #22
 800a200:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	695a      	ldr	r2, [r3, #20]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a210:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a216:	2b00      	cmp	r3, #0
 800a218:	d103      	bne.n	800a222 <HAL_DMA_IRQHandler+0x1da>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d007      	beq.n	800a232 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f022 0208 	bic.w	r2, r2, #8
 800a230:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a236:	223f      	movs	r2, #63	; 0x3f
 800a238:	409a      	lsls	r2, r3
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2200      	movs	r2, #0
 800a242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a252:	2b00      	cmp	r3, #0
 800a254:	d07d      	beq.n	800a352 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	4798      	blx	r3
        }
        return;
 800a25e:	e078      	b.n	800a352 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d01c      	beq.n	800a2a8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d108      	bne.n	800a28e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a280:	2b00      	cmp	r3, #0
 800a282:	d030      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	4798      	blx	r3
 800a28c:	e02b      	b.n	800a2e6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a292:	2b00      	cmp	r3, #0
 800a294:	d027      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	4798      	blx	r3
 800a29e:	e022      	b.n	800a2e6 <HAL_DMA_IRQHandler+0x29e>
 800a2a0:	20000058 	.word	0x20000058
 800a2a4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d10f      	bne.n	800a2d6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f022 0210 	bic.w	r2, r2, #16
 800a2c4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2201      	movs	r2, #1
 800a2d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d003      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d032      	beq.n	800a354 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2f2:	f003 0301 	and.w	r3, r3, #1
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d022      	beq.n	800a340 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2205      	movs	r2, #5
 800a2fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	681a      	ldr	r2, [r3, #0]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f022 0201 	bic.w	r2, r2, #1
 800a310:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	3301      	adds	r3, #1
 800a316:	60bb      	str	r3, [r7, #8]
 800a318:	697a      	ldr	r2, [r7, #20]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d307      	bcc.n	800a32e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0301 	and.w	r3, r3, #1
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d1f2      	bne.n	800a312 <HAL_DMA_IRQHandler+0x2ca>
 800a32c:	e000      	b.n	800a330 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a32e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2201      	movs	r2, #1
 800a33c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a344:	2b00      	cmp	r3, #0
 800a346:	d005      	beq.n	800a354 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	4798      	blx	r3
 800a350:	e000      	b.n	800a354 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a352:	bf00      	nop
    }
  }
}
 800a354:	3718      	adds	r7, #24
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop

0800a35c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b085      	sub	sp, #20
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	607a      	str	r2, [r7, #4]
 800a368:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	681a      	ldr	r2, [r3, #0]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a378:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	683a      	ldr	r2, [r7, #0]
 800a380:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	689b      	ldr	r3, [r3, #8]
 800a386:	2b40      	cmp	r3, #64	; 0x40
 800a388:	d108      	bne.n	800a39c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	68ba      	ldr	r2, [r7, #8]
 800a398:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a39a:	e007      	b.n	800a3ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	68ba      	ldr	r2, [r7, #8]
 800a3a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	60da      	str	r2, [r3, #12]
}
 800a3ac:	bf00      	nop
 800a3ae:	3714      	adds	r7, #20
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	3b10      	subs	r3, #16
 800a3c8:	4a14      	ldr	r2, [pc, #80]	; (800a41c <DMA_CalcBaseAndBitshift+0x64>)
 800a3ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ce:	091b      	lsrs	r3, r3, #4
 800a3d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a3d2:	4a13      	ldr	r2, [pc, #76]	; (800a420 <DMA_CalcBaseAndBitshift+0x68>)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	4413      	add	r3, r2
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	461a      	mov	r2, r3
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2b03      	cmp	r3, #3
 800a3e4:	d909      	bls.n	800a3fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a3ee:	f023 0303 	bic.w	r3, r3, #3
 800a3f2:	1d1a      	adds	r2, r3, #4
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	659a      	str	r2, [r3, #88]	; 0x58
 800a3f8:	e007      	b.n	800a40a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a402:	f023 0303 	bic.w	r3, r3, #3
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3714      	adds	r7, #20
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	aaaaaaab 	.word	0xaaaaaaab
 800a420:	08024160 	.word	0x08024160

0800a424 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a424:	b480      	push	{r7}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a42c:	2300      	movs	r3, #0
 800a42e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a434:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	699b      	ldr	r3, [r3, #24]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d11f      	bne.n	800a47e <DMA_CheckFifoParam+0x5a>
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	2b03      	cmp	r3, #3
 800a442:	d856      	bhi.n	800a4f2 <DMA_CheckFifoParam+0xce>
 800a444:	a201      	add	r2, pc, #4	; (adr r2, 800a44c <DMA_CheckFifoParam+0x28>)
 800a446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a44a:	bf00      	nop
 800a44c:	0800a45d 	.word	0x0800a45d
 800a450:	0800a46f 	.word	0x0800a46f
 800a454:	0800a45d 	.word	0x0800a45d
 800a458:	0800a4f3 	.word	0x0800a4f3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a460:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a464:	2b00      	cmp	r3, #0
 800a466:	d046      	beq.n	800a4f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800a468:	2301      	movs	r3, #1
 800a46a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a46c:	e043      	b.n	800a4f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a472:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a476:	d140      	bne.n	800a4fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a47c:	e03d      	b.n	800a4fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	699b      	ldr	r3, [r3, #24]
 800a482:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a486:	d121      	bne.n	800a4cc <DMA_CheckFifoParam+0xa8>
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2b03      	cmp	r3, #3
 800a48c:	d837      	bhi.n	800a4fe <DMA_CheckFifoParam+0xda>
 800a48e:	a201      	add	r2, pc, #4	; (adr r2, 800a494 <DMA_CheckFifoParam+0x70>)
 800a490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a494:	0800a4a5 	.word	0x0800a4a5
 800a498:	0800a4ab 	.word	0x0800a4ab
 800a49c:	0800a4a5 	.word	0x0800a4a5
 800a4a0:	0800a4bd 	.word	0x0800a4bd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	73fb      	strb	r3, [r7, #15]
      break;
 800a4a8:	e030      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d025      	beq.n	800a502 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a4ba:	e022      	b.n	800a502 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a4c4:	d11f      	bne.n	800a506 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a4ca:	e01c      	b.n	800a506 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	d903      	bls.n	800a4da <DMA_CheckFifoParam+0xb6>
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	2b03      	cmp	r3, #3
 800a4d6:	d003      	beq.n	800a4e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a4d8:	e018      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	73fb      	strb	r3, [r7, #15]
      break;
 800a4de:	e015      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d00e      	beq.n	800a50a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	73fb      	strb	r3, [r7, #15]
      break;
 800a4f0:	e00b      	b.n	800a50a <DMA_CheckFifoParam+0xe6>
      break;
 800a4f2:	bf00      	nop
 800a4f4:	e00a      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      break;
 800a4f6:	bf00      	nop
 800a4f8:	e008      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      break;
 800a4fa:	bf00      	nop
 800a4fc:	e006      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      break;
 800a4fe:	bf00      	nop
 800a500:	e004      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      break;
 800a502:	bf00      	nop
 800a504:	e002      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      break;   
 800a506:	bf00      	nop
 800a508:	e000      	b.n	800a50c <DMA_CheckFifoParam+0xe8>
      break;
 800a50a:	bf00      	nop
    }
  } 
  
  return status; 
 800a50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3714      	adds	r7, #20
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop

0800a51c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b088      	sub	sp, #32
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800a524:	2300      	movs	r3, #0
 800a526:	61fb      	str	r3, [r7, #28]
 800a528:	2300      	movs	r3, #0
 800a52a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 800a52c:	4baa      	ldr	r3, [pc, #680]	; (800a7d8 <HAL_ETH_Init+0x2bc>)
 800a52e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 800a530:	2300      	movs	r3, #0
 800a532:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800a534:	2300      	movs	r3, #0
 800a536:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d101      	bne.n	800a542 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	e183      	b.n	800a84a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a548:	b2db      	uxtb	r3, r3
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d106      	bne.n	800a55c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f004 fb1a 	bl	800eb90 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a55c:	2300      	movs	r3, #0
 800a55e:	60bb      	str	r3, [r7, #8]
 800a560:	4b9e      	ldr	r3, [pc, #632]	; (800a7dc <HAL_ETH_Init+0x2c0>)
 800a562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a564:	4a9d      	ldr	r2, [pc, #628]	; (800a7dc <HAL_ETH_Init+0x2c0>)
 800a566:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a56a:	6453      	str	r3, [r2, #68]	; 0x44
 800a56c:	4b9b      	ldr	r3, [pc, #620]	; (800a7dc <HAL_ETH_Init+0x2c0>)
 800a56e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a570:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a574:	60bb      	str	r3, [r7, #8]
 800a576:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800a578:	4b99      	ldr	r3, [pc, #612]	; (800a7e0 <HAL_ETH_Init+0x2c4>)
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	4a98      	ldr	r2, [pc, #608]	; (800a7e0 <HAL_ETH_Init+0x2c4>)
 800a57e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a582:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800a584:	4b96      	ldr	r3, [pc, #600]	; (800a7e0 <HAL_ETH_Init+0x2c4>)
 800a586:	685a      	ldr	r2, [r3, #4]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a1b      	ldr	r3, [r3, #32]
 800a58c:	4994      	ldr	r1, [pc, #592]	; (800a7e0 <HAL_ETH_Init+0x2c4>)
 800a58e:	4313      	orrs	r3, r2
 800a590:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a59a:	681a      	ldr	r2, [r3, #0]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f042 0201 	orr.w	r2, r2, #1
 800a5a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5a8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800a5aa:	f7fe ff29 	bl	8009400 <HAL_GetTick>
 800a5ae:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800a5b0:	e011      	b.n	800a5d6 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800a5b2:	f7fe ff25 	bl	8009400 <HAL_GetTick>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	1ad3      	subs	r3, r2, r3
 800a5bc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a5c0:	d909      	bls.n	800a5d6 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	e139      	b.n	800a84a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0301 	and.w	r3, r3, #1
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d1e4      	bne.n	800a5b2 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 800a5f0:	69fb      	ldr	r3, [r7, #28]
 800a5f2:	f023 031c 	bic.w	r3, r3, #28
 800a5f6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800a5f8:	f001 fe50 	bl	800c29c <HAL_RCC_GetHCLKFreq>
 800a5fc:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800a5fe:	69bb      	ldr	r3, [r7, #24]
 800a600:	4a78      	ldr	r2, [pc, #480]	; (800a7e4 <HAL_ETH_Init+0x2c8>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d908      	bls.n	800a618 <HAL_ETH_Init+0xfc>
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	4a77      	ldr	r2, [pc, #476]	; (800a7e8 <HAL_ETH_Init+0x2cc>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d804      	bhi.n	800a618 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800a60e:	69fb      	ldr	r3, [r7, #28]
 800a610:	f043 0308 	orr.w	r3, r3, #8
 800a614:	61fb      	str	r3, [r7, #28]
 800a616:	e027      	b.n	800a668 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	4a73      	ldr	r2, [pc, #460]	; (800a7e8 <HAL_ETH_Init+0x2cc>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d908      	bls.n	800a632 <HAL_ETH_Init+0x116>
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	4a6d      	ldr	r2, [pc, #436]	; (800a7d8 <HAL_ETH_Init+0x2bc>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d204      	bcs.n	800a632 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	f043 030c 	orr.w	r3, r3, #12
 800a62e:	61fb      	str	r3, [r7, #28]
 800a630:	e01a      	b.n	800a668 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800a632:	69bb      	ldr	r3, [r7, #24]
 800a634:	4a68      	ldr	r2, [pc, #416]	; (800a7d8 <HAL_ETH_Init+0x2bc>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d303      	bcc.n	800a642 <HAL_ETH_Init+0x126>
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	4a6b      	ldr	r2, [pc, #428]	; (800a7ec <HAL_ETH_Init+0x2d0>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d911      	bls.n	800a666 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800a642:	69bb      	ldr	r3, [r7, #24]
 800a644:	4a69      	ldr	r2, [pc, #420]	; (800a7ec <HAL_ETH_Init+0x2d0>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d908      	bls.n	800a65c <HAL_ETH_Init+0x140>
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	4a68      	ldr	r2, [pc, #416]	; (800a7f0 <HAL_ETH_Init+0x2d4>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d804      	bhi.n	800a65c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	f043 0304 	orr.w	r3, r3, #4
 800a658:	61fb      	str	r3, [r7, #28]
 800a65a:	e005      	b.n	800a668 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	f043 0310 	orr.w	r3, r3, #16
 800a662:	61fb      	str	r3, [r7, #28]
 800a664:	e000      	b.n	800a668 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800a666:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	69fa      	ldr	r2, [r7, #28]
 800a66e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800a670:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a674:	2100      	movs	r1, #0
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f000 fb14 	bl	800aca4 <HAL_ETH_WritePHYRegister>
 800a67c:	4603      	mov	r3, r0
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00b      	beq.n	800a69a <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800a686:	6939      	ldr	r1, [r7, #16]
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f000 fcc9 	bl	800b020 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2201      	movs	r2, #1
 800a692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800a696:	2301      	movs	r3, #1
 800a698:	e0d7      	b.n	800a84a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800a69a:	20ff      	movs	r0, #255	; 0xff
 800a69c:	f7fe febc 	bl	8009418 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	f000 80a5 	beq.w	800a7f4 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800a6aa:	f7fe fea9 	bl	8009400 <HAL_GetTick>
 800a6ae:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800a6b0:	f107 030c 	add.w	r3, r7, #12
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f000 fa8b 	bl	800abd4 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800a6be:	f7fe fe9f 	bl	8009400 <HAL_GetTick>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	1ad3      	subs	r3, r2, r3
 800a6c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d90f      	bls.n	800a6f0 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800a6d4:	6939      	ldr	r1, [r7, #16]
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f000 fca2 	bl	800b020 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	e0ac      	b.n	800a84a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f003 0304 	and.w	r3, r3, #4
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d0da      	beq.n	800a6b0 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800a6fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a6fe:	2100      	movs	r1, #0
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 facf 	bl	800aca4 <HAL_ETH_WritePHYRegister>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00b      	beq.n	800a724 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800a710:	6939      	ldr	r1, [r7, #16]
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f000 fc84 	bl	800b020 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2201      	movs	r2, #1
 800a71c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800a720:	2301      	movs	r3, #1
 800a722:	e092      	b.n	800a84a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 800a724:	f7fe fe6c 	bl	8009400 <HAL_GetTick>
 800a728:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800a72a:	f107 030c 	add.w	r3, r7, #12
 800a72e:	461a      	mov	r2, r3
 800a730:	2101      	movs	r1, #1
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 fa4e 	bl	800abd4 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800a738:	f7fe fe62 	bl	8009400 <HAL_GetTick>
 800a73c:	4602      	mov	r2, r0
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	f241 3288 	movw	r2, #5000	; 0x1388
 800a746:	4293      	cmp	r3, r2
 800a748:	d90f      	bls.n	800a76a <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800a74a:	2301      	movs	r3, #1
 800a74c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800a74e:	6939      	ldr	r1, [r7, #16]
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	f000 fc65 	bl	800b020 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2201      	movs	r2, #1
 800a75a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2200      	movs	r2, #0
 800a762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800a766:	2303      	movs	r3, #3
 800a768:	e06f      	b.n	800a84a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f003 0320 	and.w	r3, r3, #32
 800a770:	2b00      	cmp	r3, #0
 800a772:	d0da      	beq.n	800a72a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800a774:	f107 030c 	add.w	r3, r7, #12
 800a778:	461a      	mov	r2, r3
 800a77a:	211f      	movs	r1, #31
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f000 fa29 	bl	800abd4 <HAL_ETH_ReadPHYRegister>
 800a782:	4603      	mov	r3, r0
 800a784:	2b00      	cmp	r3, #0
 800a786:	d00b      	beq.n	800a7a0 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800a788:	2301      	movs	r3, #1
 800a78a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800a78c:	6939      	ldr	r1, [r7, #16]
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	f000 fc46 	bl	800b020 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2201      	movs	r2, #1
 800a798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800a79c:	2301      	movs	r3, #1
 800a79e:	e054      	b.n	800a84a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f003 0310 	and.w	r3, r3, #16
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d004      	beq.n	800a7b4 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7b0:	60da      	str	r2, [r3, #12]
 800a7b2:	e002      	b.n	800a7ba <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f003 0304 	and.w	r3, r3, #4
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d003      	beq.n	800a7cc <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	609a      	str	r2, [r3, #8]
 800a7ca:	e035      	b.n	800a838 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a7d2:	609a      	str	r2, [r3, #8]
 800a7d4:	e030      	b.n	800a838 <HAL_ETH_Init+0x31c>
 800a7d6:	bf00      	nop
 800a7d8:	03938700 	.word	0x03938700
 800a7dc:	40023800 	.word	0x40023800
 800a7e0:	40013800 	.word	0x40013800
 800a7e4:	01312cff 	.word	0x01312cff
 800a7e8:	02160ebf 	.word	0x02160ebf
 800a7ec:	05f5e0ff 	.word	0x05f5e0ff
 800a7f0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	08db      	lsrs	r3, r3, #3
 800a7fa:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	085b      	lsrs	r3, r3, #1
 800a802:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 800a804:	4313      	orrs	r3, r2
 800a806:	b29b      	uxth	r3, r3
 800a808:	461a      	mov	r2, r3
 800a80a:	2100      	movs	r1, #0
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 fa49 	bl	800aca4 <HAL_ETH_WritePHYRegister>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d00b      	beq.n	800a830 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800a81c:	6939      	ldr	r1, [r7, #16]
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 fbfe 	bl	800b020 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	e00c      	b.n	800a84a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800a830:	f640 70ff 	movw	r0, #4095	; 0xfff
 800a834:	f7fe fdf0 	bl	8009418 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800a838:	6939      	ldr	r1, [r7, #16]
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 fbf0 	bl	800b020 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2201      	movs	r2, #1
 800a844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800a848:	2300      	movs	r3, #0
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3720      	adds	r7, #32
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop

0800a854 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 800a854:	b480      	push	{r7}
 800a856:	b087      	sub	sp, #28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	607a      	str	r2, [r7, #4]
 800a860:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800a862:	2300      	movs	r3, #0
 800a864:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d101      	bne.n	800a874 <HAL_ETH_DMATxDescListInit+0x20>
 800a870:	2302      	movs	r3, #2
 800a872:	e052      	b.n	800a91a <HAL_ETH_DMATxDescListInit+0xc6>
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2201      	movs	r2, #1
 800a878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2202      	movs	r2, #2
 800a880:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	68ba      	ldr	r2, [r7, #8]
 800a888:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 800a88a:	2300      	movs	r3, #0
 800a88c:	617b      	str	r3, [r7, #20]
 800a88e:	e030      	b.n	800a8f2 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	015b      	lsls	r3, r3, #5
 800a894:	68ba      	ldr	r2, [r7, #8]
 800a896:	4413      	add	r3, r2
 800a898:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800a89a:	693b      	ldr	r3, [r7, #16]
 800a89c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a8a0:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a8a8:	fb02 f303 	mul.w	r3, r2, r3
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	4413      	add	r3, r2
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	69db      	ldr	r3, [r3, #28]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d105      	bne.n	800a8ca <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	697a      	ldr	r2, [r7, #20]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d208      	bcs.n	800a8e6 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	015b      	lsls	r3, r3, #5
 800a8da:	68ba      	ldr	r2, [r7, #8]
 800a8dc:	4413      	add	r3, r2
 800a8de:	461a      	mov	r2, r3
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	60da      	str	r2, [r3, #12]
 800a8e4:	e002      	b.n	800a8ec <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800a8e6:	68ba      	ldr	r2, [r7, #8]
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	617b      	str	r3, [r7, #20]
 800a8f2:	697a      	ldr	r2, [r7, #20]
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	d3ca      	bcc.n	800a890 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a904:	3310      	adds	r3, #16
 800a906:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2201      	movs	r2, #1
 800a90c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	371c      	adds	r7, #28
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr

0800a926 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800a926:	b480      	push	{r7}
 800a928:	b087      	sub	sp, #28
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	60f8      	str	r0, [r7, #12]
 800a92e:	60b9      	str	r1, [r7, #8]
 800a930:	607a      	str	r2, [r7, #4]
 800a932:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800a934:	2300      	movs	r3, #0
 800a936:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a93e:	2b01      	cmp	r3, #1
 800a940:	d101      	bne.n	800a946 <HAL_ETH_DMARxDescListInit+0x20>
 800a942:	2302      	movs	r3, #2
 800a944:	e056      	b.n	800a9f4 <HAL_ETH_DMARxDescListInit+0xce>
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2201      	movs	r2, #1
 800a94a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2202      	movs	r2, #2
 800a952:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	68ba      	ldr	r2, [r7, #8]
 800a95a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 800a95c:	2300      	movs	r3, #0
 800a95e:	617b      	str	r3, [r7, #20]
 800a960:	e034      	b.n	800a9cc <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	015b      	lsls	r3, r3, #5
 800a966:	68ba      	ldr	r2, [r7, #8]
 800a968:	4413      	add	r3, r2
 800a96a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a972:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800a97a:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a982:	fb02 f303 	mul.w	r3, r2, r3
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	4413      	add	r3, r2
 800a98a:	461a      	mov	r2, r3
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	699b      	ldr	r3, [r3, #24]
 800a994:	2b01      	cmp	r3, #1
 800a996:	d105      	bne.n	800a9a4 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	685b      	ldr	r3, [r3, #4]
 800a99c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	3b01      	subs	r3, #1
 800a9a8:	697a      	ldr	r2, [r7, #20]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	d208      	bcs.n	800a9c0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	015b      	lsls	r3, r3, #5
 800a9b4:	68ba      	ldr	r2, [r7, #8]
 800a9b6:	4413      	add	r3, r2
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	60da      	str	r2, [r3, #12]
 800a9be:	e002      	b.n	800a9c6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800a9c0:	68ba      	ldr	r2, [r7, #8]
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	3301      	adds	r3, #1
 800a9ca:	617b      	str	r3, [r7, #20]
 800a9cc:	697a      	ldr	r2, [r7, #20]
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d3c6      	bcc.n	800a962 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	68ba      	ldr	r2, [r7, #8]
 800a9da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9de:	330c      	adds	r3, #12
 800a9e0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a9f2:	2300      	movs	r3, #0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	371c      	adds	r7, #28
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b087      	sub	sp, #28
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	617b      	str	r3, [r7, #20]
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60fb      	str	r3, [r7, #12]
 800aa12:	2300      	movs	r3, #0
 800aa14:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	d101      	bne.n	800aa24 <HAL_ETH_TransmitFrame+0x24>
 800aa20:	2302      	movs	r3, #2
 800aa22:	e0cd      	b.n	800abc0 <HAL_ETH_TransmitFrame+0x1c0>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2201      	movs	r2, #1
 800aa28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2202      	movs	r2, #2
 800aa30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d109      	bne.n	800aa4e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2200      	movs	r2, #0
 800aa46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e0b8      	b.n	800abc0 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	da09      	bge.n	800aa6c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2212      	movs	r2, #18
 800aa5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800aa68:	2301      	movs	r3, #1
 800aa6a:	e0a9      	b.n	800abc0 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d915      	bls.n	800aaa2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	4a54      	ldr	r2, [pc, #336]	; (800abcc <HAL_ETH_TransmitFrame+0x1cc>)
 800aa7a:	fba2 2303 	umull	r2, r3, r2, r3
 800aa7e:	0a9b      	lsrs	r3, r3, #10
 800aa80:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800aa82:	683a      	ldr	r2, [r7, #0]
 800aa84:	4b51      	ldr	r3, [pc, #324]	; (800abcc <HAL_ETH_TransmitFrame+0x1cc>)
 800aa86:	fba3 1302 	umull	r1, r3, r3, r2
 800aa8a:	0a9b      	lsrs	r3, r3, #10
 800aa8c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800aa90:	fb01 f303 	mul.w	r3, r1, r3
 800aa94:	1ad3      	subs	r3, r2, r3
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d005      	beq.n	800aaa6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	617b      	str	r3, [r7, #20]
 800aaa0:	e001      	b.n	800aaa6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d11c      	bne.n	800aae6 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800aaba:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aac0:	683a      	ldr	r2, [r7, #0]
 800aac2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800aac6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aad2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800aad6:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aadc:	68db      	ldr	r3, [r3, #12]
 800aade:	461a      	mov	r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	62da      	str	r2, [r3, #44]	; 0x2c
 800aae4:	e04b      	b.n	800ab7e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 800aae6:	2300      	movs	r3, #0
 800aae8:	613b      	str	r3, [r7, #16]
 800aaea:	e044      	b.n	800ab76 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaf0:	681a      	ldr	r2, [r3, #0]
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaf6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800aafa:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d107      	bne.n	800ab12 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ab10:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab16:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ab1a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	693a      	ldr	r2, [r7, #16]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d116      	bne.n	800ab54 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab30:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800ab34:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	4a25      	ldr	r2, [pc, #148]	; (800abd0 <HAL_ETH_TransmitFrame+0x1d0>)
 800ab3a:	fb02 f203 	mul.w	r2, r2, r3
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	4413      	add	r3, r2
 800ab42:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ab46:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab4c:	68fa      	ldr	r2, [r7, #12]
 800ab4e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800ab52:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab5e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800ab62:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	3301      	adds	r3, #1
 800ab74:	613b      	str	r3, [r7, #16]
 800ab76:	693a      	ldr	r2, [r7, #16]
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d3b6      	bcc.n	800aaec <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab86:	3314      	adds	r3, #20
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f003 0304 	and.w	r3, r3, #4
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00d      	beq.n	800abae <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab9a:	3314      	adds	r3, #20
 800ab9c:	2204      	movs	r2, #4
 800ab9e:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aba8:	3304      	adds	r3, #4
 800abaa:	2200      	movs	r2, #0
 800abac:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2201      	movs	r2, #1
 800abb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800abbe:	2300      	movs	r3, #0
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	371c      	adds	r7, #28
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr
 800abcc:	ac02b00b 	.word	0xac02b00b
 800abd0:	fffffa0c 	.word	0xfffffa0c

0800abd4 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	460b      	mov	r3, r1
 800abde:	607a      	str	r2, [r7, #4]
 800abe0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 800abe2:	2300      	movs	r3, #0
 800abe4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800abe6:	2300      	movs	r3, #0
 800abe8:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800abf0:	b2db      	uxtb	r3, r3
 800abf2:	2b82      	cmp	r3, #130	; 0x82
 800abf4:	d101      	bne.n	800abfa <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800abf6:	2302      	movs	r3, #2
 800abf8:	e050      	b.n	800ac9c <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2282      	movs	r2, #130	; 0x82
 800abfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	691b      	ldr	r3, [r3, #16]
 800ac08:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	f003 031c 	and.w	r3, r3, #28
 800ac10:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	8a1b      	ldrh	r3, [r3, #16]
 800ac16:	02db      	lsls	r3, r3, #11
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	697a      	ldr	r2, [r7, #20]
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800ac20:	897b      	ldrh	r3, [r7, #10]
 800ac22:	019b      	lsls	r3, r3, #6
 800ac24:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800ac28:	697a      	ldr	r2, [r7, #20]
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	f023 0302 	bic.w	r3, r3, #2
 800ac34:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	f043 0301 	orr.w	r3, r3, #1
 800ac3c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	697a      	ldr	r2, [r7, #20]
 800ac44:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800ac46:	f7fe fbdb 	bl	8009400 <HAL_GetTick>
 800ac4a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ac4c:	e015      	b.n	800ac7a <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800ac4e:	f7fe fbd7 	bl	8009400 <HAL_GetTick>
 800ac52:	4602      	mov	r2, r0
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	1ad3      	subs	r3, r2, r3
 800ac58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac5c:	d309      	bcc.n	800ac72 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2201      	movs	r2, #1
 800ac62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	e014      	b.n	800ac9c <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	691b      	ldr	r3, [r3, #16]
 800ac78:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	f003 0301 	and.w	r3, r3, #1
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d1e4      	bne.n	800ac4e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	695b      	ldr	r3, [r3, #20]
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	461a      	mov	r2, r3
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2201      	movs	r2, #1
 800ac96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3718      	adds	r7, #24
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b086      	sub	sp, #24
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	460b      	mov	r3, r1
 800acae:	607a      	str	r2, [r7, #4]
 800acb0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800acb2:	2300      	movs	r3, #0
 800acb4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800acb6:	2300      	movs	r3, #0
 800acb8:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	2b42      	cmp	r3, #66	; 0x42
 800acc4:	d101      	bne.n	800acca <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800acc6:	2302      	movs	r3, #2
 800acc8:	e04e      	b.n	800ad68 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	2242      	movs	r2, #66	; 0x42
 800acce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f003 031c 	and.w	r3, r3, #28
 800ace0:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	8a1b      	ldrh	r3, [r3, #16]
 800ace6:	02db      	lsls	r3, r3, #11
 800ace8:	b29b      	uxth	r3, r3
 800acea:	697a      	ldr	r2, [r7, #20]
 800acec:	4313      	orrs	r3, r2
 800acee:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800acf0:	897b      	ldrh	r3, [r7, #10]
 800acf2:	019b      	lsls	r3, r3, #6
 800acf4:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800acf8:	697a      	ldr	r2, [r7, #20]
 800acfa:	4313      	orrs	r3, r2
 800acfc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f043 0302 	orr.w	r3, r3, #2
 800ad04:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	f043 0301 	orr.w	r3, r3, #1
 800ad0c:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	b29a      	uxth	r2, r3
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	697a      	ldr	r2, [r7, #20]
 800ad1e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800ad20:	f7fe fb6e 	bl	8009400 <HAL_GetTick>
 800ad24:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ad26:	e015      	b.n	800ad54 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800ad28:	f7fe fb6a 	bl	8009400 <HAL_GetTick>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	1ad3      	subs	r3, r2, r3
 800ad32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad36:	d309      	bcc.n	800ad4c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2200      	movs	r2, #0
 800ad44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800ad48:	2303      	movs	r3, #3
 800ad4a:	e00d      	b.n	800ad68 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	691b      	ldr	r3, [r3, #16]
 800ad52:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	f003 0301 	and.w	r3, r3, #1
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e4      	bne.n	800ad28 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2201      	movs	r2, #1
 800ad62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800ad66:	2300      	movs	r3, #0
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3718      	adds	r7, #24
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d101      	bne.n	800ad86 <HAL_ETH_Start+0x16>
 800ad82:	2302      	movs	r3, #2
 800ad84:	e01f      	b.n	800adc6 <HAL_ETH_Start+0x56>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2201      	movs	r2, #1
 800ad8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2202      	movs	r2, #2
 800ad92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 fb44 	bl	800b424 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f000 fb7b 	bl	800b498 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 fc12 	bl	800b5cc <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 fbaf 	bl	800b50c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 fbdc 	bl	800b56c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2201      	movs	r2, #1
 800adb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3708      	adds	r7, #8
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 800adce:	b580      	push	{r7, lr}
 800add0:	b082      	sub	sp, #8
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800addc:	2b01      	cmp	r3, #1
 800adde:	d101      	bne.n	800ade4 <HAL_ETH_Stop+0x16>
 800ade0:	2302      	movs	r3, #2
 800ade2:	e01f      	b.n	800ae24 <HAL_ETH_Stop+0x56>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2201      	movs	r2, #1
 800ade8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2202      	movs	r2, #2
 800adf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 fba1 	bl	800b53c <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f000 fbce 	bl	800b59c <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f000 fb66 	bl	800b4d2 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 fbe0 	bl	800b5cc <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f000 fb26 	bl	800b45e <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2201      	movs	r2, #1
 800ae16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800ae22:	2300      	movs	r3, #0
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3708      	adds	r7, #8
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800ae36:	2300      	movs	r3, #0
 800ae38:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d101      	bne.n	800ae48 <HAL_ETH_ConfigMAC+0x1c>
 800ae44:	2302      	movs	r3, #2
 800ae46:	e0e4      	b.n	800b012 <HAL_ETH_ConfigMAC+0x1e6>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2202      	movs	r2, #2
 800ae54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f000 80b1 	beq.w	800afc2 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800ae68:	68fa      	ldr	r2, [r7, #12]
 800ae6a:	4b6c      	ldr	r3, [pc, #432]	; (800b01c <HAL_ETH_ConfigMAC+0x1f0>)
 800ae6c:	4013      	ands	r3, r2
 800ae6e:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800ae78:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800ae7e:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800ae84:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800ae8a:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 800ae90:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800ae96:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 800ae9c:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800aea2:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 800aea8:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 800aeae:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800aeb4:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800aeba:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800aebc:	68fa      	ldr	r2, [r7, #12]
 800aebe:	4313      	orrs	r3, r2
 800aec0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68fa      	ldr	r2, [r7, #12]
 800aec8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800aed2:	2001      	movs	r0, #1
 800aed4:	f7fe faa0 	bl	8009418 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	68fa      	ldr	r2, [r7, #12]
 800aede:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800aee8:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800aeee:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 800aef4:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800aefa:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800af00:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800af06:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800af12:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800af14:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800af1e:	2001      	movs	r0, #1
 800af20:	f7fe fa7a 	bl	8009418 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	68fa      	ldr	r2, [r7, #12]
 800af2a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	683a      	ldr	r2, [r7, #0]
 800af32:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800af34:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	683a      	ldr	r2, [r7, #0]
 800af3c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800af3e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	699b      	ldr	r3, [r3, #24]
 800af46:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800af4e:	4013      	ands	r3, r2
 800af50:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af56:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800af5c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800af62:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800af68:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800af6e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800af74:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800af76:	68fa      	ldr	r2, [r7, #12]
 800af78:	4313      	orrs	r3, r2
 800af7a:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800af8c:	2001      	movs	r0, #1
 800af8e:	f7fe fa43 	bl	8009418 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	68fa      	ldr	r2, [r7, #12]
 800af98:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	430a      	orrs	r2, r1
 800afa8:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	69db      	ldr	r3, [r3, #28]
 800afb0:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800afb2:	2001      	movs	r0, #1
 800afb4:	f7fe fa30 	bl	8009418 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	61da      	str	r2, [r3, #28]
 800afc0:	e01e      	b.n	800b000 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800afd0:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	689a      	ldr	r2, [r3, #8]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	68db      	ldr	r3, [r3, #12]
 800afda:	4313      	orrs	r3, r2
 800afdc:	68fa      	ldr	r2, [r7, #12]
 800afde:	4313      	orrs	r3, r2
 800afe0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800aff2:	2001      	movs	r0, #1
 800aff4:	f7fe fa10 	bl	8009418 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	68fa      	ldr	r2, [r7, #12]
 800affe:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2201      	movs	r2, #1
 800b004:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2200      	movs	r2, #0
 800b00c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	3710      	adds	r7, #16
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	ff20810f 	.word	0xff20810f

0800b020 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b0b0      	sub	sp, #192	; 0xc0
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
 800b028:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800b02a:	2300      	movs	r3, #0
 800b02c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d007      	beq.n	800b046 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b03c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b044:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800b046:	2300      	movs	r3, #0
 800b048:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800b04a:	2300      	movs	r3, #0
 800b04c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800b04e:	2300      	movs	r3, #0
 800b050:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800b052:	2300      	movs	r3, #0
 800b054:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800b056:	2300      	movs	r3, #0
 800b058:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800b05a:	2300      	movs	r3, #0
 800b05c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	69db      	ldr	r3, [r3, #28]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d103      	bne.n	800b06e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800b066:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b06a:	663b      	str	r3, [r7, #96]	; 0x60
 800b06c:	e001      	b.n	800b072 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800b06e:	2300      	movs	r3, #0
 800b070:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800b072:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b076:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800b078:	2300      	movs	r3, #0
 800b07a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800b07c:	2300      	movs	r3, #0
 800b07e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800b080:	2300      	movs	r3, #0
 800b082:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800b084:	2300      	movs	r3, #0
 800b086:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800b088:	2300      	movs	r3, #0
 800b08a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800b08c:	2340      	movs	r3, #64	; 0x40
 800b08e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800b090:	2300      	movs	r3, #0
 800b092:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800b096:	2300      	movs	r3, #0
 800b098:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800b09c:	2300      	movs	r3, #0
 800b09e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800b0c0:	2380      	movs	r3, #128	; 0x80
 800b0c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800b0f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b0f8:	4bac      	ldr	r3, [pc, #688]	; (800b3ac <ETH_MACDMAConfig+0x38c>)
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800b100:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800b102:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800b104:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800b106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800b108:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800b10a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800b10c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800b112:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 800b114:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800b116:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800b118:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800b11a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800b120:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800b122:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 800b124:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800b126:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800b128:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800b12a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800b12c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800b12e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800b130:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800b132:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 800b134:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800b136:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b13a:	4313      	orrs	r3, r2
 800b13c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b148:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b154:	2001      	movs	r0, #1
 800b156:	f7fe f95f 	bl	8009418 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b162:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b164:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800b166:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b168:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800b16a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800b16c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800b16e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800b172:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800b174:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800b178:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800b17a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800b17e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800b180:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800b184:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800b188:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800b190:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b192:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b19e:	2001      	movs	r0, #1
 800b1a0:	f7fe f93a 	bl	8009418 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b1ac:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b1b6:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b1c0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	699b      	ldr	r3, [r3, #24]
 800b1c8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800b1cc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b1d0:	f64f 7341 	movw	r3, #65345	; 0xff41
 800b1d4:	4013      	ands	r3, r2
 800b1d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800b1da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b1de:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800b1e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800b1e4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800b1e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800b1ea:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800b1ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800b1f0:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800b1f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800b1f6:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800b1f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800b1fc:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800b1fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b202:	4313      	orrs	r3, r2
 800b204:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b210:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	699b      	ldr	r3, [r3, #24]
 800b218:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b21c:	2001      	movs	r0, #1
 800b21e:	f7fe f8fb 	bl	8009418 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b22a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800b22c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800b230:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	430a      	orrs	r2, r1
 800b23a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	69db      	ldr	r3, [r3, #28]
 800b242:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b246:	2001      	movs	r0, #1
 800b248:	f7fe f8e6 	bl	8009418 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b254:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800b256:	2300      	movs	r3, #0
 800b258:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800b25a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b25e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800b260:	2300      	movs	r3, #0
 800b262:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800b264:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b268:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800b26a:	2300      	movs	r3, #0
 800b26c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800b26e:	2300      	movs	r3, #0
 800b270:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800b272:	2300      	movs	r3, #0
 800b274:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800b276:	2300      	movs	r3, #0
 800b278:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800b27a:	2304      	movs	r3, #4
 800b27c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800b27e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b282:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800b284:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b288:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800b28a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b28e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800b290:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b294:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800b296:	2380      	movs	r3, #128	; 0x80
 800b298:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 800b29a:	2300      	movs	r3, #0
 800b29c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2aa:	3318      	adds	r3, #24
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800b2b2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b2b6:	4b3e      	ldr	r3, [pc, #248]	; (800b3b0 <ETH_MACDMAConfig+0x390>)
 800b2b8:	4013      	ands	r3, r2
 800b2ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b2be:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800b2c0:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b2c2:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800b2c4:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800b2c6:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800b2c8:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800b2ca:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800b2cc:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800b2ce:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800b2d0:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800b2d2:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800b2d4:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800b2d6:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800b2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800b2da:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800b2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800b2de:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b2e0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2f2:	3318      	adds	r3, #24
 800b2f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b2f8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b302:	3318      	adds	r3, #24
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b30a:	2001      	movs	r0, #1
 800b30c:	f7fe f884 	bl	8009418 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b318:	3318      	adds	r3, #24
 800b31a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b31e:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b320:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800b322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b324:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800b326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800b328:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800b32a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800b32c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800b32e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800b330:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 800b332:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b334:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800b336:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800b338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800b33a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800b344:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b348:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800b358:	2001      	movs	r0, #1
 800b35a:	f7fe f85d 	bl	8009418 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b366:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b36a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	699b      	ldr	r3, [r3, #24]
 800b370:	2b01      	cmp	r3, #1
 800b372:	d10f      	bne.n	800b394 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b37c:	331c      	adds	r3, #28
 800b37e:	681a      	ldr	r2, [r3, #0]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b38c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b390:	331c      	adds	r3, #28
 800b392:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	695b      	ldr	r3, [r3, #20]
 800b398:	461a      	mov	r2, r3
 800b39a:	2100      	movs	r1, #0
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f000 f809 	bl	800b3b4 <ETH_MACAddressConfig>
}
 800b3a2:	bf00      	nop
 800b3a4:	37c0      	adds	r7, #192	; 0xc0
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}
 800b3aa:	bf00      	nop
 800b3ac:	ff20810f 	.word	0xff20810f
 800b3b0:	f8de3f23 	.word	0xf8de3f23

0800b3b4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b087      	sub	sp, #28
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	3305      	adds	r3, #5
 800b3c4:	781b      	ldrb	r3, [r3, #0]
 800b3c6:	021b      	lsls	r3, r3, #8
 800b3c8:	687a      	ldr	r2, [r7, #4]
 800b3ca:	3204      	adds	r2, #4
 800b3cc:	7812      	ldrb	r2, [r2, #0]
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800b3d2:	68ba      	ldr	r2, [r7, #8]
 800b3d4:	4b11      	ldr	r3, [pc, #68]	; (800b41c <ETH_MACAddressConfig+0x68>)
 800b3d6:	4413      	add	r3, r2
 800b3d8:	461a      	mov	r2, r3
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	3303      	adds	r3, #3
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	061a      	lsls	r2, r3, #24
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	3302      	adds	r3, #2
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	041b      	lsls	r3, r3, #16
 800b3ee:	431a      	orrs	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	021b      	lsls	r3, r3, #8
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	7812      	ldrb	r2, [r2, #0]
 800b3fe:	4313      	orrs	r3, r2
 800b400:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800b402:	68ba      	ldr	r2, [r7, #8]
 800b404:	4b06      	ldr	r3, [pc, #24]	; (800b420 <ETH_MACAddressConfig+0x6c>)
 800b406:	4413      	add	r3, r2
 800b408:	461a      	mov	r2, r3
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	6013      	str	r3, [r2, #0]
}
 800b40e:	bf00      	nop
 800b410:	371c      	adds	r7, #28
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	40028040 	.word	0x40028040
 800b420:	40028044 	.word	0x40028044

0800b424 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800b42c:	2300      	movs	r3, #0
 800b42e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	681a      	ldr	r2, [r3, #0]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f042 0208 	orr.w	r2, r2, #8
 800b43e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800b448:	2001      	movs	r0, #1
 800b44a:	f000 f8e9 	bl	800b620 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	68fa      	ldr	r2, [r7, #12]
 800b454:	601a      	str	r2, [r3, #0]
}
 800b456:	bf00      	nop
 800b458:	3710      	adds	r7, #16
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}

0800b45e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800b45e:	b580      	push	{r7, lr}
 800b460:	b084      	sub	sp, #16
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800b466:	2300      	movs	r3, #0
 800b468:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	681a      	ldr	r2, [r3, #0]
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f022 0208 	bic.w	r2, r2, #8
 800b478:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800b482:	2001      	movs	r0, #1
 800b484:	f000 f8cc 	bl	800b620 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68fa      	ldr	r2, [r7, #12]
 800b48e:	601a      	str	r2, [r3, #0]
}
 800b490:	bf00      	nop
 800b492:	3710      	adds	r7, #16
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f042 0204 	orr.w	r2, r2, #4
 800b4b2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800b4bc:	2001      	movs	r0, #1
 800b4be:	f000 f8af 	bl	800b620 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	68fa      	ldr	r2, [r7, #12]
 800b4c8:	601a      	str	r2, [r3, #0]
}
 800b4ca:	bf00      	nop
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800b4d2:	b580      	push	{r7, lr}
 800b4d4:	b084      	sub	sp, #16
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f022 0204 	bic.w	r2, r2, #4
 800b4ec:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800b4f6:	2001      	movs	r0, #1
 800b4f8:	f000 f892 	bl	800b620 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	68fa      	ldr	r2, [r7, #12]
 800b502:	601a      	str	r2, [r3, #0]
}
 800b504:	bf00      	nop
 800b506:	3710      	adds	r7, #16
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}

0800b50c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800b50c:	b480      	push	{r7}
 800b50e:	b083      	sub	sp, #12
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b51c:	3318      	adds	r3, #24
 800b51e:	681a      	ldr	r2, [r3, #0]
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b528:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b52c:	3318      	adds	r3, #24
 800b52e:	601a      	str	r2, [r3, #0]
}
 800b530:	bf00      	nop
 800b532:	370c      	adds	r7, #12
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr

0800b53c <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800b53c:	b480      	push	{r7}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b54c:	3318      	adds	r3, #24
 800b54e:	681a      	ldr	r2, [r3, #0]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b55c:	3318      	adds	r3, #24
 800b55e:	601a      	str	r2, [r3, #0]
}
 800b560:	bf00      	nop
 800b562:	370c      	adds	r7, #12
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr

0800b56c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800b56c:	b480      	push	{r7}
 800b56e:	b083      	sub	sp, #12
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b57c:	3318      	adds	r3, #24
 800b57e:	681a      	ldr	r2, [r3, #0]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f042 0202 	orr.w	r2, r2, #2
 800b588:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b58c:	3318      	adds	r3, #24
 800b58e:	601a      	str	r2, [r3, #0]
}
 800b590:	bf00      	nop
 800b592:	370c      	adds	r7, #12
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr

0800b59c <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800b59c:	b480      	push	{r7}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5ac:	3318      	adds	r3, #24
 800b5ae:	681a      	ldr	r2, [r3, #0]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f022 0202 	bic.w	r2, r2, #2
 800b5b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5bc:	3318      	adds	r3, #24
 800b5be:	601a      	str	r2, [r3, #0]
}
 800b5c0:	bf00      	nop
 800b5c2:	370c      	adds	r7, #12
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5e0:	3318      	adds	r3, #24
 800b5e2:	681a      	ldr	r2, [r3, #0]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b5ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5f0:	3318      	adds	r3, #24
 800b5f2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5fc:	3318      	adds	r3, #24
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800b602:	2001      	movs	r0, #1
 800b604:	f000 f80c 	bl	800b620 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68fa      	ldr	r2, [r7, #12]
 800b60e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b612:	3318      	adds	r3, #24
 800b614:	601a      	str	r2, [r3, #0]
}
 800b616:	bf00      	nop
 800b618:	3710      	adds	r7, #16
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
	...

0800b620 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 800b620:	b480      	push	{r7}
 800b622:	b085      	sub	sp, #20
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800b628:	4b0b      	ldr	r3, [pc, #44]	; (800b658 <ETH_Delay+0x38>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	4a0b      	ldr	r2, [pc, #44]	; (800b65c <ETH_Delay+0x3c>)
 800b62e:	fba2 2303 	umull	r2, r3, r2, r3
 800b632:	0a5b      	lsrs	r3, r3, #9
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	fb02 f303 	mul.w	r3, r2, r3
 800b63a:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 800b63c:	bf00      	nop
  } 
  while (Delay --);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	1e5a      	subs	r2, r3, #1
 800b642:	60fa      	str	r2, [r7, #12]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1f9      	bne.n	800b63c <ETH_Delay+0x1c>
}
 800b648:	bf00      	nop
 800b64a:	bf00      	nop
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr
 800b656:	bf00      	nop
 800b658:	20000058 	.word	0x20000058
 800b65c:	10624dd3 	.word	0x10624dd3

0800b660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b660:	b480      	push	{r7}
 800b662:	b089      	sub	sp, #36	; 0x24
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b66a:	2300      	movs	r3, #0
 800b66c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b66e:	2300      	movs	r3, #0
 800b670:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b672:	2300      	movs	r3, #0
 800b674:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b676:	2300      	movs	r3, #0
 800b678:	61fb      	str	r3, [r7, #28]
 800b67a:	e16b      	b.n	800b954 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b67c:	2201      	movs	r2, #1
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	fa02 f303 	lsl.w	r3, r2, r3
 800b684:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	697a      	ldr	r2, [r7, #20]
 800b68c:	4013      	ands	r3, r2
 800b68e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b690:	693a      	ldr	r2, [r7, #16]
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	429a      	cmp	r2, r3
 800b696:	f040 815a 	bne.w	800b94e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	685b      	ldr	r3, [r3, #4]
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d00b      	beq.n	800b6ba <HAL_GPIO_Init+0x5a>
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	685b      	ldr	r3, [r3, #4]
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	d007      	beq.n	800b6ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b6ae:	2b11      	cmp	r3, #17
 800b6b0:	d003      	beq.n	800b6ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	2b12      	cmp	r3, #18
 800b6b8:	d130      	bne.n	800b71c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	689b      	ldr	r3, [r3, #8]
 800b6be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	005b      	lsls	r3, r3, #1
 800b6c4:	2203      	movs	r2, #3
 800b6c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6ca:	43db      	mvns	r3, r3
 800b6cc:	69ba      	ldr	r2, [r7, #24]
 800b6ce:	4013      	ands	r3, r2
 800b6d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	68da      	ldr	r2, [r3, #12]
 800b6d6:	69fb      	ldr	r3, [r7, #28]
 800b6d8:	005b      	lsls	r3, r3, #1
 800b6da:	fa02 f303 	lsl.w	r3, r2, r3
 800b6de:	69ba      	ldr	r2, [r7, #24]
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	69ba      	ldr	r2, [r7, #24]
 800b6e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6f8:	43db      	mvns	r3, r3
 800b6fa:	69ba      	ldr	r2, [r7, #24]
 800b6fc:	4013      	ands	r3, r2
 800b6fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	091b      	lsrs	r3, r3, #4
 800b706:	f003 0201 	and.w	r2, r3, #1
 800b70a:	69fb      	ldr	r3, [r7, #28]
 800b70c:	fa02 f303 	lsl.w	r3, r2, r3
 800b710:	69ba      	ldr	r2, [r7, #24]
 800b712:	4313      	orrs	r3, r2
 800b714:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	69ba      	ldr	r2, [r7, #24]
 800b71a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	005b      	lsls	r3, r3, #1
 800b726:	2203      	movs	r2, #3
 800b728:	fa02 f303 	lsl.w	r3, r2, r3
 800b72c:	43db      	mvns	r3, r3
 800b72e:	69ba      	ldr	r2, [r7, #24]
 800b730:	4013      	ands	r3, r2
 800b732:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	689a      	ldr	r2, [r3, #8]
 800b738:	69fb      	ldr	r3, [r7, #28]
 800b73a:	005b      	lsls	r3, r3, #1
 800b73c:	fa02 f303 	lsl.w	r3, r2, r3
 800b740:	69ba      	ldr	r2, [r7, #24]
 800b742:	4313      	orrs	r3, r2
 800b744:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	69ba      	ldr	r2, [r7, #24]
 800b74a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	685b      	ldr	r3, [r3, #4]
 800b750:	2b02      	cmp	r3, #2
 800b752:	d003      	beq.n	800b75c <HAL_GPIO_Init+0xfc>
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	685b      	ldr	r3, [r3, #4]
 800b758:	2b12      	cmp	r3, #18
 800b75a:	d123      	bne.n	800b7a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	08da      	lsrs	r2, r3, #3
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	3208      	adds	r2, #8
 800b764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b768:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b76a:	69fb      	ldr	r3, [r7, #28]
 800b76c:	f003 0307 	and.w	r3, r3, #7
 800b770:	009b      	lsls	r3, r3, #2
 800b772:	220f      	movs	r2, #15
 800b774:	fa02 f303 	lsl.w	r3, r2, r3
 800b778:	43db      	mvns	r3, r3
 800b77a:	69ba      	ldr	r2, [r7, #24]
 800b77c:	4013      	ands	r3, r2
 800b77e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	691a      	ldr	r2, [r3, #16]
 800b784:	69fb      	ldr	r3, [r7, #28]
 800b786:	f003 0307 	and.w	r3, r3, #7
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	fa02 f303 	lsl.w	r3, r2, r3
 800b790:	69ba      	ldr	r2, [r7, #24]
 800b792:	4313      	orrs	r3, r2
 800b794:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b796:	69fb      	ldr	r3, [r7, #28]
 800b798:	08da      	lsrs	r2, r3, #3
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	3208      	adds	r2, #8
 800b79e:	69b9      	ldr	r1, [r7, #24]
 800b7a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b7aa:	69fb      	ldr	r3, [r7, #28]
 800b7ac:	005b      	lsls	r3, r3, #1
 800b7ae:	2203      	movs	r2, #3
 800b7b0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7b4:	43db      	mvns	r3, r3
 800b7b6:	69ba      	ldr	r2, [r7, #24]
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	f003 0203 	and.w	r2, r3, #3
 800b7c4:	69fb      	ldr	r3, [r7, #28]
 800b7c6:	005b      	lsls	r3, r3, #1
 800b7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7cc:	69ba      	ldr	r2, [r7, #24]
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	69ba      	ldr	r2, [r7, #24]
 800b7d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f000 80b4 	beq.w	800b94e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	60fb      	str	r3, [r7, #12]
 800b7ea:	4b60      	ldr	r3, [pc, #384]	; (800b96c <HAL_GPIO_Init+0x30c>)
 800b7ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7ee:	4a5f      	ldr	r2, [pc, #380]	; (800b96c <HAL_GPIO_Init+0x30c>)
 800b7f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b7f4:	6453      	str	r3, [r2, #68]	; 0x44
 800b7f6:	4b5d      	ldr	r3, [pc, #372]	; (800b96c <HAL_GPIO_Init+0x30c>)
 800b7f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b7fe:	60fb      	str	r3, [r7, #12]
 800b800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b802:	4a5b      	ldr	r2, [pc, #364]	; (800b970 <HAL_GPIO_Init+0x310>)
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	089b      	lsrs	r3, r3, #2
 800b808:	3302      	adds	r3, #2
 800b80a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b80e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b810:	69fb      	ldr	r3, [r7, #28]
 800b812:	f003 0303 	and.w	r3, r3, #3
 800b816:	009b      	lsls	r3, r3, #2
 800b818:	220f      	movs	r2, #15
 800b81a:	fa02 f303 	lsl.w	r3, r2, r3
 800b81e:	43db      	mvns	r3, r3
 800b820:	69ba      	ldr	r2, [r7, #24]
 800b822:	4013      	ands	r3, r2
 800b824:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	4a52      	ldr	r2, [pc, #328]	; (800b974 <HAL_GPIO_Init+0x314>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d02b      	beq.n	800b886 <HAL_GPIO_Init+0x226>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	4a51      	ldr	r2, [pc, #324]	; (800b978 <HAL_GPIO_Init+0x318>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d025      	beq.n	800b882 <HAL_GPIO_Init+0x222>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	4a50      	ldr	r2, [pc, #320]	; (800b97c <HAL_GPIO_Init+0x31c>)
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d01f      	beq.n	800b87e <HAL_GPIO_Init+0x21e>
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	4a4f      	ldr	r2, [pc, #316]	; (800b980 <HAL_GPIO_Init+0x320>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d019      	beq.n	800b87a <HAL_GPIO_Init+0x21a>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	4a4e      	ldr	r2, [pc, #312]	; (800b984 <HAL_GPIO_Init+0x324>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d013      	beq.n	800b876 <HAL_GPIO_Init+0x216>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	4a4d      	ldr	r2, [pc, #308]	; (800b988 <HAL_GPIO_Init+0x328>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d00d      	beq.n	800b872 <HAL_GPIO_Init+0x212>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a4c      	ldr	r2, [pc, #304]	; (800b98c <HAL_GPIO_Init+0x32c>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d007      	beq.n	800b86e <HAL_GPIO_Init+0x20e>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a4b      	ldr	r2, [pc, #300]	; (800b990 <HAL_GPIO_Init+0x330>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d101      	bne.n	800b86a <HAL_GPIO_Init+0x20a>
 800b866:	2307      	movs	r3, #7
 800b868:	e00e      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b86a:	2308      	movs	r3, #8
 800b86c:	e00c      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b86e:	2306      	movs	r3, #6
 800b870:	e00a      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b872:	2305      	movs	r3, #5
 800b874:	e008      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b876:	2304      	movs	r3, #4
 800b878:	e006      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b87a:	2303      	movs	r3, #3
 800b87c:	e004      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b87e:	2302      	movs	r3, #2
 800b880:	e002      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b882:	2301      	movs	r3, #1
 800b884:	e000      	b.n	800b888 <HAL_GPIO_Init+0x228>
 800b886:	2300      	movs	r3, #0
 800b888:	69fa      	ldr	r2, [r7, #28]
 800b88a:	f002 0203 	and.w	r2, r2, #3
 800b88e:	0092      	lsls	r2, r2, #2
 800b890:	4093      	lsls	r3, r2
 800b892:	69ba      	ldr	r2, [r7, #24]
 800b894:	4313      	orrs	r3, r2
 800b896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b898:	4935      	ldr	r1, [pc, #212]	; (800b970 <HAL_GPIO_Init+0x310>)
 800b89a:	69fb      	ldr	r3, [r7, #28]
 800b89c:	089b      	lsrs	r3, r3, #2
 800b89e:	3302      	adds	r3, #2
 800b8a0:	69ba      	ldr	r2, [r7, #24]
 800b8a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b8a6:	4b3b      	ldr	r3, [pc, #236]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	43db      	mvns	r3, r3
 800b8b0:	69ba      	ldr	r2, [r7, #24]
 800b8b2:	4013      	ands	r3, r2
 800b8b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d003      	beq.n	800b8ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800b8c2:	69ba      	ldr	r2, [r7, #24]
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b8ca:	4a32      	ldr	r2, [pc, #200]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b8d0:	4b30      	ldr	r3, [pc, #192]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	43db      	mvns	r3, r3
 800b8da:	69ba      	ldr	r2, [r7, #24]
 800b8dc:	4013      	ands	r3, r2
 800b8de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d003      	beq.n	800b8f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800b8ec:	69ba      	ldr	r2, [r7, #24]
 800b8ee:	693b      	ldr	r3, [r7, #16]
 800b8f0:	4313      	orrs	r3, r2
 800b8f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b8f4:	4a27      	ldr	r2, [pc, #156]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b8fa:	4b26      	ldr	r3, [pc, #152]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b8fc:	689b      	ldr	r3, [r3, #8]
 800b8fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b900:	693b      	ldr	r3, [r7, #16]
 800b902:	43db      	mvns	r3, r3
 800b904:	69ba      	ldr	r2, [r7, #24]
 800b906:	4013      	ands	r3, r2
 800b908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b912:	2b00      	cmp	r3, #0
 800b914:	d003      	beq.n	800b91e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800b916:	69ba      	ldr	r2, [r7, #24]
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	4313      	orrs	r3, r2
 800b91c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b91e:	4a1d      	ldr	r2, [pc, #116]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b920:	69bb      	ldr	r3, [r7, #24]
 800b922:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b924:	4b1b      	ldr	r3, [pc, #108]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b926:	68db      	ldr	r3, [r3, #12]
 800b928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	43db      	mvns	r3, r3
 800b92e:	69ba      	ldr	r2, [r7, #24]
 800b930:	4013      	ands	r3, r2
 800b932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d003      	beq.n	800b948 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800b940:	69ba      	ldr	r2, [r7, #24]
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	4313      	orrs	r3, r2
 800b946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b948:	4a12      	ldr	r2, [pc, #72]	; (800b994 <HAL_GPIO_Init+0x334>)
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b94e:	69fb      	ldr	r3, [r7, #28]
 800b950:	3301      	adds	r3, #1
 800b952:	61fb      	str	r3, [r7, #28]
 800b954:	69fb      	ldr	r3, [r7, #28]
 800b956:	2b0f      	cmp	r3, #15
 800b958:	f67f ae90 	bls.w	800b67c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b95c:	bf00      	nop
 800b95e:	bf00      	nop
 800b960:	3724      	adds	r7, #36	; 0x24
 800b962:	46bd      	mov	sp, r7
 800b964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b968:	4770      	bx	lr
 800b96a:	bf00      	nop
 800b96c:	40023800 	.word	0x40023800
 800b970:	40013800 	.word	0x40013800
 800b974:	40020000 	.word	0x40020000
 800b978:	40020400 	.word	0x40020400
 800b97c:	40020800 	.word	0x40020800
 800b980:	40020c00 	.word	0x40020c00
 800b984:	40021000 	.word	0x40021000
 800b988:	40021400 	.word	0x40021400
 800b98c:	40021800 	.word	0x40021800
 800b990:	40021c00 	.word	0x40021c00
 800b994:	40013c00 	.word	0x40013c00

0800b998 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b998:	b480      	push	{r7}
 800b99a:	b085      	sub	sp, #20
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	691a      	ldr	r2, [r3, #16]
 800b9a8:	887b      	ldrh	r3, [r7, #2]
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d002      	beq.n	800b9b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	73fb      	strb	r3, [r7, #15]
 800b9b4:	e001      	b.n	800b9ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	807b      	strh	r3, [r7, #2]
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b9d8:	787b      	ldrb	r3, [r7, #1]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d003      	beq.n	800b9e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b9de:	887a      	ldrh	r2, [r7, #2]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b9e4:	e003      	b.n	800b9ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b9e6:	887b      	ldrh	r3, [r7, #2]
 800b9e8:	041a      	lsls	r2, r3, #16
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	619a      	str	r2, [r3, #24]
}
 800b9ee:	bf00      	nop
 800b9f0:	370c      	adds	r7, #12
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr
	...

0800b9fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b082      	sub	sp, #8
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	4603      	mov	r3, r0
 800ba04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800ba06:	4b08      	ldr	r3, [pc, #32]	; (800ba28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ba08:	695a      	ldr	r2, [r3, #20]
 800ba0a:	88fb      	ldrh	r3, [r7, #6]
 800ba0c:	4013      	ands	r3, r2
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d006      	beq.n	800ba20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800ba12:	4a05      	ldr	r2, [pc, #20]	; (800ba28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ba14:	88fb      	ldrh	r3, [r7, #6]
 800ba16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800ba18:	88fb      	ldrh	r3, [r7, #6]
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7f8 fc7c 	bl	8004318 <HAL_GPIO_EXTI_Callback>
  }
}
 800ba20:	bf00      	nop
 800ba22:	3708      	adds	r7, #8
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	40013c00 	.word	0x40013c00

0800ba2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b086      	sub	sp, #24
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d101      	bne.n	800ba3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	e25b      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 0301 	and.w	r3, r3, #1
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d075      	beq.n	800bb36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ba4a:	4ba3      	ldr	r3, [pc, #652]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800ba4c:	689b      	ldr	r3, [r3, #8]
 800ba4e:	f003 030c 	and.w	r3, r3, #12
 800ba52:	2b04      	cmp	r3, #4
 800ba54:	d00c      	beq.n	800ba70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba56:	4ba0      	ldr	r3, [pc, #640]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800ba58:	689b      	ldr	r3, [r3, #8]
 800ba5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ba5e:	2b08      	cmp	r3, #8
 800ba60:	d112      	bne.n	800ba88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba62:	4b9d      	ldr	r3, [pc, #628]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba6e:	d10b      	bne.n	800ba88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba70:	4b99      	ldr	r3, [pc, #612]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d05b      	beq.n	800bb34 <HAL_RCC_OscConfig+0x108>
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	685b      	ldr	r3, [r3, #4]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d157      	bne.n	800bb34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ba84:	2301      	movs	r3, #1
 800ba86:	e236      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba90:	d106      	bne.n	800baa0 <HAL_RCC_OscConfig+0x74>
 800ba92:	4b91      	ldr	r3, [pc, #580]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a90      	ldr	r2, [pc, #576]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800ba98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba9c:	6013      	str	r3, [r2, #0]
 800ba9e:	e01d      	b.n	800badc <HAL_RCC_OscConfig+0xb0>
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800baa8:	d10c      	bne.n	800bac4 <HAL_RCC_OscConfig+0x98>
 800baaa:	4b8b      	ldr	r3, [pc, #556]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	4a8a      	ldr	r2, [pc, #552]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bab0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bab4:	6013      	str	r3, [r2, #0]
 800bab6:	4b88      	ldr	r3, [pc, #544]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4a87      	ldr	r2, [pc, #540]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800babc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bac0:	6013      	str	r3, [r2, #0]
 800bac2:	e00b      	b.n	800badc <HAL_RCC_OscConfig+0xb0>
 800bac4:	4b84      	ldr	r3, [pc, #528]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4a83      	ldr	r2, [pc, #524]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800baca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	4b81      	ldr	r3, [pc, #516]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	4a80      	ldr	r2, [pc, #512]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bad6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	685b      	ldr	r3, [r3, #4]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d013      	beq.n	800bb0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bae4:	f7fd fc8c 	bl	8009400 <HAL_GetTick>
 800bae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800baea:	e008      	b.n	800bafe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800baec:	f7fd fc88 	bl	8009400 <HAL_GetTick>
 800baf0:	4602      	mov	r2, r0
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	1ad3      	subs	r3, r2, r3
 800baf6:	2b64      	cmp	r3, #100	; 0x64
 800baf8:	d901      	bls.n	800bafe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bafa:	2303      	movs	r3, #3
 800bafc:	e1fb      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bafe:	4b76      	ldr	r3, [pc, #472]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d0f0      	beq.n	800baec <HAL_RCC_OscConfig+0xc0>
 800bb0a:	e014      	b.n	800bb36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bb0c:	f7fd fc78 	bl	8009400 <HAL_GetTick>
 800bb10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bb12:	e008      	b.n	800bb26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bb14:	f7fd fc74 	bl	8009400 <HAL_GetTick>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	1ad3      	subs	r3, r2, r3
 800bb1e:	2b64      	cmp	r3, #100	; 0x64
 800bb20:	d901      	bls.n	800bb26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bb22:	2303      	movs	r3, #3
 800bb24:	e1e7      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bb26:	4b6c      	ldr	r3, [pc, #432]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d1f0      	bne.n	800bb14 <HAL_RCC_OscConfig+0xe8>
 800bb32:	e000      	b.n	800bb36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bb34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f003 0302 	and.w	r3, r3, #2
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d063      	beq.n	800bc0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bb42:	4b65      	ldr	r3, [pc, #404]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb44:	689b      	ldr	r3, [r3, #8]
 800bb46:	f003 030c 	and.w	r3, r3, #12
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d00b      	beq.n	800bb66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bb4e:	4b62      	ldr	r3, [pc, #392]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb50:	689b      	ldr	r3, [r3, #8]
 800bb52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bb56:	2b08      	cmp	r3, #8
 800bb58:	d11c      	bne.n	800bb94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bb5a:	4b5f      	ldr	r3, [pc, #380]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d116      	bne.n	800bb94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bb66:	4b5c      	ldr	r3, [pc, #368]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0302 	and.w	r3, r3, #2
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d005      	beq.n	800bb7e <HAL_RCC_OscConfig+0x152>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	68db      	ldr	r3, [r3, #12]
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d001      	beq.n	800bb7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e1bb      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb7e:	4b56      	ldr	r3, [pc, #344]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	691b      	ldr	r3, [r3, #16]
 800bb8a:	00db      	lsls	r3, r3, #3
 800bb8c:	4952      	ldr	r1, [pc, #328]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bb92:	e03a      	b.n	800bc0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d020      	beq.n	800bbde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bb9c:	4b4f      	ldr	r3, [pc, #316]	; (800bcdc <HAL_RCC_OscConfig+0x2b0>)
 800bb9e:	2201      	movs	r2, #1
 800bba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bba2:	f7fd fc2d 	bl	8009400 <HAL_GetTick>
 800bba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bba8:	e008      	b.n	800bbbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bbaa:	f7fd fc29 	bl	8009400 <HAL_GetTick>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	693b      	ldr	r3, [r7, #16]
 800bbb2:	1ad3      	subs	r3, r2, r3
 800bbb4:	2b02      	cmp	r3, #2
 800bbb6:	d901      	bls.n	800bbbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800bbb8:	2303      	movs	r3, #3
 800bbba:	e19c      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bbbc:	4b46      	ldr	r3, [pc, #280]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f003 0302 	and.w	r3, r3, #2
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d0f0      	beq.n	800bbaa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bbc8:	4b43      	ldr	r3, [pc, #268]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	691b      	ldr	r3, [r3, #16]
 800bbd4:	00db      	lsls	r3, r3, #3
 800bbd6:	4940      	ldr	r1, [pc, #256]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bbd8:	4313      	orrs	r3, r2
 800bbda:	600b      	str	r3, [r1, #0]
 800bbdc:	e015      	b.n	800bc0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bbde:	4b3f      	ldr	r3, [pc, #252]	; (800bcdc <HAL_RCC_OscConfig+0x2b0>)
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbe4:	f7fd fc0c 	bl	8009400 <HAL_GetTick>
 800bbe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bbea:	e008      	b.n	800bbfe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bbec:	f7fd fc08 	bl	8009400 <HAL_GetTick>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	1ad3      	subs	r3, r2, r3
 800bbf6:	2b02      	cmp	r3, #2
 800bbf8:	d901      	bls.n	800bbfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800bbfa:	2303      	movs	r3, #3
 800bbfc:	e17b      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bbfe:	4b36      	ldr	r3, [pc, #216]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f003 0302 	and.w	r3, r3, #2
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d1f0      	bne.n	800bbec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f003 0308 	and.w	r3, r3, #8
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d030      	beq.n	800bc78 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	695b      	ldr	r3, [r3, #20]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d016      	beq.n	800bc4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bc1e:	4b30      	ldr	r3, [pc, #192]	; (800bce0 <HAL_RCC_OscConfig+0x2b4>)
 800bc20:	2201      	movs	r2, #1
 800bc22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc24:	f7fd fbec 	bl	8009400 <HAL_GetTick>
 800bc28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bc2a:	e008      	b.n	800bc3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bc2c:	f7fd fbe8 	bl	8009400 <HAL_GetTick>
 800bc30:	4602      	mov	r2, r0
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	1ad3      	subs	r3, r2, r3
 800bc36:	2b02      	cmp	r3, #2
 800bc38:	d901      	bls.n	800bc3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800bc3a:	2303      	movs	r3, #3
 800bc3c:	e15b      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bc3e:	4b26      	ldr	r3, [pc, #152]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bc40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc42:	f003 0302 	and.w	r3, r3, #2
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d0f0      	beq.n	800bc2c <HAL_RCC_OscConfig+0x200>
 800bc4a:	e015      	b.n	800bc78 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bc4c:	4b24      	ldr	r3, [pc, #144]	; (800bce0 <HAL_RCC_OscConfig+0x2b4>)
 800bc4e:	2200      	movs	r2, #0
 800bc50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bc52:	f7fd fbd5 	bl	8009400 <HAL_GetTick>
 800bc56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bc58:	e008      	b.n	800bc6c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bc5a:	f7fd fbd1 	bl	8009400 <HAL_GetTick>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	1ad3      	subs	r3, r2, r3
 800bc64:	2b02      	cmp	r3, #2
 800bc66:	d901      	bls.n	800bc6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bc68:	2303      	movs	r3, #3
 800bc6a:	e144      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bc6c:	4b1a      	ldr	r3, [pc, #104]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bc6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc70:	f003 0302 	and.w	r3, r3, #2
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d1f0      	bne.n	800bc5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f003 0304 	and.w	r3, r3, #4
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	f000 80a0 	beq.w	800bdc6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc86:	2300      	movs	r3, #0
 800bc88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bc8a:	4b13      	ldr	r3, [pc, #76]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bc8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10f      	bne.n	800bcb6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc96:	2300      	movs	r3, #0
 800bc98:	60bb      	str	r3, [r7, #8]
 800bc9a:	4b0f      	ldr	r3, [pc, #60]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bc9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc9e:	4a0e      	ldr	r2, [pc, #56]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bca4:	6413      	str	r3, [r2, #64]	; 0x40
 800bca6:	4b0c      	ldr	r3, [pc, #48]	; (800bcd8 <HAL_RCC_OscConfig+0x2ac>)
 800bca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bcae:	60bb      	str	r3, [r7, #8]
 800bcb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bcb6:	4b0b      	ldr	r3, [pc, #44]	; (800bce4 <HAL_RCC_OscConfig+0x2b8>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d121      	bne.n	800bd06 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800bcc2:	4b08      	ldr	r3, [pc, #32]	; (800bce4 <HAL_RCC_OscConfig+0x2b8>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a07      	ldr	r2, [pc, #28]	; (800bce4 <HAL_RCC_OscConfig+0x2b8>)
 800bcc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bcce:	f7fd fb97 	bl	8009400 <HAL_GetTick>
 800bcd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bcd4:	e011      	b.n	800bcfa <HAL_RCC_OscConfig+0x2ce>
 800bcd6:	bf00      	nop
 800bcd8:	40023800 	.word	0x40023800
 800bcdc:	42470000 	.word	0x42470000
 800bce0:	42470e80 	.word	0x42470e80
 800bce4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bce8:	f7fd fb8a 	bl	8009400 <HAL_GetTick>
 800bcec:	4602      	mov	r2, r0
 800bcee:	693b      	ldr	r3, [r7, #16]
 800bcf0:	1ad3      	subs	r3, r2, r3
 800bcf2:	2b02      	cmp	r3, #2
 800bcf4:	d901      	bls.n	800bcfa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800bcf6:	2303      	movs	r3, #3
 800bcf8:	e0fd      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bcfa:	4b81      	ldr	r3, [pc, #516]	; (800bf00 <HAL_RCC_OscConfig+0x4d4>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d0f0      	beq.n	800bce8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d106      	bne.n	800bd1c <HAL_RCC_OscConfig+0x2f0>
 800bd0e:	4b7d      	ldr	r3, [pc, #500]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd12:	4a7c      	ldr	r2, [pc, #496]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd14:	f043 0301 	orr.w	r3, r3, #1
 800bd18:	6713      	str	r3, [r2, #112]	; 0x70
 800bd1a:	e01c      	b.n	800bd56 <HAL_RCC_OscConfig+0x32a>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	689b      	ldr	r3, [r3, #8]
 800bd20:	2b05      	cmp	r3, #5
 800bd22:	d10c      	bne.n	800bd3e <HAL_RCC_OscConfig+0x312>
 800bd24:	4b77      	ldr	r3, [pc, #476]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd28:	4a76      	ldr	r2, [pc, #472]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd2a:	f043 0304 	orr.w	r3, r3, #4
 800bd2e:	6713      	str	r3, [r2, #112]	; 0x70
 800bd30:	4b74      	ldr	r3, [pc, #464]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd34:	4a73      	ldr	r2, [pc, #460]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd36:	f043 0301 	orr.w	r3, r3, #1
 800bd3a:	6713      	str	r3, [r2, #112]	; 0x70
 800bd3c:	e00b      	b.n	800bd56 <HAL_RCC_OscConfig+0x32a>
 800bd3e:	4b71      	ldr	r3, [pc, #452]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd42:	4a70      	ldr	r2, [pc, #448]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd44:	f023 0301 	bic.w	r3, r3, #1
 800bd48:	6713      	str	r3, [r2, #112]	; 0x70
 800bd4a:	4b6e      	ldr	r3, [pc, #440]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd4e:	4a6d      	ldr	r2, [pc, #436]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd50:	f023 0304 	bic.w	r3, r3, #4
 800bd54:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	689b      	ldr	r3, [r3, #8]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d015      	beq.n	800bd8a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd5e:	f7fd fb4f 	bl	8009400 <HAL_GetTick>
 800bd62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bd64:	e00a      	b.n	800bd7c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bd66:	f7fd fb4b 	bl	8009400 <HAL_GetTick>
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	1ad3      	subs	r3, r2, r3
 800bd70:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d901      	bls.n	800bd7c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	e0bc      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bd7c:	4b61      	ldr	r3, [pc, #388]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bd7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd80:	f003 0302 	and.w	r3, r3, #2
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d0ee      	beq.n	800bd66 <HAL_RCC_OscConfig+0x33a>
 800bd88:	e014      	b.n	800bdb4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bd8a:	f7fd fb39 	bl	8009400 <HAL_GetTick>
 800bd8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bd90:	e00a      	b.n	800bda8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bd92:	f7fd fb35 	bl	8009400 <HAL_GetTick>
 800bd96:	4602      	mov	r2, r0
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	1ad3      	subs	r3, r2, r3
 800bd9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d901      	bls.n	800bda8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800bda4:	2303      	movs	r3, #3
 800bda6:	e0a6      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bda8:	4b56      	ldr	r3, [pc, #344]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bdaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bdac:	f003 0302 	and.w	r3, r3, #2
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d1ee      	bne.n	800bd92 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bdb4:	7dfb      	ldrb	r3, [r7, #23]
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d105      	bne.n	800bdc6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bdba:	4b52      	ldr	r3, [pc, #328]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bdbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdbe:	4a51      	ldr	r2, [pc, #324]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bdc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bdc4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	699b      	ldr	r3, [r3, #24]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	f000 8092 	beq.w	800bef4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bdd0:	4b4c      	ldr	r3, [pc, #304]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	f003 030c 	and.w	r3, r3, #12
 800bdd8:	2b08      	cmp	r3, #8
 800bdda:	d05c      	beq.n	800be96 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	699b      	ldr	r3, [r3, #24]
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d141      	bne.n	800be68 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bde4:	4b48      	ldr	r3, [pc, #288]	; (800bf08 <HAL_RCC_OscConfig+0x4dc>)
 800bde6:	2200      	movs	r2, #0
 800bde8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bdea:	f7fd fb09 	bl	8009400 <HAL_GetTick>
 800bdee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdf0:	e008      	b.n	800be04 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bdf2:	f7fd fb05 	bl	8009400 <HAL_GetTick>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	1ad3      	subs	r3, r2, r3
 800bdfc:	2b02      	cmp	r3, #2
 800bdfe:	d901      	bls.n	800be04 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800be00:	2303      	movs	r3, #3
 800be02:	e078      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be04:	4b3f      	ldr	r3, [pc, #252]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d1f0      	bne.n	800bdf2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	69da      	ldr	r2, [r3, #28]
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6a1b      	ldr	r3, [r3, #32]
 800be18:	431a      	orrs	r2, r3
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1e:	019b      	lsls	r3, r3, #6
 800be20:	431a      	orrs	r2, r3
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be26:	085b      	lsrs	r3, r3, #1
 800be28:	3b01      	subs	r3, #1
 800be2a:	041b      	lsls	r3, r3, #16
 800be2c:	431a      	orrs	r2, r3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be32:	061b      	lsls	r3, r3, #24
 800be34:	4933      	ldr	r1, [pc, #204]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800be36:	4313      	orrs	r3, r2
 800be38:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800be3a:	4b33      	ldr	r3, [pc, #204]	; (800bf08 <HAL_RCC_OscConfig+0x4dc>)
 800be3c:	2201      	movs	r2, #1
 800be3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800be40:	f7fd fade 	bl	8009400 <HAL_GetTick>
 800be44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be46:	e008      	b.n	800be5a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800be48:	f7fd fada 	bl	8009400 <HAL_GetTick>
 800be4c:	4602      	mov	r2, r0
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	2b02      	cmp	r3, #2
 800be54:	d901      	bls.n	800be5a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800be56:	2303      	movs	r3, #3
 800be58:	e04d      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be5a:	4b2a      	ldr	r3, [pc, #168]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be62:	2b00      	cmp	r3, #0
 800be64:	d0f0      	beq.n	800be48 <HAL_RCC_OscConfig+0x41c>
 800be66:	e045      	b.n	800bef4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800be68:	4b27      	ldr	r3, [pc, #156]	; (800bf08 <HAL_RCC_OscConfig+0x4dc>)
 800be6a:	2200      	movs	r2, #0
 800be6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800be6e:	f7fd fac7 	bl	8009400 <HAL_GetTick>
 800be72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be74:	e008      	b.n	800be88 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800be76:	f7fd fac3 	bl	8009400 <HAL_GetTick>
 800be7a:	4602      	mov	r2, r0
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	1ad3      	subs	r3, r2, r3
 800be80:	2b02      	cmp	r3, #2
 800be82:	d901      	bls.n	800be88 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800be84:	2303      	movs	r3, #3
 800be86:	e036      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be88:	4b1e      	ldr	r3, [pc, #120]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be90:	2b00      	cmp	r3, #0
 800be92:	d1f0      	bne.n	800be76 <HAL_RCC_OscConfig+0x44a>
 800be94:	e02e      	b.n	800bef4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	699b      	ldr	r3, [r3, #24]
 800be9a:	2b01      	cmp	r3, #1
 800be9c:	d101      	bne.n	800bea2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800be9e:	2301      	movs	r3, #1
 800bea0:	e029      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800bea2:	4b18      	ldr	r3, [pc, #96]	; (800bf04 <HAL_RCC_OscConfig+0x4d8>)
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	69db      	ldr	r3, [r3, #28]
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d11c      	bne.n	800bef0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bec0:	429a      	cmp	r2, r3
 800bec2:	d115      	bne.n	800bef0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800bec4:	68fa      	ldr	r2, [r7, #12]
 800bec6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800beca:	4013      	ands	r3, r2
 800becc:	687a      	ldr	r2, [r7, #4]
 800bece:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d10d      	bne.n	800bef0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800bede:	429a      	cmp	r2, r3
 800bee0:	d106      	bne.n	800bef0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800beec:	429a      	cmp	r2, r3
 800beee:	d001      	beq.n	800bef4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800bef0:	2301      	movs	r3, #1
 800bef2:	e000      	b.n	800bef6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800bef4:	2300      	movs	r3, #0
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3718      	adds	r7, #24
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	40007000 	.word	0x40007000
 800bf04:	40023800 	.word	0x40023800
 800bf08:	42470060 	.word	0x42470060

0800bf0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b084      	sub	sp, #16
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
 800bf14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d101      	bne.n	800bf20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	e0cc      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bf20:	4b68      	ldr	r3, [pc, #416]	; (800c0c4 <HAL_RCC_ClockConfig+0x1b8>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f003 030f 	and.w	r3, r3, #15
 800bf28:	683a      	ldr	r2, [r7, #0]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d90c      	bls.n	800bf48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf2e:	4b65      	ldr	r3, [pc, #404]	; (800c0c4 <HAL_RCC_ClockConfig+0x1b8>)
 800bf30:	683a      	ldr	r2, [r7, #0]
 800bf32:	b2d2      	uxtb	r2, r2
 800bf34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf36:	4b63      	ldr	r3, [pc, #396]	; (800c0c4 <HAL_RCC_ClockConfig+0x1b8>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f003 030f 	and.w	r3, r3, #15
 800bf3e:	683a      	ldr	r2, [r7, #0]
 800bf40:	429a      	cmp	r2, r3
 800bf42:	d001      	beq.n	800bf48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800bf44:	2301      	movs	r3, #1
 800bf46:	e0b8      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f003 0302 	and.w	r3, r3, #2
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d020      	beq.n	800bf96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f003 0304 	and.w	r3, r3, #4
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d005      	beq.n	800bf6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bf60:	4b59      	ldr	r3, [pc, #356]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf62:	689b      	ldr	r3, [r3, #8]
 800bf64:	4a58      	ldr	r2, [pc, #352]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800bf6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f003 0308 	and.w	r3, r3, #8
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d005      	beq.n	800bf84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800bf78:	4b53      	ldr	r3, [pc, #332]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	4a52      	ldr	r2, [pc, #328]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800bf82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bf84:	4b50      	ldr	r3, [pc, #320]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf86:	689b      	ldr	r3, [r3, #8]
 800bf88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	689b      	ldr	r3, [r3, #8]
 800bf90:	494d      	ldr	r1, [pc, #308]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf92:	4313      	orrs	r3, r2
 800bf94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	f003 0301 	and.w	r3, r3, #1
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d044      	beq.n	800c02c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d107      	bne.n	800bfba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bfaa:	4b47      	ldr	r3, [pc, #284]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d119      	bne.n	800bfea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	e07f      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	2b02      	cmp	r3, #2
 800bfc0:	d003      	beq.n	800bfca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bfc6:	2b03      	cmp	r3, #3
 800bfc8:	d107      	bne.n	800bfda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bfca:	4b3f      	ldr	r3, [pc, #252]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d109      	bne.n	800bfea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e06f      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bfda:	4b3b      	ldr	r3, [pc, #236]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f003 0302 	and.w	r3, r3, #2
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d101      	bne.n	800bfea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	e067      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bfea:	4b37      	ldr	r3, [pc, #220]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfec:	689b      	ldr	r3, [r3, #8]
 800bfee:	f023 0203 	bic.w	r2, r3, #3
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	685b      	ldr	r3, [r3, #4]
 800bff6:	4934      	ldr	r1, [pc, #208]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800bff8:	4313      	orrs	r3, r2
 800bffa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bffc:	f7fd fa00 	bl	8009400 <HAL_GetTick>
 800c000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c002:	e00a      	b.n	800c01a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c004:	f7fd f9fc 	bl	8009400 <HAL_GetTick>
 800c008:	4602      	mov	r2, r0
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	1ad3      	subs	r3, r2, r3
 800c00e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c012:	4293      	cmp	r3, r2
 800c014:	d901      	bls.n	800c01a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c016:	2303      	movs	r3, #3
 800c018:	e04f      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c01a:	4b2b      	ldr	r3, [pc, #172]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c01c:	689b      	ldr	r3, [r3, #8]
 800c01e:	f003 020c 	and.w	r2, r3, #12
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	685b      	ldr	r3, [r3, #4]
 800c026:	009b      	lsls	r3, r3, #2
 800c028:	429a      	cmp	r2, r3
 800c02a:	d1eb      	bne.n	800c004 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c02c:	4b25      	ldr	r3, [pc, #148]	; (800c0c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	f003 030f 	and.w	r3, r3, #15
 800c034:	683a      	ldr	r2, [r7, #0]
 800c036:	429a      	cmp	r2, r3
 800c038:	d20c      	bcs.n	800c054 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c03a:	4b22      	ldr	r3, [pc, #136]	; (800c0c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c03c:	683a      	ldr	r2, [r7, #0]
 800c03e:	b2d2      	uxtb	r2, r2
 800c040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c042:	4b20      	ldr	r3, [pc, #128]	; (800c0c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f003 030f 	and.w	r3, r3, #15
 800c04a:	683a      	ldr	r2, [r7, #0]
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d001      	beq.n	800c054 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	e032      	b.n	800c0ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 0304 	and.w	r3, r3, #4
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d008      	beq.n	800c072 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c060:	4b19      	ldr	r3, [pc, #100]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c062:	689b      	ldr	r3, [r3, #8]
 800c064:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	68db      	ldr	r3, [r3, #12]
 800c06c:	4916      	ldr	r1, [pc, #88]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c06e:	4313      	orrs	r3, r2
 800c070:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f003 0308 	and.w	r3, r3, #8
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d009      	beq.n	800c092 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c07e:	4b12      	ldr	r3, [pc, #72]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	691b      	ldr	r3, [r3, #16]
 800c08a:	00db      	lsls	r3, r3, #3
 800c08c:	490e      	ldr	r1, [pc, #56]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c08e:	4313      	orrs	r3, r2
 800c090:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c092:	f000 f821 	bl	800c0d8 <HAL_RCC_GetSysClockFreq>
 800c096:	4602      	mov	r2, r0
 800c098:	4b0b      	ldr	r3, [pc, #44]	; (800c0c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c09a:	689b      	ldr	r3, [r3, #8]
 800c09c:	091b      	lsrs	r3, r3, #4
 800c09e:	f003 030f 	and.w	r3, r3, #15
 800c0a2:	490a      	ldr	r1, [pc, #40]	; (800c0cc <HAL_RCC_ClockConfig+0x1c0>)
 800c0a4:	5ccb      	ldrb	r3, [r1, r3]
 800c0a6:	fa22 f303 	lsr.w	r3, r2, r3
 800c0aa:	4a09      	ldr	r2, [pc, #36]	; (800c0d0 <HAL_RCC_ClockConfig+0x1c4>)
 800c0ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c0ae:	4b09      	ldr	r3, [pc, #36]	; (800c0d4 <HAL_RCC_ClockConfig+0x1c8>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7f8 fbfc 	bl	80048b0 <HAL_InitTick>

  return HAL_OK;
 800c0b8:	2300      	movs	r3, #0
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	3710      	adds	r7, #16
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
 800c0c2:	bf00      	nop
 800c0c4:	40023c00 	.word	0x40023c00
 800c0c8:	40023800 	.word	0x40023800
 800c0cc:	08023bf8 	.word	0x08023bf8
 800c0d0:	20000058 	.word	0x20000058
 800c0d4:	20000060 	.word	0x20000060

0800c0d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c0d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c0dc:	b084      	sub	sp, #16
 800c0de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	607b      	str	r3, [r7, #4]
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	60fb      	str	r3, [r7, #12]
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c0f0:	4b67      	ldr	r3, [pc, #412]	; (800c290 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c0f2:	689b      	ldr	r3, [r3, #8]
 800c0f4:	f003 030c 	and.w	r3, r3, #12
 800c0f8:	2b08      	cmp	r3, #8
 800c0fa:	d00d      	beq.n	800c118 <HAL_RCC_GetSysClockFreq+0x40>
 800c0fc:	2b08      	cmp	r3, #8
 800c0fe:	f200 80bd 	bhi.w	800c27c <HAL_RCC_GetSysClockFreq+0x1a4>
 800c102:	2b00      	cmp	r3, #0
 800c104:	d002      	beq.n	800c10c <HAL_RCC_GetSysClockFreq+0x34>
 800c106:	2b04      	cmp	r3, #4
 800c108:	d003      	beq.n	800c112 <HAL_RCC_GetSysClockFreq+0x3a>
 800c10a:	e0b7      	b.n	800c27c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c10c:	4b61      	ldr	r3, [pc, #388]	; (800c294 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c10e:	60bb      	str	r3, [r7, #8]
       break;
 800c110:	e0b7      	b.n	800c282 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c112:	4b61      	ldr	r3, [pc, #388]	; (800c298 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800c114:	60bb      	str	r3, [r7, #8]
      break;
 800c116:	e0b4      	b.n	800c282 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c118:	4b5d      	ldr	r3, [pc, #372]	; (800c290 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c120:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c122:	4b5b      	ldr	r3, [pc, #364]	; (800c290 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c124:	685b      	ldr	r3, [r3, #4]
 800c126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d04d      	beq.n	800c1ca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c12e:	4b58      	ldr	r3, [pc, #352]	; (800c290 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c130:	685b      	ldr	r3, [r3, #4]
 800c132:	099b      	lsrs	r3, r3, #6
 800c134:	461a      	mov	r2, r3
 800c136:	f04f 0300 	mov.w	r3, #0
 800c13a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c13e:	f04f 0100 	mov.w	r1, #0
 800c142:	ea02 0800 	and.w	r8, r2, r0
 800c146:	ea03 0901 	and.w	r9, r3, r1
 800c14a:	4640      	mov	r0, r8
 800c14c:	4649      	mov	r1, r9
 800c14e:	f04f 0200 	mov.w	r2, #0
 800c152:	f04f 0300 	mov.w	r3, #0
 800c156:	014b      	lsls	r3, r1, #5
 800c158:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c15c:	0142      	lsls	r2, r0, #5
 800c15e:	4610      	mov	r0, r2
 800c160:	4619      	mov	r1, r3
 800c162:	ebb0 0008 	subs.w	r0, r0, r8
 800c166:	eb61 0109 	sbc.w	r1, r1, r9
 800c16a:	f04f 0200 	mov.w	r2, #0
 800c16e:	f04f 0300 	mov.w	r3, #0
 800c172:	018b      	lsls	r3, r1, #6
 800c174:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c178:	0182      	lsls	r2, r0, #6
 800c17a:	1a12      	subs	r2, r2, r0
 800c17c:	eb63 0301 	sbc.w	r3, r3, r1
 800c180:	f04f 0000 	mov.w	r0, #0
 800c184:	f04f 0100 	mov.w	r1, #0
 800c188:	00d9      	lsls	r1, r3, #3
 800c18a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c18e:	00d0      	lsls	r0, r2, #3
 800c190:	4602      	mov	r2, r0
 800c192:	460b      	mov	r3, r1
 800c194:	eb12 0208 	adds.w	r2, r2, r8
 800c198:	eb43 0309 	adc.w	r3, r3, r9
 800c19c:	f04f 0000 	mov.w	r0, #0
 800c1a0:	f04f 0100 	mov.w	r1, #0
 800c1a4:	0259      	lsls	r1, r3, #9
 800c1a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800c1aa:	0250      	lsls	r0, r2, #9
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	4610      	mov	r0, r2
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	461a      	mov	r2, r3
 800c1b8:	f04f 0300 	mov.w	r3, #0
 800c1bc:	f7f4 fd74 	bl	8000ca8 <__aeabi_uldivmod>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	60fb      	str	r3, [r7, #12]
 800c1c8:	e04a      	b.n	800c260 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c1ca:	4b31      	ldr	r3, [pc, #196]	; (800c290 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c1cc:	685b      	ldr	r3, [r3, #4]
 800c1ce:	099b      	lsrs	r3, r3, #6
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	f04f 0300 	mov.w	r3, #0
 800c1d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c1da:	f04f 0100 	mov.w	r1, #0
 800c1de:	ea02 0400 	and.w	r4, r2, r0
 800c1e2:	ea03 0501 	and.w	r5, r3, r1
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	4629      	mov	r1, r5
 800c1ea:	f04f 0200 	mov.w	r2, #0
 800c1ee:	f04f 0300 	mov.w	r3, #0
 800c1f2:	014b      	lsls	r3, r1, #5
 800c1f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c1f8:	0142      	lsls	r2, r0, #5
 800c1fa:	4610      	mov	r0, r2
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	1b00      	subs	r0, r0, r4
 800c200:	eb61 0105 	sbc.w	r1, r1, r5
 800c204:	f04f 0200 	mov.w	r2, #0
 800c208:	f04f 0300 	mov.w	r3, #0
 800c20c:	018b      	lsls	r3, r1, #6
 800c20e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c212:	0182      	lsls	r2, r0, #6
 800c214:	1a12      	subs	r2, r2, r0
 800c216:	eb63 0301 	sbc.w	r3, r3, r1
 800c21a:	f04f 0000 	mov.w	r0, #0
 800c21e:	f04f 0100 	mov.w	r1, #0
 800c222:	00d9      	lsls	r1, r3, #3
 800c224:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c228:	00d0      	lsls	r0, r2, #3
 800c22a:	4602      	mov	r2, r0
 800c22c:	460b      	mov	r3, r1
 800c22e:	1912      	adds	r2, r2, r4
 800c230:	eb45 0303 	adc.w	r3, r5, r3
 800c234:	f04f 0000 	mov.w	r0, #0
 800c238:	f04f 0100 	mov.w	r1, #0
 800c23c:	0299      	lsls	r1, r3, #10
 800c23e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800c242:	0290      	lsls	r0, r2, #10
 800c244:	4602      	mov	r2, r0
 800c246:	460b      	mov	r3, r1
 800c248:	4610      	mov	r0, r2
 800c24a:	4619      	mov	r1, r3
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	461a      	mov	r2, r3
 800c250:	f04f 0300 	mov.w	r3, #0
 800c254:	f7f4 fd28 	bl	8000ca8 <__aeabi_uldivmod>
 800c258:	4602      	mov	r2, r0
 800c25a:	460b      	mov	r3, r1
 800c25c:	4613      	mov	r3, r2
 800c25e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c260:	4b0b      	ldr	r3, [pc, #44]	; (800c290 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c262:	685b      	ldr	r3, [r3, #4]
 800c264:	0c1b      	lsrs	r3, r3, #16
 800c266:	f003 0303 	and.w	r3, r3, #3
 800c26a:	3301      	adds	r3, #1
 800c26c:	005b      	lsls	r3, r3, #1
 800c26e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c270:	68fa      	ldr	r2, [r7, #12]
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	fbb2 f3f3 	udiv	r3, r2, r3
 800c278:	60bb      	str	r3, [r7, #8]
      break;
 800c27a:	e002      	b.n	800c282 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c27c:	4b05      	ldr	r3, [pc, #20]	; (800c294 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c27e:	60bb      	str	r3, [r7, #8]
      break;
 800c280:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c282:	68bb      	ldr	r3, [r7, #8]
}
 800c284:	4618      	mov	r0, r3
 800c286:	3710      	adds	r7, #16
 800c288:	46bd      	mov	sp, r7
 800c28a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c28e:	bf00      	nop
 800c290:	40023800 	.word	0x40023800
 800c294:	00f42400 	.word	0x00f42400
 800c298:	007a1200 	.word	0x007a1200

0800c29c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c29c:	b480      	push	{r7}
 800c29e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c2a0:	4b03      	ldr	r3, [pc, #12]	; (800c2b0 <HAL_RCC_GetHCLKFreq+0x14>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr
 800c2ae:	bf00      	nop
 800c2b0:	20000058 	.word	0x20000058

0800c2b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c2b8:	f7ff fff0 	bl	800c29c <HAL_RCC_GetHCLKFreq>
 800c2bc:	4602      	mov	r2, r0
 800c2be:	4b05      	ldr	r3, [pc, #20]	; (800c2d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	0a9b      	lsrs	r3, r3, #10
 800c2c4:	f003 0307 	and.w	r3, r3, #7
 800c2c8:	4903      	ldr	r1, [pc, #12]	; (800c2d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c2ca:	5ccb      	ldrb	r3, [r1, r3]
 800c2cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	bd80      	pop	{r7, pc}
 800c2d4:	40023800 	.word	0x40023800
 800c2d8:	08023c08 	.word	0x08023c08

0800c2dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c2e0:	f7ff ffdc 	bl	800c29c <HAL_RCC_GetHCLKFreq>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	4b05      	ldr	r3, [pc, #20]	; (800c2fc <HAL_RCC_GetPCLK2Freq+0x20>)
 800c2e8:	689b      	ldr	r3, [r3, #8]
 800c2ea:	0b5b      	lsrs	r3, r3, #13
 800c2ec:	f003 0307 	and.w	r3, r3, #7
 800c2f0:	4903      	ldr	r1, [pc, #12]	; (800c300 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c2f2:	5ccb      	ldrb	r3, [r1, r3]
 800c2f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	bd80      	pop	{r7, pc}
 800c2fc:	40023800 	.word	0x40023800
 800c300:	08023c08 	.word	0x08023c08

0800c304 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c304:	b480      	push	{r7}
 800c306:	b083      	sub	sp, #12
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
 800c30c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	220f      	movs	r2, #15
 800c312:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c314:	4b12      	ldr	r3, [pc, #72]	; (800c360 <HAL_RCC_GetClockConfig+0x5c>)
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	f003 0203 	and.w	r2, r3, #3
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c320:	4b0f      	ldr	r3, [pc, #60]	; (800c360 <HAL_RCC_GetClockConfig+0x5c>)
 800c322:	689b      	ldr	r3, [r3, #8]
 800c324:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800c32c:	4b0c      	ldr	r3, [pc, #48]	; (800c360 <HAL_RCC_GetClockConfig+0x5c>)
 800c32e:	689b      	ldr	r3, [r3, #8]
 800c330:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800c338:	4b09      	ldr	r3, [pc, #36]	; (800c360 <HAL_RCC_GetClockConfig+0x5c>)
 800c33a:	689b      	ldr	r3, [r3, #8]
 800c33c:	08db      	lsrs	r3, r3, #3
 800c33e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c346:	4b07      	ldr	r3, [pc, #28]	; (800c364 <HAL_RCC_GetClockConfig+0x60>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f003 020f 	and.w	r2, r3, #15
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	601a      	str	r2, [r3, #0]
}
 800c352:	bf00      	nop
 800c354:	370c      	adds	r7, #12
 800c356:	46bd      	mov	sp, r7
 800c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35c:	4770      	bx	lr
 800c35e:	bf00      	nop
 800c360:	40023800 	.word	0x40023800
 800c364:	40023c00 	.word	0x40023c00

0800c368 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b086      	sub	sp, #24
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c370:	2300      	movs	r3, #0
 800c372:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800c374:	2300      	movs	r3, #0
 800c376:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f003 0301 	and.w	r3, r3, #1
 800c380:	2b00      	cmp	r3, #0
 800c382:	d105      	bne.n	800c390 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d035      	beq.n	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c390:	4b62      	ldr	r3, [pc, #392]	; (800c51c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800c392:	2200      	movs	r2, #0
 800c394:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c396:	f7fd f833 	bl	8009400 <HAL_GetTick>
 800c39a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c39c:	e008      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c39e:	f7fd f82f 	bl	8009400 <HAL_GetTick>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	1ad3      	subs	r3, r2, r3
 800c3a8:	2b02      	cmp	r3, #2
 800c3aa:	d901      	bls.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c3ac:	2303      	movs	r3, #3
 800c3ae:	e0b0      	b.n	800c512 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c3b0:	4b5b      	ldr	r3, [pc, #364]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d1f0      	bne.n	800c39e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	685b      	ldr	r3, [r3, #4]
 800c3c0:	019a      	lsls	r2, r3, #6
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	689b      	ldr	r3, [r3, #8]
 800c3c6:	071b      	lsls	r3, r3, #28
 800c3c8:	4955      	ldr	r1, [pc, #340]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c3d0:	4b52      	ldr	r3, [pc, #328]	; (800c51c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c3d6:	f7fd f813 	bl	8009400 <HAL_GetTick>
 800c3da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c3dc:	e008      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c3de:	f7fd f80f 	bl	8009400 <HAL_GetTick>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	1ad3      	subs	r3, r2, r3
 800c3e8:	2b02      	cmp	r3, #2
 800c3ea:	d901      	bls.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c3ec:	2303      	movs	r3, #3
 800c3ee:	e090      	b.n	800c512 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c3f0:	4b4b      	ldr	r3, [pc, #300]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d0f0      	beq.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f003 0302 	and.w	r3, r3, #2
 800c404:	2b00      	cmp	r3, #0
 800c406:	f000 8083 	beq.w	800c510 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c40a:	2300      	movs	r3, #0
 800c40c:	60fb      	str	r3, [r7, #12]
 800c40e:	4b44      	ldr	r3, [pc, #272]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c412:	4a43      	ldr	r2, [pc, #268]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c418:	6413      	str	r3, [r2, #64]	; 0x40
 800c41a:	4b41      	ldr	r3, [pc, #260]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c41c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c41e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c422:	60fb      	str	r3, [r7, #12]
 800c424:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c426:	4b3f      	ldr	r3, [pc, #252]	; (800c524 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	4a3e      	ldr	r2, [pc, #248]	; (800c524 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800c42c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c430:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c432:	f7fc ffe5 	bl	8009400 <HAL_GetTick>
 800c436:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c438:	e008      	b.n	800c44c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c43a:	f7fc ffe1 	bl	8009400 <HAL_GetTick>
 800c43e:	4602      	mov	r2, r0
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	1ad3      	subs	r3, r2, r3
 800c444:	2b02      	cmp	r3, #2
 800c446:	d901      	bls.n	800c44c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800c448:	2303      	movs	r3, #3
 800c44a:	e062      	b.n	800c512 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c44c:	4b35      	ldr	r3, [pc, #212]	; (800c524 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c454:	2b00      	cmp	r3, #0
 800c456:	d0f0      	beq.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c458:	4b31      	ldr	r3, [pc, #196]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c45a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c45c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c460:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d02f      	beq.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	68db      	ldr	r3, [r3, #12]
 800c46c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c470:	693a      	ldr	r2, [r7, #16]
 800c472:	429a      	cmp	r2, r3
 800c474:	d028      	beq.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c476:	4b2a      	ldr	r3, [pc, #168]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c47a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c47e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c480:	4b29      	ldr	r3, [pc, #164]	; (800c528 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800c482:	2201      	movs	r2, #1
 800c484:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c486:	4b28      	ldr	r3, [pc, #160]	; (800c528 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800c488:	2200      	movs	r2, #0
 800c48a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c48c:	4a24      	ldr	r2, [pc, #144]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c492:	4b23      	ldr	r3, [pc, #140]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c496:	f003 0301 	and.w	r3, r3, #1
 800c49a:	2b01      	cmp	r3, #1
 800c49c:	d114      	bne.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c49e:	f7fc ffaf 	bl	8009400 <HAL_GetTick>
 800c4a2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c4a4:	e00a      	b.n	800c4bc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c4a6:	f7fc ffab 	bl	8009400 <HAL_GetTick>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	1ad3      	subs	r3, r2, r3
 800c4b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800c4b4:	4293      	cmp	r3, r2
 800c4b6:	d901      	bls.n	800c4bc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800c4b8:	2303      	movs	r3, #3
 800c4ba:	e02a      	b.n	800c512 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c4bc:	4b18      	ldr	r3, [pc, #96]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c4be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4c0:	f003 0302 	and.w	r3, r3, #2
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d0ee      	beq.n	800c4a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	68db      	ldr	r3, [r3, #12]
 800c4cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c4d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c4d4:	d10d      	bne.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800c4d6:	4b12      	ldr	r3, [pc, #72]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	68db      	ldr	r3, [r3, #12]
 800c4e2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c4e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c4ea:	490d      	ldr	r1, [pc, #52]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c4ec:	4313      	orrs	r3, r2
 800c4ee:	608b      	str	r3, [r1, #8]
 800c4f0:	e005      	b.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x196>
 800c4f2:	4b0b      	ldr	r3, [pc, #44]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c4f4:	689b      	ldr	r3, [r3, #8]
 800c4f6:	4a0a      	ldr	r2, [pc, #40]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c4f8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c4fc:	6093      	str	r3, [r2, #8]
 800c4fe:	4b08      	ldr	r3, [pc, #32]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c500:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	68db      	ldr	r3, [r3, #12]
 800c506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c50a:	4905      	ldr	r1, [pc, #20]	; (800c520 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c50c:	4313      	orrs	r3, r2
 800c50e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800c510:	2300      	movs	r3, #0
}
 800c512:	4618      	mov	r0, r3
 800c514:	3718      	adds	r7, #24
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}
 800c51a:	bf00      	nop
 800c51c:	42470068 	.word	0x42470068
 800c520:	40023800 	.word	0x40023800
 800c524:	40007000 	.word	0x40007000
 800c528:	42470e40 	.word	0x42470e40

0800c52c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b082      	sub	sp, #8
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d101      	bne.n	800c53e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800c53a:	2301      	movs	r3, #1
 800c53c:	e083      	b.n	800c646 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	7f5b      	ldrb	r3, [r3, #29]
 800c542:	b2db      	uxtb	r3, r3
 800c544:	2b00      	cmp	r3, #0
 800c546:	d105      	bne.n	800c554 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2200      	movs	r2, #0
 800c54c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	f7f7 ffd8 	bl	8004504 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2202      	movs	r2, #2
 800c558:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	22ca      	movs	r2, #202	; 0xca
 800c560:	625a      	str	r2, [r3, #36]	; 0x24
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	2253      	movs	r2, #83	; 0x53
 800c568:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 f9fb 	bl	800c966 <RTC_EnterInitMode>
 800c570:	4603      	mov	r3, r0
 800c572:	2b00      	cmp	r3, #0
 800c574:	d008      	beq.n	800c588 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	22ff      	movs	r2, #255	; 0xff
 800c57c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2204      	movs	r2, #4
 800c582:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800c584:	2301      	movs	r3, #1
 800c586:	e05e      	b.n	800c646 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	689b      	ldr	r3, [r3, #8]
 800c58e:	687a      	ldr	r2, [r7, #4]
 800c590:	6812      	ldr	r2, [r2, #0]
 800c592:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c596:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c59a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	6899      	ldr	r1, [r3, #8]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	685a      	ldr	r2, [r3, #4]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	691b      	ldr	r3, [r3, #16]
 800c5aa:	431a      	orrs	r2, r3
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	695b      	ldr	r3, [r3, #20]
 800c5b0:	431a      	orrs	r2, r3
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	430a      	orrs	r2, r1
 800c5b8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	687a      	ldr	r2, [r7, #4]
 800c5c0:	68d2      	ldr	r2, [r2, #12]
 800c5c2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	6919      	ldr	r1, [r3, #16]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	689b      	ldr	r3, [r3, #8]
 800c5ce:	041a      	lsls	r2, r3, #16
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	430a      	orrs	r2, r1
 800c5d6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	68da      	ldr	r2, [r3, #12]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c5e6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	689b      	ldr	r3, [r3, #8]
 800c5ee:	f003 0320 	and.w	r3, r3, #32
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d10e      	bne.n	800c614 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f000 f98d 	bl	800c916 <HAL_RTC_WaitForSynchro>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d008      	beq.n	800c614 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	22ff      	movs	r2, #255	; 0xff
 800c608:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2204      	movs	r2, #4
 800c60e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800c610:	2301      	movs	r3, #1
 800c612:	e018      	b.n	800c646 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c622:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	699a      	ldr	r2, [r3, #24]
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	430a      	orrs	r2, r1
 800c634:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	22ff      	movs	r2, #255	; 0xff
 800c63c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	2201      	movs	r2, #1
 800c642:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800c644:	2300      	movs	r3, #0
  }
}
 800c646:	4618      	mov	r0, r3
 800c648:	3708      	adds	r7, #8
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd80      	pop	{r7, pc}

0800c64e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c64e:	b590      	push	{r4, r7, lr}
 800c650:	b087      	sub	sp, #28
 800c652:	af00      	add	r7, sp, #0
 800c654:	60f8      	str	r0, [r7, #12]
 800c656:	60b9      	str	r1, [r7, #8]
 800c658:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c65a:	2300      	movs	r3, #0
 800c65c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	7f1b      	ldrb	r3, [r3, #28]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d101      	bne.n	800c66a <HAL_RTC_SetTime+0x1c>
 800c666:	2302      	movs	r3, #2
 800c668:	e0aa      	b.n	800c7c0 <HAL_RTC_SetTime+0x172>
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2201      	movs	r2, #1
 800c66e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	2202      	movs	r2, #2
 800c674:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d126      	bne.n	800c6ca <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	689b      	ldr	r3, [r3, #8]
 800c682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c686:	2b00      	cmp	r3, #0
 800c688:	d102      	bne.n	800c690 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	2200      	movs	r2, #0
 800c68e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	4618      	mov	r0, r3
 800c696:	f000 f992 	bl	800c9be <RTC_ByteToBcd2>
 800c69a:	4603      	mov	r3, r0
 800c69c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	785b      	ldrb	r3, [r3, #1]
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f000 f98b 	bl	800c9be <RTC_ByteToBcd2>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c6ac:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	789b      	ldrb	r3, [r3, #2]
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f000 f983 	bl	800c9be <RTC_ByteToBcd2>
 800c6b8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800c6ba:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800c6be:	68bb      	ldr	r3, [r7, #8]
 800c6c0:	78db      	ldrb	r3, [r3, #3]
 800c6c2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	617b      	str	r3, [r7, #20]
 800c6c8:	e018      	b.n	800c6fc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	689b      	ldr	r3, [r3, #8]
 800c6d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d102      	bne.n	800c6de <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	781b      	ldrb	r3, [r3, #0]
 800c6e2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	785b      	ldrb	r3, [r3, #1]
 800c6e8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c6ea:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800c6ec:	68ba      	ldr	r2, [r7, #8]
 800c6ee:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800c6f0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	78db      	ldrb	r3, [r3, #3]
 800c6f6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	22ca      	movs	r2, #202	; 0xca
 800c702:	625a      	str	r2, [r3, #36]	; 0x24
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2253      	movs	r2, #83	; 0x53
 800c70a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c70c:	68f8      	ldr	r0, [r7, #12]
 800c70e:	f000 f92a 	bl	800c966 <RTC_EnterInitMode>
 800c712:	4603      	mov	r3, r0
 800c714:	2b00      	cmp	r3, #0
 800c716:	d00b      	beq.n	800c730 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	22ff      	movs	r2, #255	; 0xff
 800c71e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2204      	movs	r2, #4
 800c724:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	2200      	movs	r2, #0
 800c72a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	e047      	b.n	800c7c0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681a      	ldr	r2, [r3, #0]
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c73a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c73e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	689a      	ldr	r2, [r3, #8]
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c74e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	6899      	ldr	r1, [r3, #8]
 800c756:	68bb      	ldr	r3, [r7, #8]
 800c758:	68da      	ldr	r2, [r3, #12]
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	691b      	ldr	r3, [r3, #16]
 800c75e:	431a      	orrs	r2, r3
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	430a      	orrs	r2, r1
 800c766:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	68da      	ldr	r2, [r3, #12]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c776:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	689b      	ldr	r3, [r3, #8]
 800c77e:	f003 0320 	and.w	r3, r3, #32
 800c782:	2b00      	cmp	r3, #0
 800c784:	d111      	bne.n	800c7aa <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c786:	68f8      	ldr	r0, [r7, #12]
 800c788:	f000 f8c5 	bl	800c916 <HAL_RTC_WaitForSynchro>
 800c78c:	4603      	mov	r3, r0
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d00b      	beq.n	800c7aa <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	22ff      	movs	r2, #255	; 0xff
 800c798:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2204      	movs	r2, #4
 800c79e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	e00a      	b.n	800c7c0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	22ff      	movs	r2, #255	; 0xff
 800c7b0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800c7be:	2300      	movs	r3, #0
  }
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	371c      	adds	r7, #28
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd90      	pop	{r4, r7, pc}

0800c7c8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c7c8:	b590      	push	{r4, r7, lr}
 800c7ca:	b087      	sub	sp, #28
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	60f8      	str	r0, [r7, #12]
 800c7d0:	60b9      	str	r1, [r7, #8]
 800c7d2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	7f1b      	ldrb	r3, [r3, #28]
 800c7dc:	2b01      	cmp	r3, #1
 800c7de:	d101      	bne.n	800c7e4 <HAL_RTC_SetDate+0x1c>
 800c7e0:	2302      	movs	r3, #2
 800c7e2:	e094      	b.n	800c90e <HAL_RTC_SetDate+0x146>
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2202      	movs	r2, #2
 800c7ee:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d10e      	bne.n	800c814 <HAL_RTC_SetDate+0x4c>
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	785b      	ldrb	r3, [r3, #1]
 800c7fa:	f003 0310 	and.w	r3, r3, #16
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d008      	beq.n	800c814 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	785b      	ldrb	r3, [r3, #1]
 800c806:	f023 0310 	bic.w	r3, r3, #16
 800c80a:	b2db      	uxtb	r3, r3
 800c80c:	330a      	adds	r3, #10
 800c80e:	b2da      	uxtb	r2, r3
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d11c      	bne.n	800c854 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	78db      	ldrb	r3, [r3, #3]
 800c81e:	4618      	mov	r0, r3
 800c820:	f000 f8cd 	bl	800c9be <RTC_ByteToBcd2>
 800c824:	4603      	mov	r3, r0
 800c826:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800c828:	68bb      	ldr	r3, [r7, #8]
 800c82a:	785b      	ldrb	r3, [r3, #1]
 800c82c:	4618      	mov	r0, r3
 800c82e:	f000 f8c6 	bl	800c9be <RTC_ByteToBcd2>
 800c832:	4603      	mov	r3, r0
 800c834:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c836:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	789b      	ldrb	r3, [r3, #2]
 800c83c:	4618      	mov	r0, r3
 800c83e:	f000 f8be 	bl	800c9be <RTC_ByteToBcd2>
 800c842:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800c844:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c84e:	4313      	orrs	r3, r2
 800c850:	617b      	str	r3, [r7, #20]
 800c852:	e00e      	b.n	800c872 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	78db      	ldrb	r3, [r3, #3]
 800c858:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	785b      	ldrb	r3, [r3, #1]
 800c85e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c860:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800c862:	68ba      	ldr	r2, [r7, #8]
 800c864:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800c866:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	781b      	ldrb	r3, [r3, #0]
 800c86c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c86e:	4313      	orrs	r3, r2
 800c870:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	22ca      	movs	r2, #202	; 0xca
 800c878:	625a      	str	r2, [r3, #36]	; 0x24
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	2253      	movs	r2, #83	; 0x53
 800c880:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c882:	68f8      	ldr	r0, [r7, #12]
 800c884:	f000 f86f 	bl	800c966 <RTC_EnterInitMode>
 800c888:	4603      	mov	r3, r0
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d00b      	beq.n	800c8a6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	22ff      	movs	r2, #255	; 0xff
 800c894:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	2204      	movs	r2, #4
 800c89a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2200      	movs	r2, #0
 800c8a0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	e033      	b.n	800c90e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	697b      	ldr	r3, [r7, #20]
 800c8ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c8b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c8b4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	68da      	ldr	r2, [r3, #12]
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c8c4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	f003 0320 	and.w	r3, r3, #32
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d111      	bne.n	800c8f8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c8d4:	68f8      	ldr	r0, [r7, #12]
 800c8d6:	f000 f81e 	bl	800c916 <HAL_RTC_WaitForSynchro>
 800c8da:	4603      	mov	r3, r0
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d00b      	beq.n	800c8f8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	22ff      	movs	r2, #255	; 0xff
 800c8e6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	2204      	movs	r2, #4
 800c8ec:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	e00a      	b.n	800c90e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	22ff      	movs	r2, #255	; 0xff
 800c8fe:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	2201      	movs	r2, #1
 800c904:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	2200      	movs	r2, #0
 800c90a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800c90c:	2300      	movs	r3, #0
  }
}
 800c90e:	4618      	mov	r0, r3
 800c910:	371c      	adds	r7, #28
 800c912:	46bd      	mov	sp, r7
 800c914:	bd90      	pop	{r4, r7, pc}

0800c916 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800c916:	b580      	push	{r7, lr}
 800c918:	b084      	sub	sp, #16
 800c91a:	af00      	add	r7, sp, #0
 800c91c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c91e:	2300      	movs	r3, #0
 800c920:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	68da      	ldr	r2, [r3, #12]
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c930:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c932:	f7fc fd65 	bl	8009400 <HAL_GetTick>
 800c936:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800c938:	e009      	b.n	800c94e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800c93a:	f7fc fd61 	bl	8009400 <HAL_GetTick>
 800c93e:	4602      	mov	r2, r0
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	1ad3      	subs	r3, r2, r3
 800c944:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c948:	d901      	bls.n	800c94e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800c94a:	2303      	movs	r3, #3
 800c94c:	e007      	b.n	800c95e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	68db      	ldr	r3, [r3, #12]
 800c954:	f003 0320 	and.w	r3, r3, #32
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d0ee      	beq.n	800c93a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3710      	adds	r7, #16
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}

0800c966 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800c966:	b580      	push	{r7, lr}
 800c968:	b084      	sub	sp, #16
 800c96a:	af00      	add	r7, sp, #0
 800c96c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c96e:	2300      	movs	r3, #0
 800c970:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	68db      	ldr	r3, [r3, #12]
 800c978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d119      	bne.n	800c9b4 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f04f 32ff 	mov.w	r2, #4294967295
 800c988:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c98a:	f7fc fd39 	bl	8009400 <HAL_GetTick>
 800c98e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800c990:	e009      	b.n	800c9a6 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800c992:	f7fc fd35 	bl	8009400 <HAL_GetTick>
 800c996:	4602      	mov	r2, r0
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	1ad3      	subs	r3, r2, r3
 800c99c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c9a0:	d901      	bls.n	800c9a6 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800c9a2:	2303      	movs	r3, #3
 800c9a4:	e007      	b.n	800c9b6 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	68db      	ldr	r3, [r3, #12]
 800c9ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d0ee      	beq.n	800c992 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800c9b4:	2300      	movs	r3, #0
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3710      	adds	r7, #16
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}

0800c9be <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c9be:	b480      	push	{r7}
 800c9c0:	b085      	sub	sp, #20
 800c9c2:	af00      	add	r7, sp, #0
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800c9cc:	e005      	b.n	800c9da <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	3301      	adds	r3, #1
 800c9d2:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800c9d4:	79fb      	ldrb	r3, [r7, #7]
 800c9d6:	3b0a      	subs	r3, #10
 800c9d8:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800c9da:	79fb      	ldrb	r3, [r7, #7]
 800c9dc:	2b09      	cmp	r3, #9
 800c9de:	d8f6      	bhi.n	800c9ce <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	b2db      	uxtb	r3, r3
 800c9e4:	011b      	lsls	r3, r3, #4
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	79fb      	ldrb	r3, [r7, #7]
 800c9ea:	4313      	orrs	r3, r2
 800c9ec:	b2db      	uxtb	r3, r3
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3714      	adds	r7, #20
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c9fa:	b580      	push	{r7, lr}
 800c9fc:	b082      	sub	sp, #8
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d101      	bne.n	800ca0c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	e056      	b.n	800caba <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ca18:	b2db      	uxtb	r3, r3
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d106      	bne.n	800ca2c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2200      	movs	r2, #0
 800ca22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	f7f7 fdea 	bl	8004600 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2202      	movs	r2, #2
 800ca30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	681a      	ldr	r2, [r3, #0]
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	685a      	ldr	r2, [r3, #4]
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	689b      	ldr	r3, [r3, #8]
 800ca4c:	431a      	orrs	r2, r3
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	68db      	ldr	r3, [r3, #12]
 800ca52:	431a      	orrs	r2, r3
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	691b      	ldr	r3, [r3, #16]
 800ca58:	431a      	orrs	r2, r3
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	695b      	ldr	r3, [r3, #20]
 800ca5e:	431a      	orrs	r2, r3
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	699b      	ldr	r3, [r3, #24]
 800ca64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ca68:	431a      	orrs	r2, r3
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	69db      	ldr	r3, [r3, #28]
 800ca6e:	431a      	orrs	r2, r3
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	6a1b      	ldr	r3, [r3, #32]
 800ca74:	ea42 0103 	orr.w	r1, r2, r3
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	430a      	orrs	r2, r1
 800ca82:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	699b      	ldr	r3, [r3, #24]
 800ca88:	0c1b      	lsrs	r3, r3, #16
 800ca8a:	f003 0104 	and.w	r1, r3, #4
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	430a      	orrs	r2, r1
 800ca98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	69da      	ldr	r2, [r3, #28]
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800caa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2200      	movs	r2, #0
 800caae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3708      	adds	r7, #8
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}

0800cac2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cac2:	b580      	push	{r7, lr}
 800cac4:	b08c      	sub	sp, #48	; 0x30
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	60f8      	str	r0, [r7, #12]
 800caca:	60b9      	str	r1, [r7, #8]
 800cacc:	607a      	str	r2, [r7, #4]
 800cace:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cad0:	2301      	movs	r3, #1
 800cad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cad4:	2300      	movs	r3, #0
 800cad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d101      	bne.n	800cae8 <HAL_SPI_TransmitReceive+0x26>
 800cae4:	2302      	movs	r3, #2
 800cae6:	e18a      	b.n	800cdfe <HAL_SPI_TransmitReceive+0x33c>
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2201      	movs	r2, #1
 800caec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800caf0:	f7fc fc86 	bl	8009400 <HAL_GetTick>
 800caf4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cafc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	685b      	ldr	r3, [r3, #4]
 800cb04:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800cb06:	887b      	ldrh	r3, [r7, #2]
 800cb08:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cb0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb0e:	2b01      	cmp	r3, #1
 800cb10:	d00f      	beq.n	800cb32 <HAL_SPI_TransmitReceive+0x70>
 800cb12:	69fb      	ldr	r3, [r7, #28]
 800cb14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb18:	d107      	bne.n	800cb2a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	689b      	ldr	r3, [r3, #8]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d103      	bne.n	800cb2a <HAL_SPI_TransmitReceive+0x68>
 800cb22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb26:	2b04      	cmp	r3, #4
 800cb28:	d003      	beq.n	800cb32 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800cb2a:	2302      	movs	r3, #2
 800cb2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cb30:	e15b      	b.n	800cdea <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d005      	beq.n	800cb44 <HAL_SPI_TransmitReceive+0x82>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d002      	beq.n	800cb44 <HAL_SPI_TransmitReceive+0x82>
 800cb3e:	887b      	ldrh	r3, [r7, #2]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d103      	bne.n	800cb4c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800cb44:	2301      	movs	r3, #1
 800cb46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cb4a:	e14e      	b.n	800cdea <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	2b04      	cmp	r3, #4
 800cb56:	d003      	beq.n	800cb60 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	2205      	movs	r2, #5
 800cb5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	2200      	movs	r2, #0
 800cb64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	687a      	ldr	r2, [r7, #4]
 800cb6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	887a      	ldrh	r2, [r7, #2]
 800cb70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	887a      	ldrh	r2, [r7, #2]
 800cb76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	68ba      	ldr	r2, [r7, #8]
 800cb7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	887a      	ldrh	r2, [r7, #2]
 800cb82:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	887a      	ldrh	r2, [r7, #2]
 800cb88:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	2200      	movs	r2, #0
 800cb94:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cba0:	2b40      	cmp	r3, #64	; 0x40
 800cba2:	d007      	beq.n	800cbb4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	681a      	ldr	r2, [r3, #0]
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cbb2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cbbc:	d178      	bne.n	800ccb0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	685b      	ldr	r3, [r3, #4]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d002      	beq.n	800cbcc <HAL_SPI_TransmitReceive+0x10a>
 800cbc6:	8b7b      	ldrh	r3, [r7, #26]
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d166      	bne.n	800cc9a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbd0:	881a      	ldrh	r2, [r3, #0]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbdc:	1c9a      	adds	r2, r3, #2
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cbe6:	b29b      	uxth	r3, r3
 800cbe8:	3b01      	subs	r3, #1
 800cbea:	b29a      	uxth	r2, r3
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cbf0:	e053      	b.n	800cc9a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	689b      	ldr	r3, [r3, #8]
 800cbf8:	f003 0302 	and.w	r3, r3, #2
 800cbfc:	2b02      	cmp	r3, #2
 800cbfe:	d11b      	bne.n	800cc38 <HAL_SPI_TransmitReceive+0x176>
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d016      	beq.n	800cc38 <HAL_SPI_TransmitReceive+0x176>
 800cc0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d113      	bne.n	800cc38 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc14:	881a      	ldrh	r2, [r3, #0]
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc20:	1c9a      	adds	r2, r3, #2
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	3b01      	subs	r3, #1
 800cc2e:	b29a      	uxth	r2, r3
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cc34:	2300      	movs	r3, #0
 800cc36:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	f003 0301 	and.w	r3, r3, #1
 800cc42:	2b01      	cmp	r3, #1
 800cc44:	d119      	bne.n	800cc7a <HAL_SPI_TransmitReceive+0x1b8>
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc4a:	b29b      	uxth	r3, r3
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d014      	beq.n	800cc7a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	68da      	ldr	r2, [r3, #12]
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc5a:	b292      	uxth	r2, r2
 800cc5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc62:	1c9a      	adds	r2, r3, #2
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc6c:	b29b      	uxth	r3, r3
 800cc6e:	3b01      	subs	r3, #1
 800cc70:	b29a      	uxth	r2, r3
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cc76:	2301      	movs	r3, #1
 800cc78:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cc7a:	f7fc fbc1 	bl	8009400 <HAL_GetTick>
 800cc7e:	4602      	mov	r2, r0
 800cc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc82:	1ad3      	subs	r3, r2, r3
 800cc84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cc86:	429a      	cmp	r2, r3
 800cc88:	d807      	bhi.n	800cc9a <HAL_SPI_TransmitReceive+0x1d8>
 800cc8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc90:	d003      	beq.n	800cc9a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800cc92:	2303      	movs	r3, #3
 800cc94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cc98:	e0a7      	b.n	800cdea <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc9e:	b29b      	uxth	r3, r3
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d1a6      	bne.n	800cbf2 <HAL_SPI_TransmitReceive+0x130>
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cca8:	b29b      	uxth	r3, r3
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d1a1      	bne.n	800cbf2 <HAL_SPI_TransmitReceive+0x130>
 800ccae:	e07c      	b.n	800cdaa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d002      	beq.n	800ccbe <HAL_SPI_TransmitReceive+0x1fc>
 800ccb8:	8b7b      	ldrh	r3, [r7, #26]
 800ccba:	2b01      	cmp	r3, #1
 800ccbc:	d16b      	bne.n	800cd96 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	330c      	adds	r3, #12
 800ccc8:	7812      	ldrb	r2, [r2, #0]
 800ccca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccd0:	1c5a      	adds	r2, r3, #1
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ccda:	b29b      	uxth	r3, r3
 800ccdc:	3b01      	subs	r3, #1
 800ccde:	b29a      	uxth	r2, r3
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cce4:	e057      	b.n	800cd96 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	689b      	ldr	r3, [r3, #8]
 800ccec:	f003 0302 	and.w	r3, r3, #2
 800ccf0:	2b02      	cmp	r3, #2
 800ccf2:	d11c      	bne.n	800cd2e <HAL_SPI_TransmitReceive+0x26c>
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d017      	beq.n	800cd2e <HAL_SPI_TransmitReceive+0x26c>
 800ccfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	d114      	bne.n	800cd2e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	330c      	adds	r3, #12
 800cd0e:	7812      	ldrb	r2, [r2, #0]
 800cd10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd16:	1c5a      	adds	r2, r3, #1
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd20:	b29b      	uxth	r3, r3
 800cd22:	3b01      	subs	r3, #1
 800cd24:	b29a      	uxth	r2, r3
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	689b      	ldr	r3, [r3, #8]
 800cd34:	f003 0301 	and.w	r3, r3, #1
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d119      	bne.n	800cd70 <HAL_SPI_TransmitReceive+0x2ae>
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd40:	b29b      	uxth	r3, r3
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d014      	beq.n	800cd70 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	68da      	ldr	r2, [r3, #12]
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd50:	b2d2      	uxtb	r2, r2
 800cd52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd58:	1c5a      	adds	r2, r3, #1
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd62:	b29b      	uxth	r3, r3
 800cd64:	3b01      	subs	r3, #1
 800cd66:	b29a      	uxth	r2, r3
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cd70:	f7fc fb46 	bl	8009400 <HAL_GetTick>
 800cd74:	4602      	mov	r2, r0
 800cd76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd78:	1ad3      	subs	r3, r2, r3
 800cd7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d803      	bhi.n	800cd88 <HAL_SPI_TransmitReceive+0x2c6>
 800cd80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd86:	d102      	bne.n	800cd8e <HAL_SPI_TransmitReceive+0x2cc>
 800cd88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d103      	bne.n	800cd96 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800cd8e:	2303      	movs	r3, #3
 800cd90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cd94:	e029      	b.n	800cdea <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d1a2      	bne.n	800cce6 <HAL_SPI_TransmitReceive+0x224>
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d19d      	bne.n	800cce6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cdaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cdae:	68f8      	ldr	r0, [r7, #12]
 800cdb0:	f000 f9b2 	bl	800d118 <SPI_EndRxTxTransaction>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d006      	beq.n	800cdc8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800cdba:	2301      	movs	r3, #1
 800cdbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	2220      	movs	r2, #32
 800cdc4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800cdc6:	e010      	b.n	800cdea <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	689b      	ldr	r3, [r3, #8]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d10b      	bne.n	800cde8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	617b      	str	r3, [r7, #20]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	68db      	ldr	r3, [r3, #12]
 800cdda:	617b      	str	r3, [r7, #20]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	689b      	ldr	r3, [r3, #8]
 800cde2:	617b      	str	r3, [r7, #20]
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	e000      	b.n	800cdea <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800cde8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2201      	movs	r2, #1
 800cdee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cdfa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3730      	adds	r7, #48	; 0x30
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}
	...

0800ce08 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b088      	sub	sp, #32
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	099b      	lsrs	r3, r3, #6
 800ce24:	f003 0301 	and.w	r3, r3, #1
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d10f      	bne.n	800ce4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ce2c:	69bb      	ldr	r3, [r7, #24]
 800ce2e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d00a      	beq.n	800ce4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ce36:	69fb      	ldr	r3, [r7, #28]
 800ce38:	099b      	lsrs	r3, r3, #6
 800ce3a:	f003 0301 	and.w	r3, r3, #1
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d004      	beq.n	800ce4c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	4798      	blx	r3
    return;
 800ce4a:	e0d7      	b.n	800cffc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ce4c:	69bb      	ldr	r3, [r7, #24]
 800ce4e:	085b      	lsrs	r3, r3, #1
 800ce50:	f003 0301 	and.w	r3, r3, #1
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d00a      	beq.n	800ce6e <HAL_SPI_IRQHandler+0x66>
 800ce58:	69fb      	ldr	r3, [r7, #28]
 800ce5a:	09db      	lsrs	r3, r3, #7
 800ce5c:	f003 0301 	and.w	r3, r3, #1
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d004      	beq.n	800ce6e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce68:	6878      	ldr	r0, [r7, #4]
 800ce6a:	4798      	blx	r3
    return;
 800ce6c:	e0c6      	b.n	800cffc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ce6e:	69bb      	ldr	r3, [r7, #24]
 800ce70:	095b      	lsrs	r3, r3, #5
 800ce72:	f003 0301 	and.w	r3, r3, #1
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d10c      	bne.n	800ce94 <HAL_SPI_IRQHandler+0x8c>
 800ce7a:	69bb      	ldr	r3, [r7, #24]
 800ce7c:	099b      	lsrs	r3, r3, #6
 800ce7e:	f003 0301 	and.w	r3, r3, #1
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d106      	bne.n	800ce94 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800ce86:	69bb      	ldr	r3, [r7, #24]
 800ce88:	0a1b      	lsrs	r3, r3, #8
 800ce8a:	f003 0301 	and.w	r3, r3, #1
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	f000 80b4 	beq.w	800cffc <HAL_SPI_IRQHandler+0x1f4>
 800ce94:	69fb      	ldr	r3, [r7, #28]
 800ce96:	095b      	lsrs	r3, r3, #5
 800ce98:	f003 0301 	and.w	r3, r3, #1
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	f000 80ad 	beq.w	800cffc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800cea2:	69bb      	ldr	r3, [r7, #24]
 800cea4:	099b      	lsrs	r3, r3, #6
 800cea6:	f003 0301 	and.w	r3, r3, #1
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d023      	beq.n	800cef6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ceb4:	b2db      	uxtb	r3, r3
 800ceb6:	2b03      	cmp	r3, #3
 800ceb8:	d011      	beq.n	800cede <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cebe:	f043 0204 	orr.w	r2, r3, #4
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cec6:	2300      	movs	r3, #0
 800cec8:	617b      	str	r3, [r7, #20]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	68db      	ldr	r3, [r3, #12]
 800ced0:	617b      	str	r3, [r7, #20]
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	689b      	ldr	r3, [r3, #8]
 800ced8:	617b      	str	r3, [r7, #20]
 800ceda:	697b      	ldr	r3, [r7, #20]
 800cedc:	e00b      	b.n	800cef6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cede:	2300      	movs	r3, #0
 800cee0:	613b      	str	r3, [r7, #16]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	68db      	ldr	r3, [r3, #12]
 800cee8:	613b      	str	r3, [r7, #16]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	689b      	ldr	r3, [r3, #8]
 800cef0:	613b      	str	r3, [r7, #16]
 800cef2:	693b      	ldr	r3, [r7, #16]
        return;
 800cef4:	e082      	b.n	800cffc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800cef6:	69bb      	ldr	r3, [r7, #24]
 800cef8:	095b      	lsrs	r3, r3, #5
 800cefa:	f003 0301 	and.w	r3, r3, #1
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d014      	beq.n	800cf2c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf06:	f043 0201 	orr.w	r2, r3, #1
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cf0e:	2300      	movs	r3, #0
 800cf10:	60fb      	str	r3, [r7, #12]
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	689b      	ldr	r3, [r3, #8]
 800cf18:	60fb      	str	r3, [r7, #12]
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cf28:	601a      	str	r2, [r3, #0]
 800cf2a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800cf2c:	69bb      	ldr	r3, [r7, #24]
 800cf2e:	0a1b      	lsrs	r3, r3, #8
 800cf30:	f003 0301 	and.w	r3, r3, #1
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d00c      	beq.n	800cf52 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf3c:	f043 0208 	orr.w	r2, r3, #8
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800cf44:	2300      	movs	r3, #0
 800cf46:	60bb      	str	r3, [r7, #8]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	689b      	ldr	r3, [r3, #8]
 800cf4e:	60bb      	str	r3, [r7, #8]
 800cf50:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d04f      	beq.n	800cffa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	685a      	ldr	r2, [r3, #4]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cf68:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2201      	movs	r2, #1
 800cf6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800cf72:	69fb      	ldr	r3, [r7, #28]
 800cf74:	f003 0302 	and.w	r3, r3, #2
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d104      	bne.n	800cf86 <HAL_SPI_IRQHandler+0x17e>
 800cf7c:	69fb      	ldr	r3, [r7, #28]
 800cf7e:	f003 0301 	and.w	r3, r3, #1
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d034      	beq.n	800cff0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	685a      	ldr	r2, [r3, #4]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	f022 0203 	bic.w	r2, r2, #3
 800cf94:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d011      	beq.n	800cfc2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cfa2:	4a18      	ldr	r2, [pc, #96]	; (800d004 <HAL_SPI_IRQHandler+0x1fc>)
 800cfa4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7fd f82a 	bl	800a004 <HAL_DMA_Abort_IT>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d005      	beq.n	800cfc2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d016      	beq.n	800cff8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cfce:	4a0d      	ldr	r2, [pc, #52]	; (800d004 <HAL_SPI_IRQHandler+0x1fc>)
 800cfd0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	f7fd f814 	bl	800a004 <HAL_DMA_Abort_IT>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00a      	beq.n	800cff8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfe6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800cfee:	e003      	b.n	800cff8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f000 f809 	bl	800d008 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800cff6:	e000      	b.n	800cffa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800cff8:	bf00      	nop
    return;
 800cffa:	bf00      	nop
  }
}
 800cffc:	3720      	adds	r7, #32
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	0800d01d 	.word	0x0800d01d

0800d008 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800d008:	b480      	push	{r7}
 800d00a:	b083      	sub	sp, #12
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr

0800d01c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b084      	sub	sp, #16
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d028:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2200      	movs	r2, #0
 800d02e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	2200      	movs	r2, #0
 800d034:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d036:	68f8      	ldr	r0, [r7, #12]
 800d038:	f7ff ffe6 	bl	800d008 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d03c:	bf00      	nop
 800d03e:	3710      	adds	r7, #16
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b084      	sub	sp, #16
 800d048:	af00      	add	r7, sp, #0
 800d04a:	60f8      	str	r0, [r7, #12]
 800d04c:	60b9      	str	r1, [r7, #8]
 800d04e:	603b      	str	r3, [r7, #0]
 800d050:	4613      	mov	r3, r2
 800d052:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d054:	e04c      	b.n	800d0f0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d05c:	d048      	beq.n	800d0f0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800d05e:	f7fc f9cf 	bl	8009400 <HAL_GetTick>
 800d062:	4602      	mov	r2, r0
 800d064:	69bb      	ldr	r3, [r7, #24]
 800d066:	1ad3      	subs	r3, r2, r3
 800d068:	683a      	ldr	r2, [r7, #0]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d902      	bls.n	800d074 <SPI_WaitFlagStateUntilTimeout+0x30>
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d13d      	bne.n	800d0f0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	685a      	ldr	r2, [r3, #4]
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d082:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	685b      	ldr	r3, [r3, #4]
 800d088:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d08c:	d111      	bne.n	800d0b2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	689b      	ldr	r3, [r3, #8]
 800d092:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d096:	d004      	beq.n	800d0a2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d0a0:	d107      	bne.n	800d0b2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	681a      	ldr	r2, [r3, #0]
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d0b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d0ba:	d10f      	bne.n	800d0dc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	681a      	ldr	r2, [r3, #0]
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d0ca:	601a      	str	r2, [r3, #0]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	681a      	ldr	r2, [r3, #0]
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d0da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	2201      	movs	r2, #1
 800d0e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800d0ec:	2303      	movs	r3, #3
 800d0ee:	e00f      	b.n	800d110 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	689a      	ldr	r2, [r3, #8]
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	4013      	ands	r3, r2
 800d0fa:	68ba      	ldr	r2, [r7, #8]
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	bf0c      	ite	eq
 800d100:	2301      	moveq	r3, #1
 800d102:	2300      	movne	r3, #0
 800d104:	b2db      	uxtb	r3, r3
 800d106:	461a      	mov	r2, r3
 800d108:	79fb      	ldrb	r3, [r7, #7]
 800d10a:	429a      	cmp	r2, r3
 800d10c:	d1a3      	bne.n	800d056 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800d10e:	2300      	movs	r3, #0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3710      	adds	r7, #16
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}

0800d118 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b088      	sub	sp, #32
 800d11c:	af02      	add	r7, sp, #8
 800d11e:	60f8      	str	r0, [r7, #12]
 800d120:	60b9      	str	r1, [r7, #8]
 800d122:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800d124:	4b1b      	ldr	r3, [pc, #108]	; (800d194 <SPI_EndRxTxTransaction+0x7c>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a1b      	ldr	r2, [pc, #108]	; (800d198 <SPI_EndRxTxTransaction+0x80>)
 800d12a:	fba2 2303 	umull	r2, r3, r2, r3
 800d12e:	0d5b      	lsrs	r3, r3, #21
 800d130:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d134:	fb02 f303 	mul.w	r3, r2, r3
 800d138:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d142:	d112      	bne.n	800d16a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	9300      	str	r3, [sp, #0]
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	2200      	movs	r2, #0
 800d14c:	2180      	movs	r1, #128	; 0x80
 800d14e:	68f8      	ldr	r0, [r7, #12]
 800d150:	f7ff ff78 	bl	800d044 <SPI_WaitFlagStateUntilTimeout>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d016      	beq.n	800d188 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d15e:	f043 0220 	orr.w	r2, r3, #32
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d166:	2303      	movs	r3, #3
 800d168:	e00f      	b.n	800d18a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800d16a:	697b      	ldr	r3, [r7, #20]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d00a      	beq.n	800d186 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	3b01      	subs	r3, #1
 800d174:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	689b      	ldr	r3, [r3, #8]
 800d17c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d180:	2b80      	cmp	r3, #128	; 0x80
 800d182:	d0f2      	beq.n	800d16a <SPI_EndRxTxTransaction+0x52>
 800d184:	e000      	b.n	800d188 <SPI_EndRxTxTransaction+0x70>
        break;
 800d186:	bf00      	nop
  }

  return HAL_OK;
 800d188:	2300      	movs	r3, #0
}
 800d18a:	4618      	mov	r0, r3
 800d18c:	3718      	adds	r7, #24
 800d18e:	46bd      	mov	sp, r7
 800d190:	bd80      	pop	{r7, pc}
 800d192:	bf00      	nop
 800d194:	20000058 	.word	0x20000058
 800d198:	165e9f81 	.word	0x165e9f81

0800d19c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b082      	sub	sp, #8
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d101      	bne.n	800d1ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	e01d      	b.n	800d1ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d106      	bne.n	800d1c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	2200      	movs	r2, #0
 800d1be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f7f8 fb98 	bl	80058f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	2202      	movs	r2, #2
 800d1cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681a      	ldr	r2, [r3, #0]
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	3304      	adds	r3, #4
 800d1d8:	4619      	mov	r1, r3
 800d1da:	4610      	mov	r0, r2
 800d1dc:	f000 fcc0 	bl	800db60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d1e8:	2300      	movs	r3, #0
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3708      	adds	r7, #8
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}

0800d1f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d1f2:	b480      	push	{r7}
 800d1f4:	b085      	sub	sp, #20
 800d1f6:	af00      	add	r7, sp, #0
 800d1f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	68da      	ldr	r2, [r3, #12]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f042 0201 	orr.w	r2, r2, #1
 800d208:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	689b      	ldr	r3, [r3, #8]
 800d210:	f003 0307 	and.w	r3, r3, #7
 800d214:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	2b06      	cmp	r3, #6
 800d21a:	d007      	beq.n	800d22c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	681a      	ldr	r2, [r3, #0]
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f042 0201 	orr.w	r2, r2, #1
 800d22a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d22c:	2300      	movs	r3, #0
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3714      	adds	r7, #20
 800d232:	46bd      	mov	sp, r7
 800d234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d238:	4770      	bx	lr

0800d23a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d23a:	b580      	push	{r7, lr}
 800d23c:	b082      	sub	sp, #8
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d101      	bne.n	800d24c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d248:	2301      	movs	r3, #1
 800d24a:	e01d      	b.n	800d288 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d252:	b2db      	uxtb	r3, r3
 800d254:	2b00      	cmp	r3, #0
 800d256:	d106      	bne.n	800d266 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2200      	movs	r2, #0
 800d25c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f7f8 fb27 	bl	80058b4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2202      	movs	r2, #2
 800d26a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681a      	ldr	r2, [r3, #0]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	3304      	adds	r3, #4
 800d276:	4619      	mov	r1, r3
 800d278:	4610      	mov	r0, r2
 800d27a:	f000 fc71 	bl	800db60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2201      	movs	r2, #1
 800d282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d286:	2300      	movs	r3, #0
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3708      	adds	r7, #8
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}

0800d290 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
 800d298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	2201      	movs	r2, #1
 800d2a0:	6839      	ldr	r1, [r7, #0]
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f000 feac 	bl	800e000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a15      	ldr	r2, [pc, #84]	; (800d304 <HAL_TIM_OC_Start+0x74>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d004      	beq.n	800d2bc <HAL_TIM_OC_Start+0x2c>
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	4a14      	ldr	r2, [pc, #80]	; (800d308 <HAL_TIM_OC_Start+0x78>)
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d101      	bne.n	800d2c0 <HAL_TIM_OC_Start+0x30>
 800d2bc:	2301      	movs	r3, #1
 800d2be:	e000      	b.n	800d2c2 <HAL_TIM_OC_Start+0x32>
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d007      	beq.n	800d2d6 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d2d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	689b      	ldr	r3, [r3, #8]
 800d2dc:	f003 0307 	and.w	r3, r3, #7
 800d2e0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2b06      	cmp	r3, #6
 800d2e6:	d007      	beq.n	800d2f8 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	f042 0201 	orr.w	r2, r2, #1
 800d2f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d2f8:	2300      	movs	r3, #0
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3710      	adds	r7, #16
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}
 800d302:	bf00      	nop
 800d304:	40010000 	.word	0x40010000
 800d308:	40010400 	.word	0x40010400

0800d30c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b082      	sub	sp, #8
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d101      	bne.n	800d31e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d31a:	2301      	movs	r3, #1
 800d31c:	e01d      	b.n	800d35a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d324:	b2db      	uxtb	r3, r3
 800d326:	2b00      	cmp	r3, #0
 800d328:	d106      	bne.n	800d338 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	2200      	movs	r2, #0
 800d32e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f7f8 f9be 	bl	80056b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2202      	movs	r2, #2
 800d33c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681a      	ldr	r2, [r3, #0]
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	3304      	adds	r3, #4
 800d348:	4619      	mov	r1, r3
 800d34a:	4610      	mov	r0, r2
 800d34c:	f000 fc08 	bl	800db60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	2201      	movs	r2, #1
 800d354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d358:	2300      	movs	r3, #0
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3708      	adds	r7, #8
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
	...

0800d364 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b086      	sub	sp, #24
 800d368:	af00      	add	r7, sp, #0
 800d36a:	60f8      	str	r0, [r7, #12]
 800d36c:	60b9      	str	r1, [r7, #8]
 800d36e:	607a      	str	r2, [r7, #4]
 800d370:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d378:	b2db      	uxtb	r3, r3
 800d37a:	2b02      	cmp	r3, #2
 800d37c:	d101      	bne.n	800d382 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 800d37e:	2302      	movs	r3, #2
 800d380:	e0f3      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d388:	b2db      	uxtb	r3, r3
 800d38a:	2b01      	cmp	r3, #1
 800d38c:	d10b      	bne.n	800d3a6 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d104      	bne.n	800d39e <HAL_TIM_PWM_Start_DMA+0x3a>
 800d394:	887b      	ldrh	r3, [r7, #2]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d001      	beq.n	800d39e <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800d39a:	2301      	movs	r3, #1
 800d39c:	e0e5      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	2202      	movs	r2, #2
 800d3a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	2b0c      	cmp	r3, #12
 800d3aa:	f200 80ad 	bhi.w	800d508 <HAL_TIM_PWM_Start_DMA+0x1a4>
 800d3ae:	a201      	add	r2, pc, #4	; (adr r2, 800d3b4 <HAL_TIM_PWM_Start_DMA+0x50>)
 800d3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3b4:	0800d3e9 	.word	0x0800d3e9
 800d3b8:	0800d509 	.word	0x0800d509
 800d3bc:	0800d509 	.word	0x0800d509
 800d3c0:	0800d509 	.word	0x0800d509
 800d3c4:	0800d431 	.word	0x0800d431
 800d3c8:	0800d509 	.word	0x0800d509
 800d3cc:	0800d509 	.word	0x0800d509
 800d3d0:	0800d509 	.word	0x0800d509
 800d3d4:	0800d479 	.word	0x0800d479
 800d3d8:	0800d509 	.word	0x0800d509
 800d3dc:	0800d509 	.word	0x0800d509
 800d3e0:	0800d509 	.word	0x0800d509
 800d3e4:	0800d4c1 	.word	0x0800d4c1
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3ec:	4a61      	ldr	r2, [pc, #388]	; (800d574 <HAL_TIM_PWM_Start_DMA+0x210>)
 800d3ee:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3f4:	4a60      	ldr	r2, [pc, #384]	; (800d578 <HAL_TIM_PWM_Start_DMA+0x214>)
 800d3f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3fc:	4a5f      	ldr	r2, [pc, #380]	; (800d57c <HAL_TIM_PWM_Start_DMA+0x218>)
 800d3fe:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800d404:	6879      	ldr	r1, [r7, #4]
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	3334      	adds	r3, #52	; 0x34
 800d40c:	461a      	mov	r2, r3
 800d40e:	887b      	ldrh	r3, [r7, #2]
 800d410:	f7fc fda0 	bl	8009f54 <HAL_DMA_Start_IT>
 800d414:	4603      	mov	r3, r0
 800d416:	2b00      	cmp	r3, #0
 800d418:	d001      	beq.n	800d41e <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 800d41a:	2301      	movs	r3, #1
 800d41c:	e0a5      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	68da      	ldr	r2, [r3, #12]
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d42c:	60da      	str	r2, [r3, #12]
      break;
 800d42e:	e06c      	b.n	800d50a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d434:	4a4f      	ldr	r2, [pc, #316]	; (800d574 <HAL_TIM_PWM_Start_DMA+0x210>)
 800d436:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d43c:	4a4e      	ldr	r2, [pc, #312]	; (800d578 <HAL_TIM_PWM_Start_DMA+0x214>)
 800d43e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d444:	4a4d      	ldr	r2, [pc, #308]	; (800d57c <HAL_TIM_PWM_Start_DMA+0x218>)
 800d446:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800d44c:	6879      	ldr	r1, [r7, #4]
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	3338      	adds	r3, #56	; 0x38
 800d454:	461a      	mov	r2, r3
 800d456:	887b      	ldrh	r3, [r7, #2]
 800d458:	f7fc fd7c 	bl	8009f54 <HAL_DMA_Start_IT>
 800d45c:	4603      	mov	r3, r0
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d001      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 800d462:	2301      	movs	r3, #1
 800d464:	e081      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	68da      	ldr	r2, [r3, #12]
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d474:	60da      	str	r2, [r3, #12]
      break;
 800d476:	e048      	b.n	800d50a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d47c:	4a3d      	ldr	r2, [pc, #244]	; (800d574 <HAL_TIM_PWM_Start_DMA+0x210>)
 800d47e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d484:	4a3c      	ldr	r2, [pc, #240]	; (800d578 <HAL_TIM_PWM_Start_DMA+0x214>)
 800d486:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d48c:	4a3b      	ldr	r2, [pc, #236]	; (800d57c <HAL_TIM_PWM_Start_DMA+0x218>)
 800d48e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d494:	6879      	ldr	r1, [r7, #4]
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	333c      	adds	r3, #60	; 0x3c
 800d49c:	461a      	mov	r2, r3
 800d49e:	887b      	ldrh	r3, [r7, #2]
 800d4a0:	f7fc fd58 	bl	8009f54 <HAL_DMA_Start_IT>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d001      	beq.n	800d4ae <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	e05d      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	68da      	ldr	r2, [r3, #12]
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d4bc:	60da      	str	r2, [r3, #12]
      break;
 800d4be:	e024      	b.n	800d50a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4c4:	4a2b      	ldr	r2, [pc, #172]	; (800d574 <HAL_TIM_PWM_Start_DMA+0x210>)
 800d4c6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4cc:	4a2a      	ldr	r2, [pc, #168]	; (800d578 <HAL_TIM_PWM_Start_DMA+0x214>)
 800d4ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4d4:	4a29      	ldr	r2, [pc, #164]	; (800d57c <HAL_TIM_PWM_Start_DMA+0x218>)
 800d4d6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d4dc:	6879      	ldr	r1, [r7, #4]
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	3340      	adds	r3, #64	; 0x40
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	887b      	ldrh	r3, [r7, #2]
 800d4e8:	f7fc fd34 	bl	8009f54 <HAL_DMA_Start_IT>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d001      	beq.n	800d4f6 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	e039      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	68da      	ldr	r2, [r3, #12]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d504:	60da      	str	r2, [r3, #12]
      break;
 800d506:	e000      	b.n	800d50a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 800d508:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	2201      	movs	r2, #1
 800d510:	68b9      	ldr	r1, [r7, #8]
 800d512:	4618      	mov	r0, r3
 800d514:	f000 fd74 	bl	800e000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	4a18      	ldr	r2, [pc, #96]	; (800d580 <HAL_TIM_PWM_Start_DMA+0x21c>)
 800d51e:	4293      	cmp	r3, r2
 800d520:	d004      	beq.n	800d52c <HAL_TIM_PWM_Start_DMA+0x1c8>
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	4a17      	ldr	r2, [pc, #92]	; (800d584 <HAL_TIM_PWM_Start_DMA+0x220>)
 800d528:	4293      	cmp	r3, r2
 800d52a:	d101      	bne.n	800d530 <HAL_TIM_PWM_Start_DMA+0x1cc>
 800d52c:	2301      	movs	r3, #1
 800d52e:	e000      	b.n	800d532 <HAL_TIM_PWM_Start_DMA+0x1ce>
 800d530:	2300      	movs	r3, #0
 800d532:	2b00      	cmp	r3, #0
 800d534:	d007      	beq.n	800d546 <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d544:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	689b      	ldr	r3, [r3, #8]
 800d54c:	f003 0307 	and.w	r3, r3, #7
 800d550:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d552:	697b      	ldr	r3, [r7, #20]
 800d554:	2b06      	cmp	r3, #6
 800d556:	d007      	beq.n	800d568 <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	681a      	ldr	r2, [r3, #0]
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f042 0201 	orr.w	r2, r2, #1
 800d566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d568:	2300      	movs	r3, #0
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3718      	adds	r7, #24
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd80      	pop	{r7, pc}
 800d572:	bf00      	nop
 800d574:	0800da81 	.word	0x0800da81
 800d578:	0800daf1 	.word	0x0800daf1
 800d57c:	0800da5d 	.word	0x0800da5d
 800d580:	40010000 	.word	0x40010000
 800d584:	40010400 	.word	0x40010400

0800d588 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b082      	sub	sp, #8
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	691b      	ldr	r3, [r3, #16]
 800d596:	f003 0302 	and.w	r3, r3, #2
 800d59a:	2b02      	cmp	r3, #2
 800d59c:	d122      	bne.n	800d5e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	68db      	ldr	r3, [r3, #12]
 800d5a4:	f003 0302 	and.w	r3, r3, #2
 800d5a8:	2b02      	cmp	r3, #2
 800d5aa:	d11b      	bne.n	800d5e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f06f 0202 	mvn.w	r2, #2
 800d5b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2201      	movs	r2, #1
 800d5ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	699b      	ldr	r3, [r3, #24]
 800d5c2:	f003 0303 	and.w	r3, r3, #3
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d003      	beq.n	800d5d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f000 fa14 	bl	800d9f8 <HAL_TIM_IC_CaptureCallback>
 800d5d0:	e005      	b.n	800d5de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 fa06 	bl	800d9e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f000 fa17 	bl	800da0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	691b      	ldr	r3, [r3, #16]
 800d5ea:	f003 0304 	and.w	r3, r3, #4
 800d5ee:	2b04      	cmp	r3, #4
 800d5f0:	d122      	bne.n	800d638 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	68db      	ldr	r3, [r3, #12]
 800d5f8:	f003 0304 	and.w	r3, r3, #4
 800d5fc:	2b04      	cmp	r3, #4
 800d5fe:	d11b      	bne.n	800d638 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f06f 0204 	mvn.w	r2, #4
 800d608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2202      	movs	r2, #2
 800d60e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	699b      	ldr	r3, [r3, #24]
 800d616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d003      	beq.n	800d626 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f000 f9ea 	bl	800d9f8 <HAL_TIM_IC_CaptureCallback>
 800d624:	e005      	b.n	800d632 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d626:	6878      	ldr	r0, [r7, #4]
 800d628:	f000 f9dc 	bl	800d9e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f000 f9ed 	bl	800da0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2200      	movs	r2, #0
 800d636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	691b      	ldr	r3, [r3, #16]
 800d63e:	f003 0308 	and.w	r3, r3, #8
 800d642:	2b08      	cmp	r3, #8
 800d644:	d122      	bne.n	800d68c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	68db      	ldr	r3, [r3, #12]
 800d64c:	f003 0308 	and.w	r3, r3, #8
 800d650:	2b08      	cmp	r3, #8
 800d652:	d11b      	bne.n	800d68c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	f06f 0208 	mvn.w	r2, #8
 800d65c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2204      	movs	r2, #4
 800d662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	69db      	ldr	r3, [r3, #28]
 800d66a:	f003 0303 	and.w	r3, r3, #3
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d003      	beq.n	800d67a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f000 f9c0 	bl	800d9f8 <HAL_TIM_IC_CaptureCallback>
 800d678:	e005      	b.n	800d686 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d67a:	6878      	ldr	r0, [r7, #4]
 800d67c:	f000 f9b2 	bl	800d9e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f000 f9c3 	bl	800da0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2200      	movs	r2, #0
 800d68a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	691b      	ldr	r3, [r3, #16]
 800d692:	f003 0310 	and.w	r3, r3, #16
 800d696:	2b10      	cmp	r3, #16
 800d698:	d122      	bne.n	800d6e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	68db      	ldr	r3, [r3, #12]
 800d6a0:	f003 0310 	and.w	r3, r3, #16
 800d6a4:	2b10      	cmp	r3, #16
 800d6a6:	d11b      	bne.n	800d6e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	f06f 0210 	mvn.w	r2, #16
 800d6b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2208      	movs	r2, #8
 800d6b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	69db      	ldr	r3, [r3, #28]
 800d6be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d003      	beq.n	800d6ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f000 f996 	bl	800d9f8 <HAL_TIM_IC_CaptureCallback>
 800d6cc:	e005      	b.n	800d6da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f000 f988 	bl	800d9e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f000 f999 	bl	800da0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	2200      	movs	r2, #0
 800d6de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	691b      	ldr	r3, [r3, #16]
 800d6e6:	f003 0301 	and.w	r3, r3, #1
 800d6ea:	2b01      	cmp	r3, #1
 800d6ec:	d10e      	bne.n	800d70c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	68db      	ldr	r3, [r3, #12]
 800d6f4:	f003 0301 	and.w	r3, r3, #1
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d107      	bne.n	800d70c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f06f 0201 	mvn.w	r2, #1
 800d704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d706:	6878      	ldr	r0, [r7, #4]
 800d708:	f7f6 fe5a 	bl	80043c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	691b      	ldr	r3, [r3, #16]
 800d712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d716:	2b80      	cmp	r3, #128	; 0x80
 800d718:	d10e      	bne.n	800d738 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	68db      	ldr	r3, [r3, #12]
 800d720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d724:	2b80      	cmp	r3, #128	; 0x80
 800d726:	d107      	bne.n	800d738 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f000 fd10 	bl	800e158 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	691b      	ldr	r3, [r3, #16]
 800d73e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d742:	2b40      	cmp	r3, #64	; 0x40
 800d744:	d10e      	bne.n	800d764 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	68db      	ldr	r3, [r3, #12]
 800d74c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d750:	2b40      	cmp	r3, #64	; 0x40
 800d752:	d107      	bne.n	800d764 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d75c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f000 f968 	bl	800da34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	691b      	ldr	r3, [r3, #16]
 800d76a:	f003 0320 	and.w	r3, r3, #32
 800d76e:	2b20      	cmp	r3, #32
 800d770:	d10e      	bne.n	800d790 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	68db      	ldr	r3, [r3, #12]
 800d778:	f003 0320 	and.w	r3, r3, #32
 800d77c:	2b20      	cmp	r3, #32
 800d77e:	d107      	bne.n	800d790 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	f06f 0220 	mvn.w	r2, #32
 800d788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d78a:	6878      	ldr	r0, [r7, #4]
 800d78c:	f000 fcda 	bl	800e144 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d790:	bf00      	nop
 800d792:	3708      	adds	r7, #8
 800d794:	46bd      	mov	sp, r7
 800d796:	bd80      	pop	{r7, pc}

0800d798 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b084      	sub	sp, #16
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	60f8      	str	r0, [r7, #12]
 800d7a0:	60b9      	str	r1, [r7, #8]
 800d7a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7aa:	2b01      	cmp	r3, #1
 800d7ac:	d101      	bne.n	800d7b2 <HAL_TIM_OC_ConfigChannel+0x1a>
 800d7ae:	2302      	movs	r3, #2
 800d7b0:	e04e      	b.n	800d850 <HAL_TIM_OC_ConfigChannel+0xb8>
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	2202      	movs	r2, #2
 800d7be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	2b0c      	cmp	r3, #12
 800d7c6:	d839      	bhi.n	800d83c <HAL_TIM_OC_ConfigChannel+0xa4>
 800d7c8:	a201      	add	r2, pc, #4	; (adr r2, 800d7d0 <HAL_TIM_OC_ConfigChannel+0x38>)
 800d7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ce:	bf00      	nop
 800d7d0:	0800d805 	.word	0x0800d805
 800d7d4:	0800d83d 	.word	0x0800d83d
 800d7d8:	0800d83d 	.word	0x0800d83d
 800d7dc:	0800d83d 	.word	0x0800d83d
 800d7e0:	0800d813 	.word	0x0800d813
 800d7e4:	0800d83d 	.word	0x0800d83d
 800d7e8:	0800d83d 	.word	0x0800d83d
 800d7ec:	0800d83d 	.word	0x0800d83d
 800d7f0:	0800d821 	.word	0x0800d821
 800d7f4:	0800d83d 	.word	0x0800d83d
 800d7f8:	0800d83d 	.word	0x0800d83d
 800d7fc:	0800d83d 	.word	0x0800d83d
 800d800:	0800d82f 	.word	0x0800d82f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	68b9      	ldr	r1, [r7, #8]
 800d80a:	4618      	mov	r0, r3
 800d80c:	f000 fa48 	bl	800dca0 <TIM_OC1_SetConfig>
      break;
 800d810:	e015      	b.n	800d83e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	68b9      	ldr	r1, [r7, #8]
 800d818:	4618      	mov	r0, r3
 800d81a:	f000 fab1 	bl	800dd80 <TIM_OC2_SetConfig>
      break;
 800d81e:	e00e      	b.n	800d83e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	68b9      	ldr	r1, [r7, #8]
 800d826:	4618      	mov	r0, r3
 800d828:	f000 fb20 	bl	800de6c <TIM_OC3_SetConfig>
      break;
 800d82c:	e007      	b.n	800d83e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	68b9      	ldr	r1, [r7, #8]
 800d834:	4618      	mov	r0, r3
 800d836:	f000 fb8d 	bl	800df54 <TIM_OC4_SetConfig>
      break;
 800d83a:	e000      	b.n	800d83e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800d83c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	2201      	movs	r2, #1
 800d842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2200      	movs	r2, #0
 800d84a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d84e:	2300      	movs	r3, #0
}
 800d850:	4618      	mov	r0, r3
 800d852:	3710      	adds	r7, #16
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	60f8      	str	r0, [r7, #12]
 800d860:	60b9      	str	r1, [r7, #8]
 800d862:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d86a:	2b01      	cmp	r3, #1
 800d86c:	d101      	bne.n	800d872 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d86e:	2302      	movs	r3, #2
 800d870:	e0b4      	b.n	800d9dc <HAL_TIM_PWM_ConfigChannel+0x184>
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	2201      	movs	r2, #1
 800d876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	2202      	movs	r2, #2
 800d87e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	2b0c      	cmp	r3, #12
 800d886:	f200 809f 	bhi.w	800d9c8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800d88a:	a201      	add	r2, pc, #4	; (adr r2, 800d890 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d88c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d890:	0800d8c5 	.word	0x0800d8c5
 800d894:	0800d9c9 	.word	0x0800d9c9
 800d898:	0800d9c9 	.word	0x0800d9c9
 800d89c:	0800d9c9 	.word	0x0800d9c9
 800d8a0:	0800d905 	.word	0x0800d905
 800d8a4:	0800d9c9 	.word	0x0800d9c9
 800d8a8:	0800d9c9 	.word	0x0800d9c9
 800d8ac:	0800d9c9 	.word	0x0800d9c9
 800d8b0:	0800d947 	.word	0x0800d947
 800d8b4:	0800d9c9 	.word	0x0800d9c9
 800d8b8:	0800d9c9 	.word	0x0800d9c9
 800d8bc:	0800d9c9 	.word	0x0800d9c9
 800d8c0:	0800d987 	.word	0x0800d987
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	68b9      	ldr	r1, [r7, #8]
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f000 f9e8 	bl	800dca0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	699a      	ldr	r2, [r3, #24]
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f042 0208 	orr.w	r2, r2, #8
 800d8de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	699a      	ldr	r2, [r3, #24]
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f022 0204 	bic.w	r2, r2, #4
 800d8ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	6999      	ldr	r1, [r3, #24]
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	691a      	ldr	r2, [r3, #16]
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	430a      	orrs	r2, r1
 800d900:	619a      	str	r2, [r3, #24]
      break;
 800d902:	e062      	b.n	800d9ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	68b9      	ldr	r1, [r7, #8]
 800d90a:	4618      	mov	r0, r3
 800d90c:	f000 fa38 	bl	800dd80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	699a      	ldr	r2, [r3, #24]
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d91e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	699a      	ldr	r2, [r3, #24]
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d92e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	6999      	ldr	r1, [r3, #24]
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	691b      	ldr	r3, [r3, #16]
 800d93a:	021a      	lsls	r2, r3, #8
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	430a      	orrs	r2, r1
 800d942:	619a      	str	r2, [r3, #24]
      break;
 800d944:	e041      	b.n	800d9ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	68b9      	ldr	r1, [r7, #8]
 800d94c:	4618      	mov	r0, r3
 800d94e:	f000 fa8d 	bl	800de6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	69da      	ldr	r2, [r3, #28]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f042 0208 	orr.w	r2, r2, #8
 800d960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	69da      	ldr	r2, [r3, #28]
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f022 0204 	bic.w	r2, r2, #4
 800d970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	69d9      	ldr	r1, [r3, #28]
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	691a      	ldr	r2, [r3, #16]
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	430a      	orrs	r2, r1
 800d982:	61da      	str	r2, [r3, #28]
      break;
 800d984:	e021      	b.n	800d9ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	68b9      	ldr	r1, [r7, #8]
 800d98c:	4618      	mov	r0, r3
 800d98e:	f000 fae1 	bl	800df54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	69da      	ldr	r2, [r3, #28]
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d9a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	69da      	ldr	r2, [r3, #28]
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d9b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	69d9      	ldr	r1, [r3, #28]
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	691b      	ldr	r3, [r3, #16]
 800d9bc:	021a      	lsls	r2, r3, #8
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	430a      	orrs	r2, r1
 800d9c4:	61da      	str	r2, [r3, #28]
      break;
 800d9c6:	e000      	b.n	800d9ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d9c8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d9da:	2300      	movs	r3, #0
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	3710      	adds	r7, #16
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bd80      	pop	{r7, pc}

0800d9e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b083      	sub	sp, #12
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d9ec:	bf00      	nop
 800d9ee:	370c      	adds	r7, #12
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f6:	4770      	bx	lr

0800d9f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	b083      	sub	sp, #12
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800da00:	bf00      	nop
 800da02:	370c      	adds	r7, #12
 800da04:	46bd      	mov	sp, r7
 800da06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0a:	4770      	bx	lr

0800da0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800da0c:	b480      	push	{r7}
 800da0e:	b083      	sub	sp, #12
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800da14:	bf00      	nop
 800da16:	370c      	adds	r7, #12
 800da18:	46bd      	mov	sp, r7
 800da1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1e:	4770      	bx	lr

0800da20 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800da20:	b480      	push	{r7}
 800da22:	b083      	sub	sp, #12
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800da28:	bf00      	nop
 800da2a:	370c      	adds	r7, #12
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr

0800da34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800da34:	b480      	push	{r7}
 800da36:	b083      	sub	sp, #12
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800da3c:	bf00      	nop
 800da3e:	370c      	adds	r7, #12
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr

0800da48 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800da48:	b480      	push	{r7}
 800da4a:	b083      	sub	sp, #12
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800da50:	bf00      	nop
 800da52:	370c      	adds	r7, #12
 800da54:	46bd      	mov	sp, r7
 800da56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5a:	4770      	bx	lr

0800da5c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b084      	sub	sp, #16
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da68:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	2201      	movs	r2, #1
 800da6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f7ff ffe8 	bl	800da48 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800da78:	bf00      	nop
 800da7a:	3710      	adds	r7, #16
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}

0800da80 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b084      	sub	sp, #16
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da8c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2201      	movs	r2, #1
 800da92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da9a:	687a      	ldr	r2, [r7, #4]
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d103      	bne.n	800daa8 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	2201      	movs	r2, #1
 800daa4:	771a      	strb	r2, [r3, #28]
 800daa6:	e019      	b.n	800dadc <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800daac:	687a      	ldr	r2, [r7, #4]
 800daae:	429a      	cmp	r2, r3
 800dab0:	d103      	bne.n	800daba <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	2202      	movs	r2, #2
 800dab6:	771a      	strb	r2, [r3, #28]
 800dab8:	e010      	b.n	800dadc <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dabe:	687a      	ldr	r2, [r7, #4]
 800dac0:	429a      	cmp	r2, r3
 800dac2:	d103      	bne.n	800dacc <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	2204      	movs	r2, #4
 800dac8:	771a      	strb	r2, [r3, #28]
 800daca:	e007      	b.n	800dadc <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dad0:	687a      	ldr	r2, [r7, #4]
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d102      	bne.n	800dadc <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	2208      	movs	r2, #8
 800dada:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f7ff ff95 	bl	800da0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	2200      	movs	r2, #0
 800dae6:	771a      	strb	r2, [r3, #28]
}
 800dae8:	bf00      	nop
 800daea:	3710      	adds	r7, #16
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}

0800daf0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b084      	sub	sp, #16
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dafc:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db0a:	687a      	ldr	r2, [r7, #4]
 800db0c:	429a      	cmp	r2, r3
 800db0e:	d103      	bne.n	800db18 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	2201      	movs	r2, #1
 800db14:	771a      	strb	r2, [r3, #28]
 800db16:	e019      	b.n	800db4c <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db1c:	687a      	ldr	r2, [r7, #4]
 800db1e:	429a      	cmp	r2, r3
 800db20:	d103      	bne.n	800db2a <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	2202      	movs	r2, #2
 800db26:	771a      	strb	r2, [r3, #28]
 800db28:	e010      	b.n	800db4c <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db2e:	687a      	ldr	r2, [r7, #4]
 800db30:	429a      	cmp	r2, r3
 800db32:	d103      	bne.n	800db3c <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	2204      	movs	r2, #4
 800db38:	771a      	strb	r2, [r3, #28]
 800db3a:	e007      	b.n	800db4c <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db40:	687a      	ldr	r2, [r7, #4]
 800db42:	429a      	cmp	r2, r3
 800db44:	d102      	bne.n	800db4c <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	2208      	movs	r2, #8
 800db4a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800db4c:	68f8      	ldr	r0, [r7, #12]
 800db4e:	f7ff ff67 	bl	800da20 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2200      	movs	r2, #0
 800db56:	771a      	strb	r2, [r3, #28]
}
 800db58:	bf00      	nop
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
 800db68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	4a40      	ldr	r2, [pc, #256]	; (800dc74 <TIM_Base_SetConfig+0x114>)
 800db74:	4293      	cmp	r3, r2
 800db76:	d013      	beq.n	800dba0 <TIM_Base_SetConfig+0x40>
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db7e:	d00f      	beq.n	800dba0 <TIM_Base_SetConfig+0x40>
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	4a3d      	ldr	r2, [pc, #244]	; (800dc78 <TIM_Base_SetConfig+0x118>)
 800db84:	4293      	cmp	r3, r2
 800db86:	d00b      	beq.n	800dba0 <TIM_Base_SetConfig+0x40>
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	4a3c      	ldr	r2, [pc, #240]	; (800dc7c <TIM_Base_SetConfig+0x11c>)
 800db8c:	4293      	cmp	r3, r2
 800db8e:	d007      	beq.n	800dba0 <TIM_Base_SetConfig+0x40>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	4a3b      	ldr	r2, [pc, #236]	; (800dc80 <TIM_Base_SetConfig+0x120>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d003      	beq.n	800dba0 <TIM_Base_SetConfig+0x40>
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	4a3a      	ldr	r2, [pc, #232]	; (800dc84 <TIM_Base_SetConfig+0x124>)
 800db9c:	4293      	cmp	r3, r2
 800db9e:	d108      	bne.n	800dbb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	685b      	ldr	r3, [r3, #4]
 800dbac:	68fa      	ldr	r2, [r7, #12]
 800dbae:	4313      	orrs	r3, r2
 800dbb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	4a2f      	ldr	r2, [pc, #188]	; (800dc74 <TIM_Base_SetConfig+0x114>)
 800dbb6:	4293      	cmp	r3, r2
 800dbb8:	d02b      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dbc0:	d027      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	4a2c      	ldr	r2, [pc, #176]	; (800dc78 <TIM_Base_SetConfig+0x118>)
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d023      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	4a2b      	ldr	r2, [pc, #172]	; (800dc7c <TIM_Base_SetConfig+0x11c>)
 800dbce:	4293      	cmp	r3, r2
 800dbd0:	d01f      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	4a2a      	ldr	r2, [pc, #168]	; (800dc80 <TIM_Base_SetConfig+0x120>)
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	d01b      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	4a29      	ldr	r2, [pc, #164]	; (800dc84 <TIM_Base_SetConfig+0x124>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d017      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	4a28      	ldr	r2, [pc, #160]	; (800dc88 <TIM_Base_SetConfig+0x128>)
 800dbe6:	4293      	cmp	r3, r2
 800dbe8:	d013      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	4a27      	ldr	r2, [pc, #156]	; (800dc8c <TIM_Base_SetConfig+0x12c>)
 800dbee:	4293      	cmp	r3, r2
 800dbf0:	d00f      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	4a26      	ldr	r2, [pc, #152]	; (800dc90 <TIM_Base_SetConfig+0x130>)
 800dbf6:	4293      	cmp	r3, r2
 800dbf8:	d00b      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	4a25      	ldr	r2, [pc, #148]	; (800dc94 <TIM_Base_SetConfig+0x134>)
 800dbfe:	4293      	cmp	r3, r2
 800dc00:	d007      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	4a24      	ldr	r2, [pc, #144]	; (800dc98 <TIM_Base_SetConfig+0x138>)
 800dc06:	4293      	cmp	r3, r2
 800dc08:	d003      	beq.n	800dc12 <TIM_Base_SetConfig+0xb2>
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	4a23      	ldr	r2, [pc, #140]	; (800dc9c <TIM_Base_SetConfig+0x13c>)
 800dc0e:	4293      	cmp	r3, r2
 800dc10:	d108      	bne.n	800dc24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dc18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	68db      	ldr	r3, [r3, #12]
 800dc1e:	68fa      	ldr	r2, [r7, #12]
 800dc20:	4313      	orrs	r3, r2
 800dc22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	695b      	ldr	r3, [r3, #20]
 800dc2e:	4313      	orrs	r3, r2
 800dc30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	68fa      	ldr	r2, [r7, #12]
 800dc36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	689a      	ldr	r2, [r3, #8]
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	681a      	ldr	r2, [r3, #0]
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	4a0a      	ldr	r2, [pc, #40]	; (800dc74 <TIM_Base_SetConfig+0x114>)
 800dc4c:	4293      	cmp	r3, r2
 800dc4e:	d003      	beq.n	800dc58 <TIM_Base_SetConfig+0xf8>
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	4a0c      	ldr	r2, [pc, #48]	; (800dc84 <TIM_Base_SetConfig+0x124>)
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d103      	bne.n	800dc60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	691a      	ldr	r2, [r3, #16]
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2201      	movs	r2, #1
 800dc64:	615a      	str	r2, [r3, #20]
}
 800dc66:	bf00      	nop
 800dc68:	3714      	adds	r7, #20
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc70:	4770      	bx	lr
 800dc72:	bf00      	nop
 800dc74:	40010000 	.word	0x40010000
 800dc78:	40000400 	.word	0x40000400
 800dc7c:	40000800 	.word	0x40000800
 800dc80:	40000c00 	.word	0x40000c00
 800dc84:	40010400 	.word	0x40010400
 800dc88:	40014000 	.word	0x40014000
 800dc8c:	40014400 	.word	0x40014400
 800dc90:	40014800 	.word	0x40014800
 800dc94:	40001800 	.word	0x40001800
 800dc98:	40001c00 	.word	0x40001c00
 800dc9c:	40002000 	.word	0x40002000

0800dca0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b087      	sub	sp, #28
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
 800dca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	6a1b      	ldr	r3, [r3, #32]
 800dcae:	f023 0201 	bic.w	r2, r3, #1
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6a1b      	ldr	r3, [r3, #32]
 800dcba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	685b      	ldr	r3, [r3, #4]
 800dcc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	699b      	ldr	r3, [r3, #24]
 800dcc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dcce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f023 0303 	bic.w	r3, r3, #3
 800dcd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	68fa      	ldr	r2, [r7, #12]
 800dcde:	4313      	orrs	r3, r2
 800dce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800dce2:	697b      	ldr	r3, [r7, #20]
 800dce4:	f023 0302 	bic.w	r3, r3, #2
 800dce8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	697a      	ldr	r2, [r7, #20]
 800dcf0:	4313      	orrs	r3, r2
 800dcf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	4a20      	ldr	r2, [pc, #128]	; (800dd78 <TIM_OC1_SetConfig+0xd8>)
 800dcf8:	4293      	cmp	r3, r2
 800dcfa:	d003      	beq.n	800dd04 <TIM_OC1_SetConfig+0x64>
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	4a1f      	ldr	r2, [pc, #124]	; (800dd7c <TIM_OC1_SetConfig+0xdc>)
 800dd00:	4293      	cmp	r3, r2
 800dd02:	d10c      	bne.n	800dd1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dd04:	697b      	ldr	r3, [r7, #20]
 800dd06:	f023 0308 	bic.w	r3, r3, #8
 800dd0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	68db      	ldr	r3, [r3, #12]
 800dd10:	697a      	ldr	r2, [r7, #20]
 800dd12:	4313      	orrs	r3, r2
 800dd14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dd16:	697b      	ldr	r3, [r7, #20]
 800dd18:	f023 0304 	bic.w	r3, r3, #4
 800dd1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	4a15      	ldr	r2, [pc, #84]	; (800dd78 <TIM_OC1_SetConfig+0xd8>)
 800dd22:	4293      	cmp	r3, r2
 800dd24:	d003      	beq.n	800dd2e <TIM_OC1_SetConfig+0x8e>
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	4a14      	ldr	r2, [pc, #80]	; (800dd7c <TIM_OC1_SetConfig+0xdc>)
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	d111      	bne.n	800dd52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dd2e:	693b      	ldr	r3, [r7, #16]
 800dd30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dd34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dd3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	695b      	ldr	r3, [r3, #20]
 800dd42:	693a      	ldr	r2, [r7, #16]
 800dd44:	4313      	orrs	r3, r2
 800dd46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	699b      	ldr	r3, [r3, #24]
 800dd4c:	693a      	ldr	r2, [r7, #16]
 800dd4e:	4313      	orrs	r3, r2
 800dd50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	693a      	ldr	r2, [r7, #16]
 800dd56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	68fa      	ldr	r2, [r7, #12]
 800dd5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	685a      	ldr	r2, [r3, #4]
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	697a      	ldr	r2, [r7, #20]
 800dd6a:	621a      	str	r2, [r3, #32]
}
 800dd6c:	bf00      	nop
 800dd6e:	371c      	adds	r7, #28
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr
 800dd78:	40010000 	.word	0x40010000
 800dd7c:	40010400 	.word	0x40010400

0800dd80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b087      	sub	sp, #28
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6a1b      	ldr	r3, [r3, #32]
 800dd8e:	f023 0210 	bic.w	r2, r3, #16
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6a1b      	ldr	r3, [r3, #32]
 800dd9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	685b      	ldr	r3, [r3, #4]
 800dda0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	699b      	ldr	r3, [r3, #24]
 800dda6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ddae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ddb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	021b      	lsls	r3, r3, #8
 800ddbe:	68fa      	ldr	r2, [r7, #12]
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	f023 0320 	bic.w	r3, r3, #32
 800ddca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	689b      	ldr	r3, [r3, #8]
 800ddd0:	011b      	lsls	r3, r3, #4
 800ddd2:	697a      	ldr	r2, [r7, #20]
 800ddd4:	4313      	orrs	r3, r2
 800ddd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	4a22      	ldr	r2, [pc, #136]	; (800de64 <TIM_OC2_SetConfig+0xe4>)
 800dddc:	4293      	cmp	r3, r2
 800ddde:	d003      	beq.n	800dde8 <TIM_OC2_SetConfig+0x68>
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	4a21      	ldr	r2, [pc, #132]	; (800de68 <TIM_OC2_SetConfig+0xe8>)
 800dde4:	4293      	cmp	r3, r2
 800dde6:	d10d      	bne.n	800de04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ddee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	68db      	ldr	r3, [r3, #12]
 800ddf4:	011b      	lsls	r3, r3, #4
 800ddf6:	697a      	ldr	r2, [r7, #20]
 800ddf8:	4313      	orrs	r3, r2
 800ddfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ddfc:	697b      	ldr	r3, [r7, #20]
 800ddfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800de02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	4a17      	ldr	r2, [pc, #92]	; (800de64 <TIM_OC2_SetConfig+0xe4>)
 800de08:	4293      	cmp	r3, r2
 800de0a:	d003      	beq.n	800de14 <TIM_OC2_SetConfig+0x94>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	4a16      	ldr	r2, [pc, #88]	; (800de68 <TIM_OC2_SetConfig+0xe8>)
 800de10:	4293      	cmp	r3, r2
 800de12:	d113      	bne.n	800de3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800de1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800de22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800de24:	683b      	ldr	r3, [r7, #0]
 800de26:	695b      	ldr	r3, [r3, #20]
 800de28:	009b      	lsls	r3, r3, #2
 800de2a:	693a      	ldr	r2, [r7, #16]
 800de2c:	4313      	orrs	r3, r2
 800de2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	699b      	ldr	r3, [r3, #24]
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	693a      	ldr	r2, [r7, #16]
 800de38:	4313      	orrs	r3, r2
 800de3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	693a      	ldr	r2, [r7, #16]
 800de40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	68fa      	ldr	r2, [r7, #12]
 800de46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	685a      	ldr	r2, [r3, #4]
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	697a      	ldr	r2, [r7, #20]
 800de54:	621a      	str	r2, [r3, #32]
}
 800de56:	bf00      	nop
 800de58:	371c      	adds	r7, #28
 800de5a:	46bd      	mov	sp, r7
 800de5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de60:	4770      	bx	lr
 800de62:	bf00      	nop
 800de64:	40010000 	.word	0x40010000
 800de68:	40010400 	.word	0x40010400

0800de6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800de6c:	b480      	push	{r7}
 800de6e:	b087      	sub	sp, #28
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	6a1b      	ldr	r3, [r3, #32]
 800de7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	6a1b      	ldr	r3, [r3, #32]
 800de86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	69db      	ldr	r3, [r3, #28]
 800de92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f023 0303 	bic.w	r3, r3, #3
 800dea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	68fa      	ldr	r2, [r7, #12]
 800deaa:	4313      	orrs	r3, r2
 800deac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800deb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	689b      	ldr	r3, [r3, #8]
 800deba:	021b      	lsls	r3, r3, #8
 800debc:	697a      	ldr	r2, [r7, #20]
 800debe:	4313      	orrs	r3, r2
 800dec0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	4a21      	ldr	r2, [pc, #132]	; (800df4c <TIM_OC3_SetConfig+0xe0>)
 800dec6:	4293      	cmp	r3, r2
 800dec8:	d003      	beq.n	800ded2 <TIM_OC3_SetConfig+0x66>
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	4a20      	ldr	r2, [pc, #128]	; (800df50 <TIM_OC3_SetConfig+0xe4>)
 800dece:	4293      	cmp	r3, r2
 800ded0:	d10d      	bne.n	800deee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ded2:	697b      	ldr	r3, [r7, #20]
 800ded4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ded8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	68db      	ldr	r3, [r3, #12]
 800dede:	021b      	lsls	r3, r3, #8
 800dee0:	697a      	ldr	r2, [r7, #20]
 800dee2:	4313      	orrs	r3, r2
 800dee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800deec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	4a16      	ldr	r2, [pc, #88]	; (800df4c <TIM_OC3_SetConfig+0xe0>)
 800def2:	4293      	cmp	r3, r2
 800def4:	d003      	beq.n	800defe <TIM_OC3_SetConfig+0x92>
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	4a15      	ldr	r2, [pc, #84]	; (800df50 <TIM_OC3_SetConfig+0xe4>)
 800defa:	4293      	cmp	r3, r2
 800defc:	d113      	bne.n	800df26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800df04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800df0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	695b      	ldr	r3, [r3, #20]
 800df12:	011b      	lsls	r3, r3, #4
 800df14:	693a      	ldr	r2, [r7, #16]
 800df16:	4313      	orrs	r3, r2
 800df18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800df1a:	683b      	ldr	r3, [r7, #0]
 800df1c:	699b      	ldr	r3, [r3, #24]
 800df1e:	011b      	lsls	r3, r3, #4
 800df20:	693a      	ldr	r2, [r7, #16]
 800df22:	4313      	orrs	r3, r2
 800df24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	693a      	ldr	r2, [r7, #16]
 800df2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	68fa      	ldr	r2, [r7, #12]
 800df30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	685a      	ldr	r2, [r3, #4]
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	697a      	ldr	r2, [r7, #20]
 800df3e:	621a      	str	r2, [r3, #32]
}
 800df40:	bf00      	nop
 800df42:	371c      	adds	r7, #28
 800df44:	46bd      	mov	sp, r7
 800df46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4a:	4770      	bx	lr
 800df4c:	40010000 	.word	0x40010000
 800df50:	40010400 	.word	0x40010400

0800df54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800df54:	b480      	push	{r7}
 800df56:	b087      	sub	sp, #28
 800df58:	af00      	add	r7, sp, #0
 800df5a:	6078      	str	r0, [r7, #4]
 800df5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	6a1b      	ldr	r3, [r3, #32]
 800df62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6a1b      	ldr	r3, [r3, #32]
 800df6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	685b      	ldr	r3, [r3, #4]
 800df74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	69db      	ldr	r3, [r3, #28]
 800df7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800df8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	021b      	lsls	r3, r3, #8
 800df92:	68fa      	ldr	r2, [r7, #12]
 800df94:	4313      	orrs	r3, r2
 800df96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800df98:	693b      	ldr	r3, [r7, #16]
 800df9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800df9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	689b      	ldr	r3, [r3, #8]
 800dfa4:	031b      	lsls	r3, r3, #12
 800dfa6:	693a      	ldr	r2, [r7, #16]
 800dfa8:	4313      	orrs	r3, r2
 800dfaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	4a12      	ldr	r2, [pc, #72]	; (800dff8 <TIM_OC4_SetConfig+0xa4>)
 800dfb0:	4293      	cmp	r3, r2
 800dfb2:	d003      	beq.n	800dfbc <TIM_OC4_SetConfig+0x68>
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	4a11      	ldr	r2, [pc, #68]	; (800dffc <TIM_OC4_SetConfig+0xa8>)
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d109      	bne.n	800dfd0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dfbc:	697b      	ldr	r3, [r7, #20]
 800dfbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dfc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	695b      	ldr	r3, [r3, #20]
 800dfc8:	019b      	lsls	r3, r3, #6
 800dfca:	697a      	ldr	r2, [r7, #20]
 800dfcc:	4313      	orrs	r3, r2
 800dfce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	697a      	ldr	r2, [r7, #20]
 800dfd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	68fa      	ldr	r2, [r7, #12]
 800dfda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	685a      	ldr	r2, [r3, #4]
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	693a      	ldr	r2, [r7, #16]
 800dfe8:	621a      	str	r2, [r3, #32]
}
 800dfea:	bf00      	nop
 800dfec:	371c      	adds	r7, #28
 800dfee:	46bd      	mov	sp, r7
 800dff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff4:	4770      	bx	lr
 800dff6:	bf00      	nop
 800dff8:	40010000 	.word	0x40010000
 800dffc:	40010400 	.word	0x40010400

0800e000 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e000:	b480      	push	{r7}
 800e002:	b087      	sub	sp, #28
 800e004:	af00      	add	r7, sp, #0
 800e006:	60f8      	str	r0, [r7, #12]
 800e008:	60b9      	str	r1, [r7, #8]
 800e00a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	f003 031f 	and.w	r3, r3, #31
 800e012:	2201      	movs	r2, #1
 800e014:	fa02 f303 	lsl.w	r3, r2, r3
 800e018:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	6a1a      	ldr	r2, [r3, #32]
 800e01e:	697b      	ldr	r3, [r7, #20]
 800e020:	43db      	mvns	r3, r3
 800e022:	401a      	ands	r2, r3
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	6a1a      	ldr	r2, [r3, #32]
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	f003 031f 	and.w	r3, r3, #31
 800e032:	6879      	ldr	r1, [r7, #4]
 800e034:	fa01 f303 	lsl.w	r3, r1, r3
 800e038:	431a      	orrs	r2, r3
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	621a      	str	r2, [r3, #32]
}
 800e03e:	bf00      	nop
 800e040:	371c      	adds	r7, #28
 800e042:	46bd      	mov	sp, r7
 800e044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e048:	4770      	bx	lr
	...

0800e04c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e04c:	b480      	push	{r7}
 800e04e:	b085      	sub	sp, #20
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
 800e054:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d101      	bne.n	800e064 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e060:	2302      	movs	r3, #2
 800e062:	e05a      	b.n	800e11a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2201      	movs	r2, #1
 800e068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2202      	movs	r2, #2
 800e070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	685b      	ldr	r3, [r3, #4]
 800e07a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	689b      	ldr	r3, [r3, #8]
 800e082:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e08a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	68fa      	ldr	r2, [r7, #12]
 800e092:	4313      	orrs	r3, r2
 800e094:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	68fa      	ldr	r2, [r7, #12]
 800e09c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	4a21      	ldr	r2, [pc, #132]	; (800e128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	d022      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0b0:	d01d      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	4a1d      	ldr	r2, [pc, #116]	; (800e12c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e0b8:	4293      	cmp	r3, r2
 800e0ba:	d018      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	4a1b      	ldr	r2, [pc, #108]	; (800e130 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e0c2:	4293      	cmp	r3, r2
 800e0c4:	d013      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	4a1a      	ldr	r2, [pc, #104]	; (800e134 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	d00e      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	4a18      	ldr	r2, [pc, #96]	; (800e138 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d009      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	4a17      	ldr	r2, [pc, #92]	; (800e13c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d004      	beq.n	800e0ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	4a15      	ldr	r2, [pc, #84]	; (800e140 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e0ea:	4293      	cmp	r3, r2
 800e0ec:	d10c      	bne.n	800e108 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e0f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	685b      	ldr	r3, [r3, #4]
 800e0fa:	68ba      	ldr	r2, [r7, #8]
 800e0fc:	4313      	orrs	r3, r2
 800e0fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	68ba      	ldr	r2, [r7, #8]
 800e106:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2201      	movs	r2, #1
 800e10c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2200      	movs	r2, #0
 800e114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e118:	2300      	movs	r3, #0
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	3714      	adds	r7, #20
 800e11e:	46bd      	mov	sp, r7
 800e120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e124:	4770      	bx	lr
 800e126:	bf00      	nop
 800e128:	40010000 	.word	0x40010000
 800e12c:	40000400 	.word	0x40000400
 800e130:	40000800 	.word	0x40000800
 800e134:	40000c00 	.word	0x40000c00
 800e138:	40010400 	.word	0x40010400
 800e13c:	40014000 	.word	0x40014000
 800e140:	40001800 	.word	0x40001800

0800e144 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e144:	b480      	push	{r7}
 800e146:	b083      	sub	sp, #12
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e14c:	bf00      	nop
 800e14e:	370c      	adds	r7, #12
 800e150:	46bd      	mov	sp, r7
 800e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e156:	4770      	bx	lr

0800e158 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e158:	b480      	push	{r7}
 800e15a:	b083      	sub	sp, #12
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e160:	bf00      	nop
 800e162:	370c      	adds	r7, #12
 800e164:	46bd      	mov	sp, r7
 800e166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16a:	4770      	bx	lr

0800e16c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b082      	sub	sp, #8
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d101      	bne.n	800e17e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e17a:	2301      	movs	r3, #1
 800e17c:	e03f      	b.n	800e1fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e184:	b2db      	uxtb	r3, r3
 800e186:	2b00      	cmp	r3, #0
 800e188:	d106      	bne.n	800e198 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2200      	movs	r2, #0
 800e18e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f7f7 fc90 	bl	8005ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	2224      	movs	r2, #36	; 0x24
 800e19c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	68da      	ldr	r2, [r3, #12]
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e1ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 f90b 	bl	800e3cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	691a      	ldr	r2, [r3, #16]
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e1c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	695a      	ldr	r2, [r3, #20]
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e1d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	68da      	ldr	r2, [r3, #12]
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e1e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2220      	movs	r2, #32
 800e1f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	2220      	movs	r2, #32
 800e1f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800e1fc:	2300      	movs	r3, #0
}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3708      	adds	r7, #8
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}

0800e206 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e206:	b580      	push	{r7, lr}
 800e208:	b088      	sub	sp, #32
 800e20a:	af02      	add	r7, sp, #8
 800e20c:	60f8      	str	r0, [r7, #12]
 800e20e:	60b9      	str	r1, [r7, #8]
 800e210:	603b      	str	r3, [r7, #0]
 800e212:	4613      	mov	r3, r2
 800e214:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800e216:	2300      	movs	r3, #0
 800e218:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e220:	b2db      	uxtb	r3, r3
 800e222:	2b20      	cmp	r3, #32
 800e224:	f040 8083 	bne.w	800e32e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800e228:	68bb      	ldr	r3, [r7, #8]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d002      	beq.n	800e234 <HAL_UART_Transmit+0x2e>
 800e22e:	88fb      	ldrh	r3, [r7, #6]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d101      	bne.n	800e238 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800e234:	2301      	movs	r3, #1
 800e236:	e07b      	b.n	800e330 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e23e:	2b01      	cmp	r3, #1
 800e240:	d101      	bne.n	800e246 <HAL_UART_Transmit+0x40>
 800e242:	2302      	movs	r3, #2
 800e244:	e074      	b.n	800e330 <HAL_UART_Transmit+0x12a>
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	2201      	movs	r2, #1
 800e24a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	2200      	movs	r2, #0
 800e252:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	2221      	movs	r2, #33	; 0x21
 800e258:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800e25c:	f7fb f8d0 	bl	8009400 <HAL_GetTick>
 800e260:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	88fa      	ldrh	r2, [r7, #6]
 800e266:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	88fa      	ldrh	r2, [r7, #6]
 800e26c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	2200      	movs	r2, #0
 800e272:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800e276:	e042      	b.n	800e2fe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e27c:	b29b      	uxth	r3, r3
 800e27e:	3b01      	subs	r3, #1
 800e280:	b29a      	uxth	r2, r3
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	689b      	ldr	r3, [r3, #8]
 800e28a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e28e:	d122      	bne.n	800e2d6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	9300      	str	r3, [sp, #0]
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	2200      	movs	r2, #0
 800e298:	2180      	movs	r1, #128	; 0x80
 800e29a:	68f8      	ldr	r0, [r7, #12]
 800e29c:	f000 f84c 	bl	800e338 <UART_WaitOnFlagUntilTimeout>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d001      	beq.n	800e2aa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800e2a6:	2303      	movs	r3, #3
 800e2a8:	e042      	b.n	800e330 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800e2aa:	68bb      	ldr	r3, [r7, #8]
 800e2ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800e2ae:	693b      	ldr	r3, [r7, #16]
 800e2b0:	881b      	ldrh	r3, [r3, #0]
 800e2b2:	461a      	mov	r2, r3
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e2bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	691b      	ldr	r3, [r3, #16]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d103      	bne.n	800e2ce <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	3302      	adds	r3, #2
 800e2ca:	60bb      	str	r3, [r7, #8]
 800e2cc:	e017      	b.n	800e2fe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800e2ce:	68bb      	ldr	r3, [r7, #8]
 800e2d0:	3301      	adds	r3, #1
 800e2d2:	60bb      	str	r3, [r7, #8]
 800e2d4:	e013      	b.n	800e2fe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	9300      	str	r3, [sp, #0]
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	2200      	movs	r2, #0
 800e2de:	2180      	movs	r1, #128	; 0x80
 800e2e0:	68f8      	ldr	r0, [r7, #12]
 800e2e2:	f000 f829 	bl	800e338 <UART_WaitOnFlagUntilTimeout>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d001      	beq.n	800e2f0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800e2ec:	2303      	movs	r3, #3
 800e2ee:	e01f      	b.n	800e330 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800e2f0:	68bb      	ldr	r3, [r7, #8]
 800e2f2:	1c5a      	adds	r2, r3, #1
 800e2f4:	60ba      	str	r2, [r7, #8]
 800e2f6:	781a      	ldrb	r2, [r3, #0]
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e302:	b29b      	uxth	r3, r3
 800e304:	2b00      	cmp	r3, #0
 800e306:	d1b7      	bne.n	800e278 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	9300      	str	r3, [sp, #0]
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	2200      	movs	r2, #0
 800e310:	2140      	movs	r1, #64	; 0x40
 800e312:	68f8      	ldr	r0, [r7, #12]
 800e314:	f000 f810 	bl	800e338 <UART_WaitOnFlagUntilTimeout>
 800e318:	4603      	mov	r3, r0
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d001      	beq.n	800e322 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800e31e:	2303      	movs	r3, #3
 800e320:	e006      	b.n	800e330 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	2220      	movs	r2, #32
 800e326:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800e32a:	2300      	movs	r3, #0
 800e32c:	e000      	b.n	800e330 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800e32e:	2302      	movs	r3, #2
  }
}
 800e330:	4618      	mov	r0, r3
 800e332:	3718      	adds	r7, #24
 800e334:	46bd      	mov	sp, r7
 800e336:	bd80      	pop	{r7, pc}

0800e338 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b084      	sub	sp, #16
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	60f8      	str	r0, [r7, #12]
 800e340:	60b9      	str	r1, [r7, #8]
 800e342:	603b      	str	r3, [r7, #0]
 800e344:	4613      	mov	r3, r2
 800e346:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e348:	e02c      	b.n	800e3a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e34a:	69bb      	ldr	r3, [r7, #24]
 800e34c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e350:	d028      	beq.n	800e3a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d007      	beq.n	800e368 <UART_WaitOnFlagUntilTimeout+0x30>
 800e358:	f7fb f852 	bl	8009400 <HAL_GetTick>
 800e35c:	4602      	mov	r2, r0
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	1ad3      	subs	r3, r2, r3
 800e362:	69ba      	ldr	r2, [r7, #24]
 800e364:	429a      	cmp	r2, r3
 800e366:	d21d      	bcs.n	800e3a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	68da      	ldr	r2, [r3, #12]
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e376:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	695a      	ldr	r2, [r3, #20]
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f022 0201 	bic.w	r2, r2, #1
 800e386:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	2220      	movs	r2, #32
 800e38c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	2220      	movs	r2, #32
 800e394:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	2200      	movs	r2, #0
 800e39c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800e3a0:	2303      	movs	r3, #3
 800e3a2:	e00f      	b.n	800e3c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	681a      	ldr	r2, [r3, #0]
 800e3aa:	68bb      	ldr	r3, [r7, #8]
 800e3ac:	4013      	ands	r3, r2
 800e3ae:	68ba      	ldr	r2, [r7, #8]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	bf0c      	ite	eq
 800e3b4:	2301      	moveq	r3, #1
 800e3b6:	2300      	movne	r3, #0
 800e3b8:	b2db      	uxtb	r3, r3
 800e3ba:	461a      	mov	r2, r3
 800e3bc:	79fb      	ldrb	r3, [r7, #7]
 800e3be:	429a      	cmp	r2, r3
 800e3c0:	d0c3      	beq.n	800e34a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e3c2:	2300      	movs	r3, #0
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	3710      	adds	r7, #16
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}

0800e3cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3d0:	b0bd      	sub	sp, #244	; 0xf4
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e3d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	691b      	ldr	r3, [r3, #16]
 800e3e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e3e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3e8:	68d9      	ldr	r1, [r3, #12]
 800e3ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3ee:	681a      	ldr	r2, [r3, #0]
 800e3f0:	ea40 0301 	orr.w	r3, r0, r1
 800e3f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e3f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3fa:	689a      	ldr	r2, [r3, #8]
 800e3fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e400:	691b      	ldr	r3, [r3, #16]
 800e402:	431a      	orrs	r2, r3
 800e404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e408:	695b      	ldr	r3, [r3, #20]
 800e40a:	431a      	orrs	r2, r3
 800e40c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e410:	69db      	ldr	r3, [r3, #28]
 800e412:	4313      	orrs	r3, r2
 800e414:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800e418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	68db      	ldr	r3, [r3, #12]
 800e420:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e424:	f021 010c 	bic.w	r1, r1, #12
 800e428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e42c:	681a      	ldr	r2, [r3, #0]
 800e42e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800e432:	430b      	orrs	r3, r1
 800e434:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	695b      	ldr	r3, [r3, #20]
 800e43e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e446:	6999      	ldr	r1, [r3, #24]
 800e448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e44c:	681a      	ldr	r2, [r3, #0]
 800e44e:	ea40 0301 	orr.w	r3, r0, r1
 800e452:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e458:	69db      	ldr	r3, [r3, #28]
 800e45a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e45e:	f040 81a5 	bne.w	800e7ac <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e466:	681a      	ldr	r2, [r3, #0]
 800e468:	4bcd      	ldr	r3, [pc, #820]	; (800e7a0 <UART_SetConfig+0x3d4>)
 800e46a:	429a      	cmp	r2, r3
 800e46c:	d006      	beq.n	800e47c <UART_SetConfig+0xb0>
 800e46e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	4bcb      	ldr	r3, [pc, #812]	; (800e7a4 <UART_SetConfig+0x3d8>)
 800e476:	429a      	cmp	r2, r3
 800e478:	f040 80cb 	bne.w	800e612 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e47c:	f7fd ff2e 	bl	800c2dc <HAL_RCC_GetPCLK2Freq>
 800e480:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e484:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e488:	461c      	mov	r4, r3
 800e48a:	f04f 0500 	mov.w	r5, #0
 800e48e:	4622      	mov	r2, r4
 800e490:	462b      	mov	r3, r5
 800e492:	1891      	adds	r1, r2, r2
 800e494:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800e498:	415b      	adcs	r3, r3
 800e49a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800e49e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800e4a2:	1912      	adds	r2, r2, r4
 800e4a4:	eb45 0303 	adc.w	r3, r5, r3
 800e4a8:	f04f 0000 	mov.w	r0, #0
 800e4ac:	f04f 0100 	mov.w	r1, #0
 800e4b0:	00d9      	lsls	r1, r3, #3
 800e4b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e4b6:	00d0      	lsls	r0, r2, #3
 800e4b8:	4602      	mov	r2, r0
 800e4ba:	460b      	mov	r3, r1
 800e4bc:	1911      	adds	r1, r2, r4
 800e4be:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800e4c2:	416b      	adcs	r3, r5
 800e4c4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800e4c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e4cc:	685b      	ldr	r3, [r3, #4]
 800e4ce:	461a      	mov	r2, r3
 800e4d0:	f04f 0300 	mov.w	r3, #0
 800e4d4:	1891      	adds	r1, r2, r2
 800e4d6:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800e4da:	415b      	adcs	r3, r3
 800e4dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e4e0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800e4e4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800e4e8:	f7f2 fbde 	bl	8000ca8 <__aeabi_uldivmod>
 800e4ec:	4602      	mov	r2, r0
 800e4ee:	460b      	mov	r3, r1
 800e4f0:	4bad      	ldr	r3, [pc, #692]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e4f2:	fba3 2302 	umull	r2, r3, r3, r2
 800e4f6:	095b      	lsrs	r3, r3, #5
 800e4f8:	011e      	lsls	r6, r3, #4
 800e4fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e4fe:	461c      	mov	r4, r3
 800e500:	f04f 0500 	mov.w	r5, #0
 800e504:	4622      	mov	r2, r4
 800e506:	462b      	mov	r3, r5
 800e508:	1891      	adds	r1, r2, r2
 800e50a:	67b9      	str	r1, [r7, #120]	; 0x78
 800e50c:	415b      	adcs	r3, r3
 800e50e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800e510:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800e514:	1912      	adds	r2, r2, r4
 800e516:	eb45 0303 	adc.w	r3, r5, r3
 800e51a:	f04f 0000 	mov.w	r0, #0
 800e51e:	f04f 0100 	mov.w	r1, #0
 800e522:	00d9      	lsls	r1, r3, #3
 800e524:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e528:	00d0      	lsls	r0, r2, #3
 800e52a:	4602      	mov	r2, r0
 800e52c:	460b      	mov	r3, r1
 800e52e:	1911      	adds	r1, r2, r4
 800e530:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800e534:	416b      	adcs	r3, r5
 800e536:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800e53a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	461a      	mov	r2, r3
 800e542:	f04f 0300 	mov.w	r3, #0
 800e546:	1891      	adds	r1, r2, r2
 800e548:	6739      	str	r1, [r7, #112]	; 0x70
 800e54a:	415b      	adcs	r3, r3
 800e54c:	677b      	str	r3, [r7, #116]	; 0x74
 800e54e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800e552:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800e556:	f7f2 fba7 	bl	8000ca8 <__aeabi_uldivmod>
 800e55a:	4602      	mov	r2, r0
 800e55c:	460b      	mov	r3, r1
 800e55e:	4b92      	ldr	r3, [pc, #584]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e560:	fba3 1302 	umull	r1, r3, r3, r2
 800e564:	095b      	lsrs	r3, r3, #5
 800e566:	2164      	movs	r1, #100	; 0x64
 800e568:	fb01 f303 	mul.w	r3, r1, r3
 800e56c:	1ad3      	subs	r3, r2, r3
 800e56e:	00db      	lsls	r3, r3, #3
 800e570:	3332      	adds	r3, #50	; 0x32
 800e572:	4a8d      	ldr	r2, [pc, #564]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e574:	fba2 2303 	umull	r2, r3, r2, r3
 800e578:	095b      	lsrs	r3, r3, #5
 800e57a:	005b      	lsls	r3, r3, #1
 800e57c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e580:	441e      	add	r6, r3
 800e582:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e586:	4618      	mov	r0, r3
 800e588:	f04f 0100 	mov.w	r1, #0
 800e58c:	4602      	mov	r2, r0
 800e58e:	460b      	mov	r3, r1
 800e590:	1894      	adds	r4, r2, r2
 800e592:	66bc      	str	r4, [r7, #104]	; 0x68
 800e594:	415b      	adcs	r3, r3
 800e596:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e598:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800e59c:	1812      	adds	r2, r2, r0
 800e59e:	eb41 0303 	adc.w	r3, r1, r3
 800e5a2:	f04f 0400 	mov.w	r4, #0
 800e5a6:	f04f 0500 	mov.w	r5, #0
 800e5aa:	00dd      	lsls	r5, r3, #3
 800e5ac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e5b0:	00d4      	lsls	r4, r2, #3
 800e5b2:	4622      	mov	r2, r4
 800e5b4:	462b      	mov	r3, r5
 800e5b6:	1814      	adds	r4, r2, r0
 800e5b8:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800e5bc:	414b      	adcs	r3, r1
 800e5be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e5c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5c6:	685b      	ldr	r3, [r3, #4]
 800e5c8:	461a      	mov	r2, r3
 800e5ca:	f04f 0300 	mov.w	r3, #0
 800e5ce:	1891      	adds	r1, r2, r2
 800e5d0:	6639      	str	r1, [r7, #96]	; 0x60
 800e5d2:	415b      	adcs	r3, r3
 800e5d4:	667b      	str	r3, [r7, #100]	; 0x64
 800e5d6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800e5da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800e5de:	f7f2 fb63 	bl	8000ca8 <__aeabi_uldivmod>
 800e5e2:	4602      	mov	r2, r0
 800e5e4:	460b      	mov	r3, r1
 800e5e6:	4b70      	ldr	r3, [pc, #448]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e5e8:	fba3 1302 	umull	r1, r3, r3, r2
 800e5ec:	095b      	lsrs	r3, r3, #5
 800e5ee:	2164      	movs	r1, #100	; 0x64
 800e5f0:	fb01 f303 	mul.w	r3, r1, r3
 800e5f4:	1ad3      	subs	r3, r2, r3
 800e5f6:	00db      	lsls	r3, r3, #3
 800e5f8:	3332      	adds	r3, #50	; 0x32
 800e5fa:	4a6b      	ldr	r2, [pc, #428]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e5fc:	fba2 2303 	umull	r2, r3, r2, r3
 800e600:	095b      	lsrs	r3, r3, #5
 800e602:	f003 0207 	and.w	r2, r3, #7
 800e606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	4432      	add	r2, r6
 800e60e:	609a      	str	r2, [r3, #8]
 800e610:	e26d      	b.n	800eaee <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e612:	f7fd fe4f 	bl	800c2b4 <HAL_RCC_GetPCLK1Freq>
 800e616:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e61a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e61e:	461c      	mov	r4, r3
 800e620:	f04f 0500 	mov.w	r5, #0
 800e624:	4622      	mov	r2, r4
 800e626:	462b      	mov	r3, r5
 800e628:	1891      	adds	r1, r2, r2
 800e62a:	65b9      	str	r1, [r7, #88]	; 0x58
 800e62c:	415b      	adcs	r3, r3
 800e62e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e630:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800e634:	1912      	adds	r2, r2, r4
 800e636:	eb45 0303 	adc.w	r3, r5, r3
 800e63a:	f04f 0000 	mov.w	r0, #0
 800e63e:	f04f 0100 	mov.w	r1, #0
 800e642:	00d9      	lsls	r1, r3, #3
 800e644:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e648:	00d0      	lsls	r0, r2, #3
 800e64a:	4602      	mov	r2, r0
 800e64c:	460b      	mov	r3, r1
 800e64e:	1911      	adds	r1, r2, r4
 800e650:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800e654:	416b      	adcs	r3, r5
 800e656:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e65a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e65e:	685b      	ldr	r3, [r3, #4]
 800e660:	461a      	mov	r2, r3
 800e662:	f04f 0300 	mov.w	r3, #0
 800e666:	1891      	adds	r1, r2, r2
 800e668:	6539      	str	r1, [r7, #80]	; 0x50
 800e66a:	415b      	adcs	r3, r3
 800e66c:	657b      	str	r3, [r7, #84]	; 0x54
 800e66e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800e672:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800e676:	f7f2 fb17 	bl	8000ca8 <__aeabi_uldivmod>
 800e67a:	4602      	mov	r2, r0
 800e67c:	460b      	mov	r3, r1
 800e67e:	4b4a      	ldr	r3, [pc, #296]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e680:	fba3 2302 	umull	r2, r3, r3, r2
 800e684:	095b      	lsrs	r3, r3, #5
 800e686:	011e      	lsls	r6, r3, #4
 800e688:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e68c:	461c      	mov	r4, r3
 800e68e:	f04f 0500 	mov.w	r5, #0
 800e692:	4622      	mov	r2, r4
 800e694:	462b      	mov	r3, r5
 800e696:	1891      	adds	r1, r2, r2
 800e698:	64b9      	str	r1, [r7, #72]	; 0x48
 800e69a:	415b      	adcs	r3, r3
 800e69c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e69e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800e6a2:	1912      	adds	r2, r2, r4
 800e6a4:	eb45 0303 	adc.w	r3, r5, r3
 800e6a8:	f04f 0000 	mov.w	r0, #0
 800e6ac:	f04f 0100 	mov.w	r1, #0
 800e6b0:	00d9      	lsls	r1, r3, #3
 800e6b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e6b6:	00d0      	lsls	r0, r2, #3
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	1911      	adds	r1, r2, r4
 800e6be:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800e6c2:	416b      	adcs	r3, r5
 800e6c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e6c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6cc:	685b      	ldr	r3, [r3, #4]
 800e6ce:	461a      	mov	r2, r3
 800e6d0:	f04f 0300 	mov.w	r3, #0
 800e6d4:	1891      	adds	r1, r2, r2
 800e6d6:	6439      	str	r1, [r7, #64]	; 0x40
 800e6d8:	415b      	adcs	r3, r3
 800e6da:	647b      	str	r3, [r7, #68]	; 0x44
 800e6dc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e6e0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800e6e4:	f7f2 fae0 	bl	8000ca8 <__aeabi_uldivmod>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4b2e      	ldr	r3, [pc, #184]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e6ee:	fba3 1302 	umull	r1, r3, r3, r2
 800e6f2:	095b      	lsrs	r3, r3, #5
 800e6f4:	2164      	movs	r1, #100	; 0x64
 800e6f6:	fb01 f303 	mul.w	r3, r1, r3
 800e6fa:	1ad3      	subs	r3, r2, r3
 800e6fc:	00db      	lsls	r3, r3, #3
 800e6fe:	3332      	adds	r3, #50	; 0x32
 800e700:	4a29      	ldr	r2, [pc, #164]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e702:	fba2 2303 	umull	r2, r3, r2, r3
 800e706:	095b      	lsrs	r3, r3, #5
 800e708:	005b      	lsls	r3, r3, #1
 800e70a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e70e:	441e      	add	r6, r3
 800e710:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e714:	4618      	mov	r0, r3
 800e716:	f04f 0100 	mov.w	r1, #0
 800e71a:	4602      	mov	r2, r0
 800e71c:	460b      	mov	r3, r1
 800e71e:	1894      	adds	r4, r2, r2
 800e720:	63bc      	str	r4, [r7, #56]	; 0x38
 800e722:	415b      	adcs	r3, r3
 800e724:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e726:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e72a:	1812      	adds	r2, r2, r0
 800e72c:	eb41 0303 	adc.w	r3, r1, r3
 800e730:	f04f 0400 	mov.w	r4, #0
 800e734:	f04f 0500 	mov.w	r5, #0
 800e738:	00dd      	lsls	r5, r3, #3
 800e73a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e73e:	00d4      	lsls	r4, r2, #3
 800e740:	4622      	mov	r2, r4
 800e742:	462b      	mov	r3, r5
 800e744:	1814      	adds	r4, r2, r0
 800e746:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800e74a:	414b      	adcs	r3, r1
 800e74c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	461a      	mov	r2, r3
 800e758:	f04f 0300 	mov.w	r3, #0
 800e75c:	1891      	adds	r1, r2, r2
 800e75e:	6339      	str	r1, [r7, #48]	; 0x30
 800e760:	415b      	adcs	r3, r3
 800e762:	637b      	str	r3, [r7, #52]	; 0x34
 800e764:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e768:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800e76c:	f7f2 fa9c 	bl	8000ca8 <__aeabi_uldivmod>
 800e770:	4602      	mov	r2, r0
 800e772:	460b      	mov	r3, r1
 800e774:	4b0c      	ldr	r3, [pc, #48]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e776:	fba3 1302 	umull	r1, r3, r3, r2
 800e77a:	095b      	lsrs	r3, r3, #5
 800e77c:	2164      	movs	r1, #100	; 0x64
 800e77e:	fb01 f303 	mul.w	r3, r1, r3
 800e782:	1ad3      	subs	r3, r2, r3
 800e784:	00db      	lsls	r3, r3, #3
 800e786:	3332      	adds	r3, #50	; 0x32
 800e788:	4a07      	ldr	r2, [pc, #28]	; (800e7a8 <UART_SetConfig+0x3dc>)
 800e78a:	fba2 2303 	umull	r2, r3, r2, r3
 800e78e:	095b      	lsrs	r3, r3, #5
 800e790:	f003 0207 	and.w	r2, r3, #7
 800e794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	4432      	add	r2, r6
 800e79c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800e79e:	e1a6      	b.n	800eaee <UART_SetConfig+0x722>
 800e7a0:	40011000 	.word	0x40011000
 800e7a4:	40011400 	.word	0x40011400
 800e7a8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e7ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e7b0:	681a      	ldr	r2, [r3, #0]
 800e7b2:	4bd1      	ldr	r3, [pc, #836]	; (800eaf8 <UART_SetConfig+0x72c>)
 800e7b4:	429a      	cmp	r2, r3
 800e7b6:	d006      	beq.n	800e7c6 <UART_SetConfig+0x3fa>
 800e7b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e7bc:	681a      	ldr	r2, [r3, #0]
 800e7be:	4bcf      	ldr	r3, [pc, #828]	; (800eafc <UART_SetConfig+0x730>)
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	f040 80ca 	bne.w	800e95a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800e7c6:	f7fd fd89 	bl	800c2dc <HAL_RCC_GetPCLK2Freq>
 800e7ca:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e7ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e7d2:	461c      	mov	r4, r3
 800e7d4:	f04f 0500 	mov.w	r5, #0
 800e7d8:	4622      	mov	r2, r4
 800e7da:	462b      	mov	r3, r5
 800e7dc:	1891      	adds	r1, r2, r2
 800e7de:	62b9      	str	r1, [r7, #40]	; 0x28
 800e7e0:	415b      	adcs	r3, r3
 800e7e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e7e8:	1912      	adds	r2, r2, r4
 800e7ea:	eb45 0303 	adc.w	r3, r5, r3
 800e7ee:	f04f 0000 	mov.w	r0, #0
 800e7f2:	f04f 0100 	mov.w	r1, #0
 800e7f6:	00d9      	lsls	r1, r3, #3
 800e7f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e7fc:	00d0      	lsls	r0, r2, #3
 800e7fe:	4602      	mov	r2, r0
 800e800:	460b      	mov	r3, r1
 800e802:	eb12 0a04 	adds.w	sl, r2, r4
 800e806:	eb43 0b05 	adc.w	fp, r3, r5
 800e80a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e80e:	685b      	ldr	r3, [r3, #4]
 800e810:	4618      	mov	r0, r3
 800e812:	f04f 0100 	mov.w	r1, #0
 800e816:	f04f 0200 	mov.w	r2, #0
 800e81a:	f04f 0300 	mov.w	r3, #0
 800e81e:	008b      	lsls	r3, r1, #2
 800e820:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e824:	0082      	lsls	r2, r0, #2
 800e826:	4650      	mov	r0, sl
 800e828:	4659      	mov	r1, fp
 800e82a:	f7f2 fa3d 	bl	8000ca8 <__aeabi_uldivmod>
 800e82e:	4602      	mov	r2, r0
 800e830:	460b      	mov	r3, r1
 800e832:	4bb3      	ldr	r3, [pc, #716]	; (800eb00 <UART_SetConfig+0x734>)
 800e834:	fba3 2302 	umull	r2, r3, r3, r2
 800e838:	095b      	lsrs	r3, r3, #5
 800e83a:	011e      	lsls	r6, r3, #4
 800e83c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e840:	4618      	mov	r0, r3
 800e842:	f04f 0100 	mov.w	r1, #0
 800e846:	4602      	mov	r2, r0
 800e848:	460b      	mov	r3, r1
 800e84a:	1894      	adds	r4, r2, r2
 800e84c:	623c      	str	r4, [r7, #32]
 800e84e:	415b      	adcs	r3, r3
 800e850:	627b      	str	r3, [r7, #36]	; 0x24
 800e852:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e856:	1812      	adds	r2, r2, r0
 800e858:	eb41 0303 	adc.w	r3, r1, r3
 800e85c:	f04f 0400 	mov.w	r4, #0
 800e860:	f04f 0500 	mov.w	r5, #0
 800e864:	00dd      	lsls	r5, r3, #3
 800e866:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e86a:	00d4      	lsls	r4, r2, #3
 800e86c:	4622      	mov	r2, r4
 800e86e:	462b      	mov	r3, r5
 800e870:	1814      	adds	r4, r2, r0
 800e872:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800e876:	414b      	adcs	r3, r1
 800e878:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e87c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e880:	685b      	ldr	r3, [r3, #4]
 800e882:	4618      	mov	r0, r3
 800e884:	f04f 0100 	mov.w	r1, #0
 800e888:	f04f 0200 	mov.w	r2, #0
 800e88c:	f04f 0300 	mov.w	r3, #0
 800e890:	008b      	lsls	r3, r1, #2
 800e892:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e896:	0082      	lsls	r2, r0, #2
 800e898:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800e89c:	f7f2 fa04 	bl	8000ca8 <__aeabi_uldivmod>
 800e8a0:	4602      	mov	r2, r0
 800e8a2:	460b      	mov	r3, r1
 800e8a4:	4b96      	ldr	r3, [pc, #600]	; (800eb00 <UART_SetConfig+0x734>)
 800e8a6:	fba3 1302 	umull	r1, r3, r3, r2
 800e8aa:	095b      	lsrs	r3, r3, #5
 800e8ac:	2164      	movs	r1, #100	; 0x64
 800e8ae:	fb01 f303 	mul.w	r3, r1, r3
 800e8b2:	1ad3      	subs	r3, r2, r3
 800e8b4:	011b      	lsls	r3, r3, #4
 800e8b6:	3332      	adds	r3, #50	; 0x32
 800e8b8:	4a91      	ldr	r2, [pc, #580]	; (800eb00 <UART_SetConfig+0x734>)
 800e8ba:	fba2 2303 	umull	r2, r3, r2, r3
 800e8be:	095b      	lsrs	r3, r3, #5
 800e8c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e8c4:	441e      	add	r6, r3
 800e8c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	f04f 0100 	mov.w	r1, #0
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	460b      	mov	r3, r1
 800e8d4:	1894      	adds	r4, r2, r2
 800e8d6:	61bc      	str	r4, [r7, #24]
 800e8d8:	415b      	adcs	r3, r3
 800e8da:	61fb      	str	r3, [r7, #28]
 800e8dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e8e0:	1812      	adds	r2, r2, r0
 800e8e2:	eb41 0303 	adc.w	r3, r1, r3
 800e8e6:	f04f 0400 	mov.w	r4, #0
 800e8ea:	f04f 0500 	mov.w	r5, #0
 800e8ee:	00dd      	lsls	r5, r3, #3
 800e8f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e8f4:	00d4      	lsls	r4, r2, #3
 800e8f6:	4622      	mov	r2, r4
 800e8f8:	462b      	mov	r3, r5
 800e8fa:	1814      	adds	r4, r2, r0
 800e8fc:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800e900:	414b      	adcs	r3, r1
 800e902:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800e906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e90a:	685b      	ldr	r3, [r3, #4]
 800e90c:	4618      	mov	r0, r3
 800e90e:	f04f 0100 	mov.w	r1, #0
 800e912:	f04f 0200 	mov.w	r2, #0
 800e916:	f04f 0300 	mov.w	r3, #0
 800e91a:	008b      	lsls	r3, r1, #2
 800e91c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e920:	0082      	lsls	r2, r0, #2
 800e922:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800e926:	f7f2 f9bf 	bl	8000ca8 <__aeabi_uldivmod>
 800e92a:	4602      	mov	r2, r0
 800e92c:	460b      	mov	r3, r1
 800e92e:	4b74      	ldr	r3, [pc, #464]	; (800eb00 <UART_SetConfig+0x734>)
 800e930:	fba3 1302 	umull	r1, r3, r3, r2
 800e934:	095b      	lsrs	r3, r3, #5
 800e936:	2164      	movs	r1, #100	; 0x64
 800e938:	fb01 f303 	mul.w	r3, r1, r3
 800e93c:	1ad3      	subs	r3, r2, r3
 800e93e:	011b      	lsls	r3, r3, #4
 800e940:	3332      	adds	r3, #50	; 0x32
 800e942:	4a6f      	ldr	r2, [pc, #444]	; (800eb00 <UART_SetConfig+0x734>)
 800e944:	fba2 2303 	umull	r2, r3, r2, r3
 800e948:	095b      	lsrs	r3, r3, #5
 800e94a:	f003 020f 	and.w	r2, r3, #15
 800e94e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	4432      	add	r2, r6
 800e956:	609a      	str	r2, [r3, #8]
 800e958:	e0c9      	b.n	800eaee <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e95a:	f7fd fcab 	bl	800c2b4 <HAL_RCC_GetPCLK1Freq>
 800e95e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e962:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e966:	461c      	mov	r4, r3
 800e968:	f04f 0500 	mov.w	r5, #0
 800e96c:	4622      	mov	r2, r4
 800e96e:	462b      	mov	r3, r5
 800e970:	1891      	adds	r1, r2, r2
 800e972:	6139      	str	r1, [r7, #16]
 800e974:	415b      	adcs	r3, r3
 800e976:	617b      	str	r3, [r7, #20]
 800e978:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e97c:	1912      	adds	r2, r2, r4
 800e97e:	eb45 0303 	adc.w	r3, r5, r3
 800e982:	f04f 0000 	mov.w	r0, #0
 800e986:	f04f 0100 	mov.w	r1, #0
 800e98a:	00d9      	lsls	r1, r3, #3
 800e98c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e990:	00d0      	lsls	r0, r2, #3
 800e992:	4602      	mov	r2, r0
 800e994:	460b      	mov	r3, r1
 800e996:	eb12 0804 	adds.w	r8, r2, r4
 800e99a:	eb43 0905 	adc.w	r9, r3, r5
 800e99e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	f04f 0100 	mov.w	r1, #0
 800e9aa:	f04f 0200 	mov.w	r2, #0
 800e9ae:	f04f 0300 	mov.w	r3, #0
 800e9b2:	008b      	lsls	r3, r1, #2
 800e9b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e9b8:	0082      	lsls	r2, r0, #2
 800e9ba:	4640      	mov	r0, r8
 800e9bc:	4649      	mov	r1, r9
 800e9be:	f7f2 f973 	bl	8000ca8 <__aeabi_uldivmod>
 800e9c2:	4602      	mov	r2, r0
 800e9c4:	460b      	mov	r3, r1
 800e9c6:	4b4e      	ldr	r3, [pc, #312]	; (800eb00 <UART_SetConfig+0x734>)
 800e9c8:	fba3 2302 	umull	r2, r3, r3, r2
 800e9cc:	095b      	lsrs	r3, r3, #5
 800e9ce:	011e      	lsls	r6, r3, #4
 800e9d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f04f 0100 	mov.w	r1, #0
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	1894      	adds	r4, r2, r2
 800e9e0:	60bc      	str	r4, [r7, #8]
 800e9e2:	415b      	adcs	r3, r3
 800e9e4:	60fb      	str	r3, [r7, #12]
 800e9e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e9ea:	1812      	adds	r2, r2, r0
 800e9ec:	eb41 0303 	adc.w	r3, r1, r3
 800e9f0:	f04f 0400 	mov.w	r4, #0
 800e9f4:	f04f 0500 	mov.w	r5, #0
 800e9f8:	00dd      	lsls	r5, r3, #3
 800e9fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e9fe:	00d4      	lsls	r4, r2, #3
 800ea00:	4622      	mov	r2, r4
 800ea02:	462b      	mov	r3, r5
 800ea04:	1814      	adds	r4, r2, r0
 800ea06:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800ea0a:	414b      	adcs	r3, r1
 800ea0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ea10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ea14:	685b      	ldr	r3, [r3, #4]
 800ea16:	4618      	mov	r0, r3
 800ea18:	f04f 0100 	mov.w	r1, #0
 800ea1c:	f04f 0200 	mov.w	r2, #0
 800ea20:	f04f 0300 	mov.w	r3, #0
 800ea24:	008b      	lsls	r3, r1, #2
 800ea26:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ea2a:	0082      	lsls	r2, r0, #2
 800ea2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ea30:	f7f2 f93a 	bl	8000ca8 <__aeabi_uldivmod>
 800ea34:	4602      	mov	r2, r0
 800ea36:	460b      	mov	r3, r1
 800ea38:	4b31      	ldr	r3, [pc, #196]	; (800eb00 <UART_SetConfig+0x734>)
 800ea3a:	fba3 1302 	umull	r1, r3, r3, r2
 800ea3e:	095b      	lsrs	r3, r3, #5
 800ea40:	2164      	movs	r1, #100	; 0x64
 800ea42:	fb01 f303 	mul.w	r3, r1, r3
 800ea46:	1ad3      	subs	r3, r2, r3
 800ea48:	011b      	lsls	r3, r3, #4
 800ea4a:	3332      	adds	r3, #50	; 0x32
 800ea4c:	4a2c      	ldr	r2, [pc, #176]	; (800eb00 <UART_SetConfig+0x734>)
 800ea4e:	fba2 2303 	umull	r2, r3, r2, r3
 800ea52:	095b      	lsrs	r3, r3, #5
 800ea54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ea58:	441e      	add	r6, r3
 800ea5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f04f 0100 	mov.w	r1, #0
 800ea64:	4602      	mov	r2, r0
 800ea66:	460b      	mov	r3, r1
 800ea68:	1894      	adds	r4, r2, r2
 800ea6a:	603c      	str	r4, [r7, #0]
 800ea6c:	415b      	adcs	r3, r3
 800ea6e:	607b      	str	r3, [r7, #4]
 800ea70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea74:	1812      	adds	r2, r2, r0
 800ea76:	eb41 0303 	adc.w	r3, r1, r3
 800ea7a:	f04f 0400 	mov.w	r4, #0
 800ea7e:	f04f 0500 	mov.w	r5, #0
 800ea82:	00dd      	lsls	r5, r3, #3
 800ea84:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ea88:	00d4      	lsls	r4, r2, #3
 800ea8a:	4622      	mov	r2, r4
 800ea8c:	462b      	mov	r3, r5
 800ea8e:	1814      	adds	r4, r2, r0
 800ea90:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800ea94:	414b      	adcs	r3, r1
 800ea96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ea9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ea9e:	685b      	ldr	r3, [r3, #4]
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	f04f 0100 	mov.w	r1, #0
 800eaa6:	f04f 0200 	mov.w	r2, #0
 800eaaa:	f04f 0300 	mov.w	r3, #0
 800eaae:	008b      	lsls	r3, r1, #2
 800eab0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800eab4:	0082      	lsls	r2, r0, #2
 800eab6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800eaba:	f7f2 f8f5 	bl	8000ca8 <__aeabi_uldivmod>
 800eabe:	4602      	mov	r2, r0
 800eac0:	460b      	mov	r3, r1
 800eac2:	4b0f      	ldr	r3, [pc, #60]	; (800eb00 <UART_SetConfig+0x734>)
 800eac4:	fba3 1302 	umull	r1, r3, r3, r2
 800eac8:	095b      	lsrs	r3, r3, #5
 800eaca:	2164      	movs	r1, #100	; 0x64
 800eacc:	fb01 f303 	mul.w	r3, r1, r3
 800ead0:	1ad3      	subs	r3, r2, r3
 800ead2:	011b      	lsls	r3, r3, #4
 800ead4:	3332      	adds	r3, #50	; 0x32
 800ead6:	4a0a      	ldr	r2, [pc, #40]	; (800eb00 <UART_SetConfig+0x734>)
 800ead8:	fba2 2303 	umull	r2, r3, r2, r3
 800eadc:	095b      	lsrs	r3, r3, #5
 800eade:	f003 020f 	and.w	r2, r3, #15
 800eae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	4432      	add	r2, r6
 800eaea:	609a      	str	r2, [r3, #8]
}
 800eaec:	e7ff      	b.n	800eaee <UART_SetConfig+0x722>
 800eaee:	bf00      	nop
 800eaf0:	37f4      	adds	r7, #244	; 0xf4
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf8:	40011000 	.word	0x40011000
 800eafc:	40011400 	.word	0x40011400
 800eb00:	51eb851f 	.word	0x51eb851f

0800eb04 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b084      	sub	sp, #16
 800eb08:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800eb0a:	f000 fb1f 	bl	800f14c <lwip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800eb0e:	4b19      	ldr	r3, [pc, #100]	; (800eb74 <MX_LWIP_Init+0x70>)
 800eb10:	2200      	movs	r2, #0
 800eb12:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800eb14:	4b18      	ldr	r3, [pc, #96]	; (800eb78 <MX_LWIP_Init+0x74>)
 800eb16:	2200      	movs	r2, #0
 800eb18:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800eb1a:	4b18      	ldr	r3, [pc, #96]	; (800eb7c <MX_LWIP_Init+0x78>)
 800eb1c:	2200      	movs	r2, #0
 800eb1e:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800eb20:	4b17      	ldr	r3, [pc, #92]	; (800eb80 <MX_LWIP_Init+0x7c>)
 800eb22:	9302      	str	r3, [sp, #8]
 800eb24:	4b17      	ldr	r3, [pc, #92]	; (800eb84 <MX_LWIP_Init+0x80>)
 800eb26:	9301      	str	r3, [sp, #4]
 800eb28:	2300      	movs	r3, #0
 800eb2a:	9300      	str	r3, [sp, #0]
 800eb2c:	4b13      	ldr	r3, [pc, #76]	; (800eb7c <MX_LWIP_Init+0x78>)
 800eb2e:	4a12      	ldr	r2, [pc, #72]	; (800eb78 <MX_LWIP_Init+0x74>)
 800eb30:	4910      	ldr	r1, [pc, #64]	; (800eb74 <MX_LWIP_Init+0x70>)
 800eb32:	4815      	ldr	r0, [pc, #84]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb34:	f000 ffb0 	bl	800fa98 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800eb38:	4813      	ldr	r0, [pc, #76]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb3a:	f001 f967 	bl	800fe0c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800eb3e:	4b12      	ldr	r3, [pc, #72]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb40:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800eb44:	089b      	lsrs	r3, r3, #2
 800eb46:	f003 0301 	and.w	r3, r3, #1
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d003      	beq.n	800eb58 <MX_LWIP_Init+0x54>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800eb50:	480d      	ldr	r0, [pc, #52]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb52:	f001 f96b 	bl	800fe2c <netif_set_up>
 800eb56:	e002      	b.n	800eb5e <MX_LWIP_Init+0x5a>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800eb58:	480b      	ldr	r0, [pc, #44]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb5a:	f001 f9d3 	bl	800ff04 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800eb5e:	490b      	ldr	r1, [pc, #44]	; (800eb8c <MX_LWIP_Init+0x88>)
 800eb60:	4809      	ldr	r0, [pc, #36]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb62:	f001 fa01 	bl	800ff68 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800eb66:	4808      	ldr	r0, [pc, #32]	; (800eb88 <MX_LWIP_Init+0x84>)
 800eb68:	f008 fa92 	bl	8017090 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800eb6c:	bf00      	nop
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	bd80      	pop	{r7, pc}
 800eb72:	bf00      	nop
 800eb74:	2000162c 	.word	0x2000162c
 800eb78:	20001630 	.word	0x20001630
 800eb7c:	20001634 	.word	0x20001634
 800eb80:	0801aa5d 	.word	0x0801aa5d
 800eb84:	0800ef79 	.word	0x0800ef79
 800eb88:	200015f4 	.word	0x200015f4
 800eb8c:	0800efe5 	.word	0x0800efe5

0800eb90 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b08e      	sub	sp, #56	; 0x38
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eb98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	601a      	str	r2, [r3, #0]
 800eba0:	605a      	str	r2, [r3, #4]
 800eba2:	609a      	str	r2, [r3, #8]
 800eba4:	60da      	str	r2, [r3, #12]
 800eba6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	4a46      	ldr	r2, [pc, #280]	; (800ecc8 <HAL_ETH_MspInit+0x138>)
 800ebae:	4293      	cmp	r3, r2
 800ebb0:	f040 8085 	bne.w	800ecbe <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	623b      	str	r3, [r7, #32]
 800ebb8:	4b44      	ldr	r3, [pc, #272]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebbc:	4a43      	ldr	r2, [pc, #268]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebbe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ebc2:	6313      	str	r3, [r2, #48]	; 0x30
 800ebc4:	4b41      	ldr	r3, [pc, #260]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ebcc:	623b      	str	r3, [r7, #32]
 800ebce:	6a3b      	ldr	r3, [r7, #32]
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	61fb      	str	r3, [r7, #28]
 800ebd4:	4b3d      	ldr	r3, [pc, #244]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebd8:	4a3c      	ldr	r2, [pc, #240]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ebde:	6313      	str	r3, [r2, #48]	; 0x30
 800ebe0:	4b3a      	ldr	r3, [pc, #232]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebe4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ebe8:	61fb      	str	r3, [r7, #28]
 800ebea:	69fb      	ldr	r3, [r7, #28]
 800ebec:	2300      	movs	r3, #0
 800ebee:	61bb      	str	r3, [r7, #24]
 800ebf0:	4b36      	ldr	r3, [pc, #216]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebf4:	4a35      	ldr	r2, [pc, #212]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebf6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ebfa:	6313      	str	r3, [r2, #48]	; 0x30
 800ebfc:	4b33      	ldr	r3, [pc, #204]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ebfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ec04:	61bb      	str	r3, [r7, #24]
 800ec06:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ec08:	2300      	movs	r3, #0
 800ec0a:	617b      	str	r3, [r7, #20]
 800ec0c:	4b2f      	ldr	r3, [pc, #188]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec10:	4a2e      	ldr	r2, [pc, #184]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec12:	f043 0304 	orr.w	r3, r3, #4
 800ec16:	6313      	str	r3, [r2, #48]	; 0x30
 800ec18:	4b2c      	ldr	r3, [pc, #176]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec1c:	f003 0304 	and.w	r3, r3, #4
 800ec20:	617b      	str	r3, [r7, #20]
 800ec22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ec24:	2300      	movs	r3, #0
 800ec26:	613b      	str	r3, [r7, #16]
 800ec28:	4b28      	ldr	r3, [pc, #160]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec2c:	4a27      	ldr	r2, [pc, #156]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec2e:	f043 0301 	orr.w	r3, r3, #1
 800ec32:	6313      	str	r3, [r2, #48]	; 0x30
 800ec34:	4b25      	ldr	r3, [pc, #148]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec38:	f003 0301 	and.w	r3, r3, #1
 800ec3c:	613b      	str	r3, [r7, #16]
 800ec3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ec40:	2300      	movs	r3, #0
 800ec42:	60fb      	str	r3, [r7, #12]
 800ec44:	4b21      	ldr	r3, [pc, #132]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec48:	4a20      	ldr	r2, [pc, #128]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec4a:	f043 0302 	orr.w	r3, r3, #2
 800ec4e:	6313      	str	r3, [r2, #48]	; 0x30
 800ec50:	4b1e      	ldr	r3, [pc, #120]	; (800eccc <HAL_ETH_MspInit+0x13c>)
 800ec52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec54:	f003 0302 	and.w	r3, r3, #2
 800ec58:	60fb      	str	r3, [r7, #12]
 800ec5a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800ec5c:	2332      	movs	r3, #50	; 0x32
 800ec5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec60:	2302      	movs	r3, #2
 800ec62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec64:	2300      	movs	r3, #0
 800ec66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ec68:	2303      	movs	r3, #3
 800ec6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ec6c:	230b      	movs	r3, #11
 800ec6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ec70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ec74:	4619      	mov	r1, r3
 800ec76:	4816      	ldr	r0, [pc, #88]	; (800ecd0 <HAL_ETH_MspInit+0x140>)
 800ec78:	f7fc fcf2 	bl	800b660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800ec7c:	2386      	movs	r3, #134	; 0x86
 800ec7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec80:	2302      	movs	r3, #2
 800ec82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec84:	2300      	movs	r3, #0
 800ec86:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ec88:	2303      	movs	r3, #3
 800ec8a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ec8c:	230b      	movs	r3, #11
 800ec8e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ec94:	4619      	mov	r1, r3
 800ec96:	480f      	ldr	r0, [pc, #60]	; (800ecd4 <HAL_ETH_MspInit+0x144>)
 800ec98:	f7fc fce2 	bl	800b660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800ec9c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800eca0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eca2:	2302      	movs	r3, #2
 800eca4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eca6:	2300      	movs	r3, #0
 800eca8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ecaa:	2303      	movs	r3, #3
 800ecac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ecae:	230b      	movs	r3, #11
 800ecb0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ecb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ecb6:	4619      	mov	r1, r3
 800ecb8:	4807      	ldr	r0, [pc, #28]	; (800ecd8 <HAL_ETH_MspInit+0x148>)
 800ecba:	f7fc fcd1 	bl	800b660 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800ecbe:	bf00      	nop
 800ecc0:	3738      	adds	r7, #56	; 0x38
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}
 800ecc6:	bf00      	nop
 800ecc8:	40028000 	.word	0x40028000
 800eccc:	40023800 	.word	0x40023800
 800ecd0:	40020800 	.word	0x40020800
 800ecd4:	40020000 	.word	0x40020000
 800ecd8:	40020400 	.word	0x40020400

0800ecdc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ecdc:	b580      	push	{r7, lr}
 800ecde:	b086      	sub	sp, #24
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800ece4:	2300      	movs	r3, #0
 800ece6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ece8:	4b4e      	ldr	r3, [pc, #312]	; (800ee24 <low_level_init+0x148>)
 800ecea:	4a4f      	ldr	r2, [pc, #316]	; (800ee28 <low_level_init+0x14c>)
 800ecec:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800ecee:	4b4d      	ldr	r3, [pc, #308]	; (800ee24 <low_level_init+0x148>)
 800ecf0:	2201      	movs	r2, #1
 800ecf2:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800ecf4:	4b4b      	ldr	r3, [pc, #300]	; (800ee24 <low_level_init+0x148>)
 800ecf6:	2201      	movs	r2, #1
 800ecf8:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x02;
 800ecfa:	2302      	movs	r3, #2
 800ecfc:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x00;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0x00;
 800ed02:	2300      	movs	r3, #0
 800ed04:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800ed06:	2300      	movs	r3, #0
 800ed08:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800ed0e:	2300      	movs	r3, #0
 800ed10:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800ed12:	4a44      	ldr	r2, [pc, #272]	; (800ee24 <low_level_init+0x148>)
 800ed14:	f107 0308 	add.w	r3, r7, #8
 800ed18:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800ed1a:	4b42      	ldr	r3, [pc, #264]	; (800ee24 <low_level_init+0x148>)
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800ed20:	4b40      	ldr	r3, [pc, #256]	; (800ee24 <low_level_init+0x148>)
 800ed22:	2200      	movs	r2, #0
 800ed24:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800ed26:	4b3f      	ldr	r3, [pc, #252]	; (800ee24 <low_level_init+0x148>)
 800ed28:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800ed2c:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ed2e:	483d      	ldr	r0, [pc, #244]	; (800ee24 <low_level_init+0x148>)
 800ed30:	f7fb fbf4 	bl	800a51c <HAL_ETH_Init>
 800ed34:	4603      	mov	r3, r0
 800ed36:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800ed38:	7dfb      	ldrb	r3, [r7, #23]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d108      	bne.n	800ed50 <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ed44:	f043 0304 	orr.w	r3, r3, #4
 800ed48:	b2da      	uxtb	r2, r3
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800ed50:	2304      	movs	r3, #4
 800ed52:	4a36      	ldr	r2, [pc, #216]	; (800ee2c <low_level_init+0x150>)
 800ed54:	4936      	ldr	r1, [pc, #216]	; (800ee30 <low_level_init+0x154>)
 800ed56:	4833      	ldr	r0, [pc, #204]	; (800ee24 <low_level_init+0x148>)
 800ed58:	f7fb fd7c 	bl	800a854 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800ed5c:	2304      	movs	r3, #4
 800ed5e:	4a35      	ldr	r2, [pc, #212]	; (800ee34 <low_level_init+0x158>)
 800ed60:	4935      	ldr	r1, [pc, #212]	; (800ee38 <low_level_init+0x15c>)
 800ed62:	4830      	ldr	r0, [pc, #192]	; (800ee24 <low_level_init+0x148>)
 800ed64:	f7fb fddf 	bl	800a926 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2206      	movs	r2, #6
 800ed6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ed70:	4b2c      	ldr	r3, [pc, #176]	; (800ee24 <low_level_init+0x148>)
 800ed72:	695b      	ldr	r3, [r3, #20]
 800ed74:	781a      	ldrb	r2, [r3, #0]
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ed7c:	4b29      	ldr	r3, [pc, #164]	; (800ee24 <low_level_init+0x148>)
 800ed7e:	695b      	ldr	r3, [r3, #20]
 800ed80:	785a      	ldrb	r2, [r3, #1]
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ed88:	4b26      	ldr	r3, [pc, #152]	; (800ee24 <low_level_init+0x148>)
 800ed8a:	695b      	ldr	r3, [r3, #20]
 800ed8c:	789a      	ldrb	r2, [r3, #2]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ed94:	4b23      	ldr	r3, [pc, #140]	; (800ee24 <low_level_init+0x148>)
 800ed96:	695b      	ldr	r3, [r3, #20]
 800ed98:	78da      	ldrb	r2, [r3, #3]
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800eda0:	4b20      	ldr	r3, [pc, #128]	; (800ee24 <low_level_init+0x148>)
 800eda2:	695b      	ldr	r3, [r3, #20]
 800eda4:	791a      	ldrb	r2, [r3, #4]
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800edac:	4b1d      	ldr	r3, [pc, #116]	; (800ee24 <low_level_init+0x148>)
 800edae:	695b      	ldr	r3, [r3, #20]
 800edb0:	795a      	ldrb	r2, [r3, #5]
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800edbe:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800edc6:	f043 030a 	orr.w	r3, r3, #10
 800edca:	b2da      	uxtb	r2, r3
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800edd2:	4814      	ldr	r0, [pc, #80]	; (800ee24 <low_level_init+0x148>)
 800edd4:	f7fb ffcc 	bl	800ad70 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800edd8:	f107 0310 	add.w	r3, r7, #16
 800eddc:	461a      	mov	r2, r3
 800edde:	2111      	movs	r1, #17
 800ede0:	4810      	ldr	r0, [pc, #64]	; (800ee24 <low_level_init+0x148>)
 800ede2:	f7fb fef7 	bl	800abd4 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800ede6:	693b      	ldr	r3, [r7, #16]
 800ede8:	f043 0303 	orr.w	r3, r3, #3
 800edec:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800edee:	693b      	ldr	r3, [r7, #16]
 800edf0:	461a      	mov	r2, r3
 800edf2:	2111      	movs	r1, #17
 800edf4:	480b      	ldr	r0, [pc, #44]	; (800ee24 <low_level_init+0x148>)
 800edf6:	f7fb ff55 	bl	800aca4 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800edfa:	f107 0310 	add.w	r3, r7, #16
 800edfe:	461a      	mov	r2, r3
 800ee00:	2112      	movs	r1, #18
 800ee02:	4808      	ldr	r0, [pc, #32]	; (800ee24 <low_level_init+0x148>)
 800ee04:	f7fb fee6 	bl	800abd4 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	f043 0320 	orr.w	r3, r3, #32
 800ee0e:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	461a      	mov	r2, r3
 800ee14:	2112      	movs	r1, #18
 800ee16:	4803      	ldr	r0, [pc, #12]	; (800ee24 <low_level_init+0x148>)
 800ee18:	f7fb ff44 	bl	800aca4 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800ee1c:	bf00      	nop
 800ee1e:	3718      	adds	r7, #24
 800ee20:	46bd      	mov	sp, r7
 800ee22:	bd80      	pop	{r7, pc}
 800ee24:	20002f08 	.word	0x20002f08
 800ee28:	40028000 	.word	0x40028000
 800ee2c:	20002f50 	.word	0x20002f50
 800ee30:	20001638 	.word	0x20001638
 800ee34:	200016b8 	.word	0x200016b8
 800ee38:	20002e88 	.word	0x20002e88

0800ee3c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b08a      	sub	sp, #40	; 0x28
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
 800ee44:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800ee46:	4b4b      	ldr	r3, [pc, #300]	; (800ef74 <low_level_output+0x138>)
 800ee48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee4a:	689b      	ldr	r3, [r3, #8]
 800ee4c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800ee52:	2300      	movs	r3, #0
 800ee54:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800ee56:	2300      	movs	r3, #0
 800ee58:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800ee5e:	4b45      	ldr	r3, [pc, #276]	; (800ef74 <low_level_output+0x138>)
 800ee60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee62:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800ee64:	2300      	movs	r3, #0
 800ee66:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	623b      	str	r3, [r7, #32]
 800ee6c:	e05a      	b.n	800ef24 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ee6e:	69bb      	ldr	r3, [r7, #24]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	da03      	bge.n	800ee7e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800ee76:	23f8      	movs	r3, #248	; 0xf8
 800ee78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800ee7c:	e05c      	b.n	800ef38 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800ee7e:	6a3b      	ldr	r3, [r7, #32]
 800ee80:	895b      	ldrh	r3, [r3, #10]
 800ee82:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800ee84:	2300      	movs	r3, #0
 800ee86:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ee88:	e02f      	b.n	800eeea <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800ee8a:	69fa      	ldr	r2, [r7, #28]
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	18d0      	adds	r0, r2, r3
 800ee90:	6a3b      	ldr	r3, [r7, #32]
 800ee92:	685a      	ldr	r2, [r3, #4]
 800ee94:	68bb      	ldr	r3, [r7, #8]
 800ee96:	18d1      	adds	r1, r2, r3
 800ee98:	693b      	ldr	r3, [r7, #16]
 800ee9a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ee9e:	3304      	adds	r3, #4
 800eea0:	461a      	mov	r2, r3
 800eea2:	f00b fefb 	bl	801ac9c <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800eea6:	69bb      	ldr	r3, [r7, #24]
 800eea8:	68db      	ldr	r3, [r3, #12]
 800eeaa:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800eeac:	69bb      	ldr	r3, [r7, #24]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	da03      	bge.n	800eebc <low_level_output+0x80>
        {
          errval = ERR_USE;
 800eeb4:	23f8      	movs	r3, #248	; 0xf8
 800eeb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800eeba:	e03d      	b.n	800ef38 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800eebc:	69bb      	ldr	r3, [r7, #24]
 800eebe:	689b      	ldr	r3, [r3, #8]
 800eec0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800eec2:	693a      	ldr	r2, [r7, #16]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	4413      	add	r3, r2
 800eec8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800eecc:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800eece:	68ba      	ldr	r2, [r7, #8]
 800eed0:	693b      	ldr	r3, [r7, #16]
 800eed2:	1ad3      	subs	r3, r2, r3
 800eed4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800eed8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800eeda:	697a      	ldr	r2, [r7, #20]
 800eedc:	693b      	ldr	r3, [r7, #16]
 800eede:	1ad3      	subs	r3, r2, r3
 800eee0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800eee4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800eee6:	2300      	movs	r3, #0
 800eee8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800eeea:	68fa      	ldr	r2, [r7, #12]
 800eeec:	693b      	ldr	r3, [r7, #16]
 800eeee:	4413      	add	r3, r2
 800eef0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800eef4:	4293      	cmp	r3, r2
 800eef6:	d8c8      	bhi.n	800ee8a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800eef8:	69fa      	ldr	r2, [r7, #28]
 800eefa:	693b      	ldr	r3, [r7, #16]
 800eefc:	18d0      	adds	r0, r2, r3
 800eefe:	6a3b      	ldr	r3, [r7, #32]
 800ef00:	685a      	ldr	r2, [r3, #4]
 800ef02:	68bb      	ldr	r3, [r7, #8]
 800ef04:	4413      	add	r3, r2
 800ef06:	68fa      	ldr	r2, [r7, #12]
 800ef08:	4619      	mov	r1, r3
 800ef0a:	f00b fec7 	bl	801ac9c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ef0e:	693a      	ldr	r2, [r7, #16]
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	4413      	add	r3, r2
 800ef14:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800ef16:	697a      	ldr	r2, [r7, #20]
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	4413      	add	r3, r2
 800ef1c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800ef1e:	6a3b      	ldr	r3, [r7, #32]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	623b      	str	r3, [r7, #32]
 800ef24:	6a3b      	ldr	r3, [r7, #32]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d1a1      	bne.n	800ee6e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800ef2a:	6979      	ldr	r1, [r7, #20]
 800ef2c:	4811      	ldr	r0, [pc, #68]	; (800ef74 <low_level_output+0x138>)
 800ef2e:	f7fb fd67 	bl	800aa00 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800ef32:	2300      	movs	r3, #0
 800ef34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800ef38:	4b0e      	ldr	r3, [pc, #56]	; (800ef74 <low_level_output+0x138>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef40:	3314      	adds	r3, #20
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f003 0320 	and.w	r3, r3, #32
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d00d      	beq.n	800ef68 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800ef4c:	4b09      	ldr	r3, [pc, #36]	; (800ef74 <low_level_output+0x138>)
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef54:	3314      	adds	r3, #20
 800ef56:	2220      	movs	r2, #32
 800ef58:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800ef5a:	4b06      	ldr	r3, [pc, #24]	; (800ef74 <low_level_output+0x138>)
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef62:	3304      	adds	r3, #4
 800ef64:	2200      	movs	r2, #0
 800ef66:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800ef68:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	3728      	adds	r7, #40	; 0x28
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}
 800ef74:	20002f08 	.word	0x20002f08

0800ef78 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b082      	sub	sp, #8
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d106      	bne.n	800ef94 <ethernetif_init+0x1c>
 800ef86:	4b0e      	ldr	r3, [pc, #56]	; (800efc0 <ethernetif_init+0x48>)
 800ef88:	f44f 7203 	mov.w	r2, #524	; 0x20c
 800ef8c:	490d      	ldr	r1, [pc, #52]	; (800efc4 <ethernetif_init+0x4c>)
 800ef8e:	480e      	ldr	r0, [pc, #56]	; (800efc8 <ethernetif_init+0x50>)
 800ef90:	f00c fbc8 	bl	801b724 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	2273      	movs	r2, #115	; 0x73
 800ef98:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2274      	movs	r2, #116	; 0x74
 800efa0:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	4a09      	ldr	r2, [pc, #36]	; (800efcc <ethernetif_init+0x54>)
 800efa8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	4a08      	ldr	r2, [pc, #32]	; (800efd0 <ethernetif_init+0x58>)
 800efae:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f7ff fe93 	bl	800ecdc <low_level_init>

  return ERR_OK;
 800efb6:	2300      	movs	r3, #0
}
 800efb8:	4618      	mov	r0, r3
 800efba:	3708      	adds	r7, #8
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bd80      	pop	{r7, pc}
 800efc0:	08020e70 	.word	0x08020e70
 800efc4:	08020e8c 	.word	0x08020e8c
 800efc8:	08020e9c 	.word	0x08020e9c
 800efcc:	08018ee5 	.word	0x08018ee5
 800efd0:	0800ee3d 	.word	0x0800ee3d

0800efd4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800efd8:	f7fa fa12 	bl	8009400 <HAL_GetTick>
 800efdc:	4603      	mov	r3, r0
}
 800efde:	4618      	mov	r0, r3
 800efe0:	bd80      	pop	{r7, pc}
	...

0800efe4 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b084      	sub	sp, #16
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800efec:	2300      	movs	r3, #0
 800efee:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800eff0:	2300      	movs	r3, #0
 800eff2:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800effa:	089b      	lsrs	r3, r3, #2
 800effc:	f003 0301 	and.w	r3, r3, #1
 800f000:	b2db      	uxtb	r3, r3
 800f002:	2b00      	cmp	r3, #0
 800f004:	d05d      	beq.n	800f0c2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800f006:	4b34      	ldr	r3, [pc, #208]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f008:	685b      	ldr	r3, [r3, #4]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d03f      	beq.n	800f08e <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800f00e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f012:	2100      	movs	r1, #0
 800f014:	4830      	ldr	r0, [pc, #192]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f016:	f7fb fe45 	bl	800aca4 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800f01a:	f7fa f9f1 	bl	8009400 <HAL_GetTick>
 800f01e:	4603      	mov	r3, r0
 800f020:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f022:	f107 0308 	add.w	r3, r7, #8
 800f026:	461a      	mov	r2, r3
 800f028:	2101      	movs	r1, #1
 800f02a:	482b      	ldr	r0, [pc, #172]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f02c:	f7fb fdd2 	bl	800abd4 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800f030:	f7fa f9e6 	bl	8009400 <HAL_GetTick>
 800f034:	4602      	mov	r2, r0
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	1ad3      	subs	r3, r2, r3
 800f03a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f03e:	d828      	bhi.n	800f092 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800f040:	68bb      	ldr	r3, [r7, #8]
 800f042:	f003 0320 	and.w	r3, r3, #32
 800f046:	2b00      	cmp	r3, #0
 800f048:	d0eb      	beq.n	800f022 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800f04a:	f107 0308 	add.w	r3, r7, #8
 800f04e:	461a      	mov	r2, r3
 800f050:	211f      	movs	r1, #31
 800f052:	4821      	ldr	r0, [pc, #132]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f054:	f7fb fdbe 	bl	800abd4 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800f058:	68bb      	ldr	r3, [r7, #8]
 800f05a:	f003 0310 	and.w	r3, r3, #16
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d004      	beq.n	800f06c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800f062:	4b1d      	ldr	r3, [pc, #116]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f064:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f068:	60da      	str	r2, [r3, #12]
 800f06a:	e002      	b.n	800f072 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800f06c:	4b1a      	ldr	r3, [pc, #104]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f06e:	2200      	movs	r2, #0
 800f070:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800f072:	68bb      	ldr	r3, [r7, #8]
 800f074:	f003 0304 	and.w	r3, r3, #4
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d003      	beq.n	800f084 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800f07c:	4b16      	ldr	r3, [pc, #88]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f07e:	2200      	movs	r2, #0
 800f080:	609a      	str	r2, [r3, #8]
 800f082:	e016      	b.n	800f0b2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800f084:	4b14      	ldr	r3, [pc, #80]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800f08a:	609a      	str	r2, [r3, #8]
 800f08c:	e011      	b.n	800f0b2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800f08e:	bf00      	nop
 800f090:	e000      	b.n	800f094 <ethernetif_update_config+0xb0>
          goto error;
 800f092:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800f094:	4b10      	ldr	r3, [pc, #64]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f096:	68db      	ldr	r3, [r3, #12]
 800f098:	08db      	lsrs	r3, r3, #3
 800f09a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800f09c:	4b0e      	ldr	r3, [pc, #56]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f09e:	689b      	ldr	r3, [r3, #8]
 800f0a0:	085b      	lsrs	r3, r3, #1
 800f0a2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800f0a4:	4313      	orrs	r3, r2
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	461a      	mov	r2, r3
 800f0aa:	2100      	movs	r1, #0
 800f0ac:	480a      	ldr	r0, [pc, #40]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f0ae:	f7fb fdf9 	bl	800aca4 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800f0b2:	2100      	movs	r1, #0
 800f0b4:	4808      	ldr	r0, [pc, #32]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f0b6:	f7fb feb9 	bl	800ae2c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800f0ba:	4807      	ldr	r0, [pc, #28]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f0bc:	f7fb fe58 	bl	800ad70 <HAL_ETH_Start>
 800f0c0:	e002      	b.n	800f0c8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800f0c2:	4805      	ldr	r0, [pc, #20]	; (800f0d8 <ethernetif_update_config+0xf4>)
 800f0c4:	f7fb fe83 	bl	800adce <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800f0c8:	6878      	ldr	r0, [r7, #4]
 800f0ca:	f000 f807 	bl	800f0dc <ethernetif_notify_conn_changed>
}
 800f0ce:	bf00      	nop
 800f0d0:	3710      	adds	r7, #16
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	bd80      	pop	{r7, pc}
 800f0d6:	bf00      	nop
 800f0d8:	20002f08 	.word	0x20002f08

0800f0dc <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800f0dc:	b480      	push	{r7}
 800f0de:	b083      	sub	sp, #12
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800f0e4:	bf00      	nop
 800f0e6:	370c      	adds	r7, #12
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ee:	4770      	bx	lr

0800f0f0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b083      	sub	sp, #12
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f0fa:	88fb      	ldrh	r3, [r7, #6]
 800f0fc:	021b      	lsls	r3, r3, #8
 800f0fe:	b21a      	sxth	r2, r3
 800f100:	88fb      	ldrh	r3, [r7, #6]
 800f102:	0a1b      	lsrs	r3, r3, #8
 800f104:	b29b      	uxth	r3, r3
 800f106:	b21b      	sxth	r3, r3
 800f108:	4313      	orrs	r3, r2
 800f10a:	b21b      	sxth	r3, r3
 800f10c:	b29b      	uxth	r3, r3
}
 800f10e:	4618      	mov	r0, r3
 800f110:	370c      	adds	r7, #12
 800f112:	46bd      	mov	sp, r7
 800f114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f118:	4770      	bx	lr

0800f11a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f11a:	b480      	push	{r7}
 800f11c:	b083      	sub	sp, #12
 800f11e:	af00      	add	r7, sp, #0
 800f120:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	061a      	lsls	r2, r3, #24
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	021b      	lsls	r3, r3, #8
 800f12a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f12e:	431a      	orrs	r2, r3
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	0a1b      	lsrs	r3, r3, #8
 800f134:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f138:	431a      	orrs	r2, r3
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	0e1b      	lsrs	r3, r3, #24
 800f13e:	4313      	orrs	r3, r2
}
 800f140:	4618      	mov	r0, r3
 800f142:	370c      	adds	r7, #12
 800f144:	46bd      	mov	sp, r7
 800f146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14a:	4770      	bx	lr

0800f14c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b082      	sub	sp, #8
 800f150:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f152:	2300      	movs	r3, #0
 800f154:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f156:	f000 f8d5 	bl	800f304 <mem_init>
  memp_init();
 800f15a:	f000 fbdb 	bl	800f914 <memp_init>
  pbuf_init();
  netif_init();
 800f15e:	f000 fc93 	bl	800fa88 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f162:	f006 ff5d 	bl	8016020 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f166:	f001 fcfd 	bl	8010b64 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f16a:	f006 ff11 	bl	8015f90 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f16e:	bf00      	nop
 800f170:	3708      	adds	r7, #8
 800f172:	46bd      	mov	sp, r7
 800f174:	bd80      	pop	{r7, pc}
	...

0800f178 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f178:	b480      	push	{r7}
 800f17a:	b083      	sub	sp, #12
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	4603      	mov	r3, r0
 800f180:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f182:	4b05      	ldr	r3, [pc, #20]	; (800f198 <ptr_to_mem+0x20>)
 800f184:	681a      	ldr	r2, [r3, #0]
 800f186:	88fb      	ldrh	r3, [r7, #6]
 800f188:	4413      	add	r3, r2
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	370c      	adds	r7, #12
 800f18e:	46bd      	mov	sp, r7
 800f190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f194:	4770      	bx	lr
 800f196:	bf00      	nop
 800f198:	200004dc 	.word	0x200004dc

0800f19c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b083      	sub	sp, #12
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f1a4:	4b05      	ldr	r3, [pc, #20]	; (800f1bc <mem_to_ptr+0x20>)
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	687a      	ldr	r2, [r7, #4]
 800f1aa:	1ad3      	subs	r3, r2, r3
 800f1ac:	b29b      	uxth	r3, r3
}
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	370c      	adds	r7, #12
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b8:	4770      	bx	lr
 800f1ba:	bf00      	nop
 800f1bc:	200004dc 	.word	0x200004dc

0800f1c0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f1c0:	b590      	push	{r4, r7, lr}
 800f1c2:	b085      	sub	sp, #20
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f1c8:	4b45      	ldr	r3, [pc, #276]	; (800f2e0 <plug_holes+0x120>)
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	687a      	ldr	r2, [r7, #4]
 800f1ce:	429a      	cmp	r2, r3
 800f1d0:	d206      	bcs.n	800f1e0 <plug_holes+0x20>
 800f1d2:	4b44      	ldr	r3, [pc, #272]	; (800f2e4 <plug_holes+0x124>)
 800f1d4:	f240 12df 	movw	r2, #479	; 0x1df
 800f1d8:	4943      	ldr	r1, [pc, #268]	; (800f2e8 <plug_holes+0x128>)
 800f1da:	4844      	ldr	r0, [pc, #272]	; (800f2ec <plug_holes+0x12c>)
 800f1dc:	f00c faa2 	bl	801b724 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f1e0:	4b43      	ldr	r3, [pc, #268]	; (800f2f0 <plug_holes+0x130>)
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	687a      	ldr	r2, [r7, #4]
 800f1e6:	429a      	cmp	r2, r3
 800f1e8:	d306      	bcc.n	800f1f8 <plug_holes+0x38>
 800f1ea:	4b3e      	ldr	r3, [pc, #248]	; (800f2e4 <plug_holes+0x124>)
 800f1ec:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f1f0:	4940      	ldr	r1, [pc, #256]	; (800f2f4 <plug_holes+0x134>)
 800f1f2:	483e      	ldr	r0, [pc, #248]	; (800f2ec <plug_holes+0x12c>)
 800f1f4:	f00c fa96 	bl	801b724 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	791b      	ldrb	r3, [r3, #4]
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d006      	beq.n	800f20e <plug_holes+0x4e>
 800f200:	4b38      	ldr	r3, [pc, #224]	; (800f2e4 <plug_holes+0x124>)
 800f202:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f206:	493c      	ldr	r1, [pc, #240]	; (800f2f8 <plug_holes+0x138>)
 800f208:	4838      	ldr	r0, [pc, #224]	; (800f2ec <plug_holes+0x12c>)
 800f20a:	f00c fa8b 	bl	801b724 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	881b      	ldrh	r3, [r3, #0]
 800f212:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f216:	d906      	bls.n	800f226 <plug_holes+0x66>
 800f218:	4b32      	ldr	r3, [pc, #200]	; (800f2e4 <plug_holes+0x124>)
 800f21a:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f21e:	4937      	ldr	r1, [pc, #220]	; (800f2fc <plug_holes+0x13c>)
 800f220:	4832      	ldr	r0, [pc, #200]	; (800f2ec <plug_holes+0x12c>)
 800f222:	f00c fa7f 	bl	801b724 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	881b      	ldrh	r3, [r3, #0]
 800f22a:	4618      	mov	r0, r3
 800f22c:	f7ff ffa4 	bl	800f178 <ptr_to_mem>
 800f230:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	429a      	cmp	r2, r3
 800f238:	d024      	beq.n	800f284 <plug_holes+0xc4>
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	791b      	ldrb	r3, [r3, #4]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d120      	bne.n	800f284 <plug_holes+0xc4>
 800f242:	4b2b      	ldr	r3, [pc, #172]	; (800f2f0 <plug_holes+0x130>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	68fa      	ldr	r2, [r7, #12]
 800f248:	429a      	cmp	r2, r3
 800f24a:	d01b      	beq.n	800f284 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f24c:	4b2c      	ldr	r3, [pc, #176]	; (800f300 <plug_holes+0x140>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	68fa      	ldr	r2, [r7, #12]
 800f252:	429a      	cmp	r2, r3
 800f254:	d102      	bne.n	800f25c <plug_holes+0x9c>
      lfree = mem;
 800f256:	4a2a      	ldr	r2, [pc, #168]	; (800f300 <plug_holes+0x140>)
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	881a      	ldrh	r2, [r3, #0]
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	881b      	ldrh	r3, [r3, #0]
 800f268:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f26c:	d00a      	beq.n	800f284 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	881b      	ldrh	r3, [r3, #0]
 800f272:	4618      	mov	r0, r3
 800f274:	f7ff ff80 	bl	800f178 <ptr_to_mem>
 800f278:	4604      	mov	r4, r0
 800f27a:	6878      	ldr	r0, [r7, #4]
 800f27c:	f7ff ff8e 	bl	800f19c <mem_to_ptr>
 800f280:	4603      	mov	r3, r0
 800f282:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	885b      	ldrh	r3, [r3, #2]
 800f288:	4618      	mov	r0, r3
 800f28a:	f7ff ff75 	bl	800f178 <ptr_to_mem>
 800f28e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f290:	68ba      	ldr	r2, [r7, #8]
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	429a      	cmp	r2, r3
 800f296:	d01f      	beq.n	800f2d8 <plug_holes+0x118>
 800f298:	68bb      	ldr	r3, [r7, #8]
 800f29a:	791b      	ldrb	r3, [r3, #4]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d11b      	bne.n	800f2d8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f2a0:	4b17      	ldr	r3, [pc, #92]	; (800f300 <plug_holes+0x140>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	687a      	ldr	r2, [r7, #4]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d102      	bne.n	800f2b0 <plug_holes+0xf0>
      lfree = pmem;
 800f2aa:	4a15      	ldr	r2, [pc, #84]	; (800f300 <plug_holes+0x140>)
 800f2ac:	68bb      	ldr	r3, [r7, #8]
 800f2ae:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	881a      	ldrh	r2, [r3, #0]
 800f2b4:	68bb      	ldr	r3, [r7, #8]
 800f2b6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	881b      	ldrh	r3, [r3, #0]
 800f2bc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f2c0:	d00a      	beq.n	800f2d8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	881b      	ldrh	r3, [r3, #0]
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f7ff ff56 	bl	800f178 <ptr_to_mem>
 800f2cc:	4604      	mov	r4, r0
 800f2ce:	68b8      	ldr	r0, [r7, #8]
 800f2d0:	f7ff ff64 	bl	800f19c <mem_to_ptr>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800f2d8:	bf00      	nop
 800f2da:	3714      	adds	r7, #20
 800f2dc:	46bd      	mov	sp, r7
 800f2de:	bd90      	pop	{r4, r7, pc}
 800f2e0:	200004dc 	.word	0x200004dc
 800f2e4:	08020ec4 	.word	0x08020ec4
 800f2e8:	08020ef4 	.word	0x08020ef4
 800f2ec:	08020f0c 	.word	0x08020f0c
 800f2f0:	200004e0 	.word	0x200004e0
 800f2f4:	08020f34 	.word	0x08020f34
 800f2f8:	08020f50 	.word	0x08020f50
 800f2fc:	08020f6c 	.word	0x08020f6c
 800f300:	200004e4 	.word	0x200004e4

0800f304 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f304:	b580      	push	{r7, lr}
 800f306:	b082      	sub	sp, #8
 800f308:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f30a:	4b18      	ldr	r3, [pc, #96]	; (800f36c <mem_init+0x68>)
 800f30c:	3303      	adds	r3, #3
 800f30e:	f023 0303 	bic.w	r3, r3, #3
 800f312:	461a      	mov	r2, r3
 800f314:	4b16      	ldr	r3, [pc, #88]	; (800f370 <mem_init+0x6c>)
 800f316:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f318:	4b15      	ldr	r3, [pc, #84]	; (800f370 <mem_init+0x6c>)
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f324:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	2200      	movs	r2, #0
 800f32a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2200      	movs	r2, #0
 800f330:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f332:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800f336:	f7ff ff1f 	bl	800f178 <ptr_to_mem>
 800f33a:	4603      	mov	r3, r0
 800f33c:	4a0d      	ldr	r2, [pc, #52]	; (800f374 <mem_init+0x70>)
 800f33e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f340:	4b0c      	ldr	r3, [pc, #48]	; (800f374 <mem_init+0x70>)
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	2201      	movs	r2, #1
 800f346:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f348:	4b0a      	ldr	r3, [pc, #40]	; (800f374 <mem_init+0x70>)
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f350:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f352:	4b08      	ldr	r3, [pc, #32]	; (800f374 <mem_init+0x70>)
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f35a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f35c:	4b04      	ldr	r3, [pc, #16]	; (800f370 <mem_init+0x6c>)
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	4a05      	ldr	r2, [pc, #20]	; (800f378 <mem_init+0x74>)
 800f362:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f364:	bf00      	nop
 800f366:	3708      	adds	r7, #8
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	20004738 	.word	0x20004738
 800f370:	200004dc 	.word	0x200004dc
 800f374:	200004e0 	.word	0x200004e0
 800f378:	200004e4 	.word	0x200004e4

0800f37c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b086      	sub	sp, #24
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	f7ff ff09 	bl	800f19c <mem_to_ptr>
 800f38a:	4603      	mov	r3, r0
 800f38c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	881b      	ldrh	r3, [r3, #0]
 800f392:	4618      	mov	r0, r3
 800f394:	f7ff fef0 	bl	800f178 <ptr_to_mem>
 800f398:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	885b      	ldrh	r3, [r3, #2]
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f7ff feea 	bl	800f178 <ptr_to_mem>
 800f3a4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	881b      	ldrh	r3, [r3, #0]
 800f3aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f3ae:	d818      	bhi.n	800f3e2 <mem_link_valid+0x66>
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	885b      	ldrh	r3, [r3, #2]
 800f3b4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f3b8:	d813      	bhi.n	800f3e2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f3be:	8afa      	ldrh	r2, [r7, #22]
 800f3c0:	429a      	cmp	r2, r3
 800f3c2:	d004      	beq.n	800f3ce <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	881b      	ldrh	r3, [r3, #0]
 800f3c8:	8afa      	ldrh	r2, [r7, #22]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d109      	bne.n	800f3e2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f3ce:	4b08      	ldr	r3, [pc, #32]	; (800f3f0 <mem_link_valid+0x74>)
 800f3d0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f3d2:	693a      	ldr	r2, [r7, #16]
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d006      	beq.n	800f3e6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f3d8:	693b      	ldr	r3, [r7, #16]
 800f3da:	885b      	ldrh	r3, [r3, #2]
 800f3dc:	8afa      	ldrh	r2, [r7, #22]
 800f3de:	429a      	cmp	r2, r3
 800f3e0:	d001      	beq.n	800f3e6 <mem_link_valid+0x6a>
    return 0;
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	e000      	b.n	800f3e8 <mem_link_valid+0x6c>
  }
  return 1;
 800f3e6:	2301      	movs	r3, #1
}
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	3718      	adds	r7, #24
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}
 800f3f0:	200004e0 	.word	0x200004e0

0800f3f4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b084      	sub	sp, #16
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d04c      	beq.n	800f49c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f003 0303 	and.w	r3, r3, #3
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d007      	beq.n	800f41c <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f40c:	4b25      	ldr	r3, [pc, #148]	; (800f4a4 <mem_free+0xb0>)
 800f40e:	f240 2273 	movw	r2, #627	; 0x273
 800f412:	4925      	ldr	r1, [pc, #148]	; (800f4a8 <mem_free+0xb4>)
 800f414:	4825      	ldr	r0, [pc, #148]	; (800f4ac <mem_free+0xb8>)
 800f416:	f00c f985 	bl	801b724 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f41a:	e040      	b.n	800f49e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	3b08      	subs	r3, #8
 800f420:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f422:	4b23      	ldr	r3, [pc, #140]	; (800f4b0 <mem_free+0xbc>)
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	68fa      	ldr	r2, [r7, #12]
 800f428:	429a      	cmp	r2, r3
 800f42a:	d306      	bcc.n	800f43a <mem_free+0x46>
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f103 020c 	add.w	r2, r3, #12
 800f432:	4b20      	ldr	r3, [pc, #128]	; (800f4b4 <mem_free+0xc0>)
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	429a      	cmp	r2, r3
 800f438:	d907      	bls.n	800f44a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f43a:	4b1a      	ldr	r3, [pc, #104]	; (800f4a4 <mem_free+0xb0>)
 800f43c:	f240 227f 	movw	r2, #639	; 0x27f
 800f440:	491d      	ldr	r1, [pc, #116]	; (800f4b8 <mem_free+0xc4>)
 800f442:	481a      	ldr	r0, [pc, #104]	; (800f4ac <mem_free+0xb8>)
 800f444:	f00c f96e 	bl	801b724 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f448:	e029      	b.n	800f49e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	791b      	ldrb	r3, [r3, #4]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d107      	bne.n	800f462 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f452:	4b14      	ldr	r3, [pc, #80]	; (800f4a4 <mem_free+0xb0>)
 800f454:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f458:	4918      	ldr	r1, [pc, #96]	; (800f4bc <mem_free+0xc8>)
 800f45a:	4814      	ldr	r0, [pc, #80]	; (800f4ac <mem_free+0xb8>)
 800f45c:	f00c f962 	bl	801b724 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f460:	e01d      	b.n	800f49e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800f462:	68f8      	ldr	r0, [r7, #12]
 800f464:	f7ff ff8a 	bl	800f37c <mem_link_valid>
 800f468:	4603      	mov	r3, r0
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d107      	bne.n	800f47e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f46e:	4b0d      	ldr	r3, [pc, #52]	; (800f4a4 <mem_free+0xb0>)
 800f470:	f240 2295 	movw	r2, #661	; 0x295
 800f474:	4912      	ldr	r1, [pc, #72]	; (800f4c0 <mem_free+0xcc>)
 800f476:	480d      	ldr	r0, [pc, #52]	; (800f4ac <mem_free+0xb8>)
 800f478:	f00c f954 	bl	801b724 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f47c:	e00f      	b.n	800f49e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2200      	movs	r2, #0
 800f482:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f484:	4b0f      	ldr	r3, [pc, #60]	; (800f4c4 <mem_free+0xd0>)
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	68fa      	ldr	r2, [r7, #12]
 800f48a:	429a      	cmp	r2, r3
 800f48c:	d202      	bcs.n	800f494 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f48e:	4a0d      	ldr	r2, [pc, #52]	; (800f4c4 <mem_free+0xd0>)
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f494:	68f8      	ldr	r0, [r7, #12]
 800f496:	f7ff fe93 	bl	800f1c0 <plug_holes>
 800f49a:	e000      	b.n	800f49e <mem_free+0xaa>
    return;
 800f49c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f49e:	3710      	adds	r7, #16
 800f4a0:	46bd      	mov	sp, r7
 800f4a2:	bd80      	pop	{r7, pc}
 800f4a4:	08020ec4 	.word	0x08020ec4
 800f4a8:	08020f98 	.word	0x08020f98
 800f4ac:	08020f0c 	.word	0x08020f0c
 800f4b0:	200004dc 	.word	0x200004dc
 800f4b4:	200004e0 	.word	0x200004e0
 800f4b8:	08020fbc 	.word	0x08020fbc
 800f4bc:	08020fd8 	.word	0x08020fd8
 800f4c0:	08021000 	.word	0x08021000
 800f4c4:	200004e4 	.word	0x200004e4

0800f4c8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b088      	sub	sp, #32
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f4d4:	887b      	ldrh	r3, [r7, #2]
 800f4d6:	3303      	adds	r3, #3
 800f4d8:	b29b      	uxth	r3, r3
 800f4da:	f023 0303 	bic.w	r3, r3, #3
 800f4de:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800f4e0:	8bfb      	ldrh	r3, [r7, #30]
 800f4e2:	2b0b      	cmp	r3, #11
 800f4e4:	d801      	bhi.n	800f4ea <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f4e6:	230c      	movs	r3, #12
 800f4e8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f4ea:	8bfb      	ldrh	r3, [r7, #30]
 800f4ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f4f0:	d803      	bhi.n	800f4fa <mem_trim+0x32>
 800f4f2:	8bfa      	ldrh	r2, [r7, #30]
 800f4f4:	887b      	ldrh	r3, [r7, #2]
 800f4f6:	429a      	cmp	r2, r3
 800f4f8:	d201      	bcs.n	800f4fe <mem_trim+0x36>
    return NULL;
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	e0cc      	b.n	800f698 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f4fe:	4b68      	ldr	r3, [pc, #416]	; (800f6a0 <mem_trim+0x1d8>)
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	687a      	ldr	r2, [r7, #4]
 800f504:	429a      	cmp	r2, r3
 800f506:	d304      	bcc.n	800f512 <mem_trim+0x4a>
 800f508:	4b66      	ldr	r3, [pc, #408]	; (800f6a4 <mem_trim+0x1dc>)
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	429a      	cmp	r2, r3
 800f510:	d306      	bcc.n	800f520 <mem_trim+0x58>
 800f512:	4b65      	ldr	r3, [pc, #404]	; (800f6a8 <mem_trim+0x1e0>)
 800f514:	f240 22d1 	movw	r2, #721	; 0x2d1
 800f518:	4964      	ldr	r1, [pc, #400]	; (800f6ac <mem_trim+0x1e4>)
 800f51a:	4865      	ldr	r0, [pc, #404]	; (800f6b0 <mem_trim+0x1e8>)
 800f51c:	f00c f902 	bl	801b724 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f520:	4b5f      	ldr	r3, [pc, #380]	; (800f6a0 <mem_trim+0x1d8>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	687a      	ldr	r2, [r7, #4]
 800f526:	429a      	cmp	r2, r3
 800f528:	d304      	bcc.n	800f534 <mem_trim+0x6c>
 800f52a:	4b5e      	ldr	r3, [pc, #376]	; (800f6a4 <mem_trim+0x1dc>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	687a      	ldr	r2, [r7, #4]
 800f530:	429a      	cmp	r2, r3
 800f532:	d301      	bcc.n	800f538 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	e0af      	b.n	800f698 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	3b08      	subs	r3, #8
 800f53c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f53e:	69b8      	ldr	r0, [r7, #24]
 800f540:	f7ff fe2c 	bl	800f19c <mem_to_ptr>
 800f544:	4603      	mov	r3, r0
 800f546:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f548:	69bb      	ldr	r3, [r7, #24]
 800f54a:	881a      	ldrh	r2, [r3, #0]
 800f54c:	8afb      	ldrh	r3, [r7, #22]
 800f54e:	1ad3      	subs	r3, r2, r3
 800f550:	b29b      	uxth	r3, r3
 800f552:	3b08      	subs	r3, #8
 800f554:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f556:	8bfa      	ldrh	r2, [r7, #30]
 800f558:	8abb      	ldrh	r3, [r7, #20]
 800f55a:	429a      	cmp	r2, r3
 800f55c:	d906      	bls.n	800f56c <mem_trim+0xa4>
 800f55e:	4b52      	ldr	r3, [pc, #328]	; (800f6a8 <mem_trim+0x1e0>)
 800f560:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800f564:	4953      	ldr	r1, [pc, #332]	; (800f6b4 <mem_trim+0x1ec>)
 800f566:	4852      	ldr	r0, [pc, #328]	; (800f6b0 <mem_trim+0x1e8>)
 800f568:	f00c f8dc 	bl	801b724 <iprintf>
  if (newsize > size) {
 800f56c:	8bfa      	ldrh	r2, [r7, #30]
 800f56e:	8abb      	ldrh	r3, [r7, #20]
 800f570:	429a      	cmp	r2, r3
 800f572:	d901      	bls.n	800f578 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800f574:	2300      	movs	r3, #0
 800f576:	e08f      	b.n	800f698 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800f578:	8bfa      	ldrh	r2, [r7, #30]
 800f57a:	8abb      	ldrh	r3, [r7, #20]
 800f57c:	429a      	cmp	r2, r3
 800f57e:	d101      	bne.n	800f584 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	e089      	b.n	800f698 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800f584:	69bb      	ldr	r3, [r7, #24]
 800f586:	881b      	ldrh	r3, [r3, #0]
 800f588:	4618      	mov	r0, r3
 800f58a:	f7ff fdf5 	bl	800f178 <ptr_to_mem>
 800f58e:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	791b      	ldrb	r3, [r3, #4]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d13f      	bne.n	800f618 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f598:	69bb      	ldr	r3, [r7, #24]
 800f59a:	881b      	ldrh	r3, [r3, #0]
 800f59c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f5a0:	d106      	bne.n	800f5b0 <mem_trim+0xe8>
 800f5a2:	4b41      	ldr	r3, [pc, #260]	; (800f6a8 <mem_trim+0x1e0>)
 800f5a4:	f240 22f5 	movw	r2, #757	; 0x2f5
 800f5a8:	4943      	ldr	r1, [pc, #268]	; (800f6b8 <mem_trim+0x1f0>)
 800f5aa:	4841      	ldr	r0, [pc, #260]	; (800f6b0 <mem_trim+0x1e8>)
 800f5ac:	f00c f8ba 	bl	801b724 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f5b0:	693b      	ldr	r3, [r7, #16]
 800f5b2:	881b      	ldrh	r3, [r3, #0]
 800f5b4:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f5b6:	8afa      	ldrh	r2, [r7, #22]
 800f5b8:	8bfb      	ldrh	r3, [r7, #30]
 800f5ba:	4413      	add	r3, r2
 800f5bc:	b29b      	uxth	r3, r3
 800f5be:	3308      	adds	r3, #8
 800f5c0:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800f5c2:	4b3e      	ldr	r3, [pc, #248]	; (800f6bc <mem_trim+0x1f4>)
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	693a      	ldr	r2, [r7, #16]
 800f5c8:	429a      	cmp	r2, r3
 800f5ca:	d106      	bne.n	800f5da <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800f5cc:	89fb      	ldrh	r3, [r7, #14]
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f7ff fdd2 	bl	800f178 <ptr_to_mem>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	4a39      	ldr	r2, [pc, #228]	; (800f6bc <mem_trim+0x1f4>)
 800f5d8:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f5da:	89fb      	ldrh	r3, [r7, #14]
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f7ff fdcb 	bl	800f178 <ptr_to_mem>
 800f5e2:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f5ea:	693b      	ldr	r3, [r7, #16]
 800f5ec:	89ba      	ldrh	r2, [r7, #12]
 800f5ee:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f5f0:	693b      	ldr	r3, [r7, #16]
 800f5f2:	8afa      	ldrh	r2, [r7, #22]
 800f5f4:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f5f6:	69bb      	ldr	r3, [r7, #24]
 800f5f8:	89fa      	ldrh	r2, [r7, #14]
 800f5fa:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f5fc:	693b      	ldr	r3, [r7, #16]
 800f5fe:	881b      	ldrh	r3, [r3, #0]
 800f600:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f604:	d047      	beq.n	800f696 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f606:	693b      	ldr	r3, [r7, #16]
 800f608:	881b      	ldrh	r3, [r3, #0]
 800f60a:	4618      	mov	r0, r3
 800f60c:	f7ff fdb4 	bl	800f178 <ptr_to_mem>
 800f610:	4602      	mov	r2, r0
 800f612:	89fb      	ldrh	r3, [r7, #14]
 800f614:	8053      	strh	r3, [r2, #2]
 800f616:	e03e      	b.n	800f696 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f618:	8bfb      	ldrh	r3, [r7, #30]
 800f61a:	f103 0214 	add.w	r2, r3, #20
 800f61e:	8abb      	ldrh	r3, [r7, #20]
 800f620:	429a      	cmp	r2, r3
 800f622:	d838      	bhi.n	800f696 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f624:	8afa      	ldrh	r2, [r7, #22]
 800f626:	8bfb      	ldrh	r3, [r7, #30]
 800f628:	4413      	add	r3, r2
 800f62a:	b29b      	uxth	r3, r3
 800f62c:	3308      	adds	r3, #8
 800f62e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f630:	69bb      	ldr	r3, [r7, #24]
 800f632:	881b      	ldrh	r3, [r3, #0]
 800f634:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f638:	d106      	bne.n	800f648 <mem_trim+0x180>
 800f63a:	4b1b      	ldr	r3, [pc, #108]	; (800f6a8 <mem_trim+0x1e0>)
 800f63c:	f240 3216 	movw	r2, #790	; 0x316
 800f640:	491d      	ldr	r1, [pc, #116]	; (800f6b8 <mem_trim+0x1f0>)
 800f642:	481b      	ldr	r0, [pc, #108]	; (800f6b0 <mem_trim+0x1e8>)
 800f644:	f00c f86e 	bl	801b724 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f648:	89fb      	ldrh	r3, [r7, #14]
 800f64a:	4618      	mov	r0, r3
 800f64c:	f7ff fd94 	bl	800f178 <ptr_to_mem>
 800f650:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f652:	4b1a      	ldr	r3, [pc, #104]	; (800f6bc <mem_trim+0x1f4>)
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	693a      	ldr	r2, [r7, #16]
 800f658:	429a      	cmp	r2, r3
 800f65a:	d202      	bcs.n	800f662 <mem_trim+0x19a>
      lfree = mem2;
 800f65c:	4a17      	ldr	r2, [pc, #92]	; (800f6bc <mem_trim+0x1f4>)
 800f65e:	693b      	ldr	r3, [r7, #16]
 800f660:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	2200      	movs	r2, #0
 800f666:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f668:	69bb      	ldr	r3, [r7, #24]
 800f66a:	881a      	ldrh	r2, [r3, #0]
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f670:	693b      	ldr	r3, [r7, #16]
 800f672:	8afa      	ldrh	r2, [r7, #22]
 800f674:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f676:	69bb      	ldr	r3, [r7, #24]
 800f678:	89fa      	ldrh	r2, [r7, #14]
 800f67a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f67c:	693b      	ldr	r3, [r7, #16]
 800f67e:	881b      	ldrh	r3, [r3, #0]
 800f680:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f684:	d007      	beq.n	800f696 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f686:	693b      	ldr	r3, [r7, #16]
 800f688:	881b      	ldrh	r3, [r3, #0]
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7ff fd74 	bl	800f178 <ptr_to_mem>
 800f690:	4602      	mov	r2, r0
 800f692:	89fb      	ldrh	r3, [r7, #14]
 800f694:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f696:	687b      	ldr	r3, [r7, #4]
}
 800f698:	4618      	mov	r0, r3
 800f69a:	3720      	adds	r7, #32
 800f69c:	46bd      	mov	sp, r7
 800f69e:	bd80      	pop	{r7, pc}
 800f6a0:	200004dc 	.word	0x200004dc
 800f6a4:	200004e0 	.word	0x200004e0
 800f6a8:	08020ec4 	.word	0x08020ec4
 800f6ac:	08021034 	.word	0x08021034
 800f6b0:	08020f0c 	.word	0x08020f0c
 800f6b4:	0802104c 	.word	0x0802104c
 800f6b8:	0802106c 	.word	0x0802106c
 800f6bc:	200004e4 	.word	0x200004e4

0800f6c0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b088      	sub	sp, #32
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f6ca:	88fb      	ldrh	r3, [r7, #6]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d101      	bne.n	800f6d4 <mem_malloc+0x14>
    return NULL;
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	e0d9      	b.n	800f888 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f6d4:	88fb      	ldrh	r3, [r7, #6]
 800f6d6:	3303      	adds	r3, #3
 800f6d8:	b29b      	uxth	r3, r3
 800f6da:	f023 0303 	bic.w	r3, r3, #3
 800f6de:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f6e0:	8bbb      	ldrh	r3, [r7, #28]
 800f6e2:	2b0b      	cmp	r3, #11
 800f6e4:	d801      	bhi.n	800f6ea <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f6e6:	230c      	movs	r3, #12
 800f6e8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f6ea:	8bbb      	ldrh	r3, [r7, #28]
 800f6ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f6f0:	d803      	bhi.n	800f6fa <mem_malloc+0x3a>
 800f6f2:	8bba      	ldrh	r2, [r7, #28]
 800f6f4:	88fb      	ldrh	r3, [r7, #6]
 800f6f6:	429a      	cmp	r2, r3
 800f6f8:	d201      	bcs.n	800f6fe <mem_malloc+0x3e>
    return NULL;
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	e0c4      	b.n	800f888 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f6fe:	4b64      	ldr	r3, [pc, #400]	; (800f890 <mem_malloc+0x1d0>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	4618      	mov	r0, r3
 800f704:	f7ff fd4a 	bl	800f19c <mem_to_ptr>
 800f708:	4603      	mov	r3, r0
 800f70a:	83fb      	strh	r3, [r7, #30]
 800f70c:	e0b4      	b.n	800f878 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f70e:	8bfb      	ldrh	r3, [r7, #30]
 800f710:	4618      	mov	r0, r3
 800f712:	f7ff fd31 	bl	800f178 <ptr_to_mem>
 800f716:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f718:	697b      	ldr	r3, [r7, #20]
 800f71a:	791b      	ldrb	r3, [r3, #4]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	f040 80a4 	bne.w	800f86a <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f722:	697b      	ldr	r3, [r7, #20]
 800f724:	881b      	ldrh	r3, [r3, #0]
 800f726:	461a      	mov	r2, r3
 800f728:	8bfb      	ldrh	r3, [r7, #30]
 800f72a:	1ad3      	subs	r3, r2, r3
 800f72c:	f1a3 0208 	sub.w	r2, r3, #8
 800f730:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f732:	429a      	cmp	r2, r3
 800f734:	f0c0 8099 	bcc.w	800f86a <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	881b      	ldrh	r3, [r3, #0]
 800f73c:	461a      	mov	r2, r3
 800f73e:	8bfb      	ldrh	r3, [r7, #30]
 800f740:	1ad3      	subs	r3, r2, r3
 800f742:	f1a3 0208 	sub.w	r2, r3, #8
 800f746:	8bbb      	ldrh	r3, [r7, #28]
 800f748:	3314      	adds	r3, #20
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d333      	bcc.n	800f7b6 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f74e:	8bfa      	ldrh	r2, [r7, #30]
 800f750:	8bbb      	ldrh	r3, [r7, #28]
 800f752:	4413      	add	r3, r2
 800f754:	b29b      	uxth	r3, r3
 800f756:	3308      	adds	r3, #8
 800f758:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f75a:	8a7b      	ldrh	r3, [r7, #18]
 800f75c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f760:	d106      	bne.n	800f770 <mem_malloc+0xb0>
 800f762:	4b4c      	ldr	r3, [pc, #304]	; (800f894 <mem_malloc+0x1d4>)
 800f764:	f240 3287 	movw	r2, #903	; 0x387
 800f768:	494b      	ldr	r1, [pc, #300]	; (800f898 <mem_malloc+0x1d8>)
 800f76a:	484c      	ldr	r0, [pc, #304]	; (800f89c <mem_malloc+0x1dc>)
 800f76c:	f00b ffda 	bl	801b724 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f770:	8a7b      	ldrh	r3, [r7, #18]
 800f772:	4618      	mov	r0, r3
 800f774:	f7ff fd00 	bl	800f178 <ptr_to_mem>
 800f778:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	2200      	movs	r2, #0
 800f77e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f780:	697b      	ldr	r3, [r7, #20]
 800f782:	881a      	ldrh	r2, [r3, #0]
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	8bfa      	ldrh	r2, [r7, #30]
 800f78c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f78e:	697b      	ldr	r3, [r7, #20]
 800f790:	8a7a      	ldrh	r2, [r7, #18]
 800f792:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	2201      	movs	r2, #1
 800f798:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	881b      	ldrh	r3, [r3, #0]
 800f79e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f7a2:	d00b      	beq.n	800f7bc <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	881b      	ldrh	r3, [r3, #0]
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	f7ff fce5 	bl	800f178 <ptr_to_mem>
 800f7ae:	4602      	mov	r2, r0
 800f7b0:	8a7b      	ldrh	r3, [r7, #18]
 800f7b2:	8053      	strh	r3, [r2, #2]
 800f7b4:	e002      	b.n	800f7bc <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	2201      	movs	r2, #1
 800f7ba:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f7bc:	4b34      	ldr	r3, [pc, #208]	; (800f890 <mem_malloc+0x1d0>)
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	697a      	ldr	r2, [r7, #20]
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d127      	bne.n	800f816 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800f7c6:	4b32      	ldr	r3, [pc, #200]	; (800f890 <mem_malloc+0x1d0>)
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f7cc:	e005      	b.n	800f7da <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f7ce:	69bb      	ldr	r3, [r7, #24]
 800f7d0:	881b      	ldrh	r3, [r3, #0]
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f7ff fcd0 	bl	800f178 <ptr_to_mem>
 800f7d8:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f7da:	69bb      	ldr	r3, [r7, #24]
 800f7dc:	791b      	ldrb	r3, [r3, #4]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d004      	beq.n	800f7ec <mem_malloc+0x12c>
 800f7e2:	4b2f      	ldr	r3, [pc, #188]	; (800f8a0 <mem_malloc+0x1e0>)
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	69ba      	ldr	r2, [r7, #24]
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	d1f0      	bne.n	800f7ce <mem_malloc+0x10e>
          }
          lfree = cur;
 800f7ec:	4a28      	ldr	r2, [pc, #160]	; (800f890 <mem_malloc+0x1d0>)
 800f7ee:	69bb      	ldr	r3, [r7, #24]
 800f7f0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f7f2:	4b27      	ldr	r3, [pc, #156]	; (800f890 <mem_malloc+0x1d0>)
 800f7f4:	681a      	ldr	r2, [r3, #0]
 800f7f6:	4b2a      	ldr	r3, [pc, #168]	; (800f8a0 <mem_malloc+0x1e0>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	429a      	cmp	r2, r3
 800f7fc:	d00b      	beq.n	800f816 <mem_malloc+0x156>
 800f7fe:	4b24      	ldr	r3, [pc, #144]	; (800f890 <mem_malloc+0x1d0>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	791b      	ldrb	r3, [r3, #4]
 800f804:	2b00      	cmp	r3, #0
 800f806:	d006      	beq.n	800f816 <mem_malloc+0x156>
 800f808:	4b22      	ldr	r3, [pc, #136]	; (800f894 <mem_malloc+0x1d4>)
 800f80a:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f80e:	4925      	ldr	r1, [pc, #148]	; (800f8a4 <mem_malloc+0x1e4>)
 800f810:	4822      	ldr	r0, [pc, #136]	; (800f89c <mem_malloc+0x1dc>)
 800f812:	f00b ff87 	bl	801b724 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f816:	8bba      	ldrh	r2, [r7, #28]
 800f818:	697b      	ldr	r3, [r7, #20]
 800f81a:	4413      	add	r3, r2
 800f81c:	3308      	adds	r3, #8
 800f81e:	4a20      	ldr	r2, [pc, #128]	; (800f8a0 <mem_malloc+0x1e0>)
 800f820:	6812      	ldr	r2, [r2, #0]
 800f822:	4293      	cmp	r3, r2
 800f824:	d906      	bls.n	800f834 <mem_malloc+0x174>
 800f826:	4b1b      	ldr	r3, [pc, #108]	; (800f894 <mem_malloc+0x1d4>)
 800f828:	f240 32b9 	movw	r2, #953	; 0x3b9
 800f82c:	491e      	ldr	r1, [pc, #120]	; (800f8a8 <mem_malloc+0x1e8>)
 800f82e:	481b      	ldr	r0, [pc, #108]	; (800f89c <mem_malloc+0x1dc>)
 800f830:	f00b ff78 	bl	801b724 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	f003 0303 	and.w	r3, r3, #3
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d006      	beq.n	800f84c <mem_malloc+0x18c>
 800f83e:	4b15      	ldr	r3, [pc, #84]	; (800f894 <mem_malloc+0x1d4>)
 800f840:	f240 32bb 	movw	r2, #955	; 0x3bb
 800f844:	4919      	ldr	r1, [pc, #100]	; (800f8ac <mem_malloc+0x1ec>)
 800f846:	4815      	ldr	r0, [pc, #84]	; (800f89c <mem_malloc+0x1dc>)
 800f848:	f00b ff6c 	bl	801b724 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	f003 0303 	and.w	r3, r3, #3
 800f852:	2b00      	cmp	r3, #0
 800f854:	d006      	beq.n	800f864 <mem_malloc+0x1a4>
 800f856:	4b0f      	ldr	r3, [pc, #60]	; (800f894 <mem_malloc+0x1d4>)
 800f858:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f85c:	4914      	ldr	r1, [pc, #80]	; (800f8b0 <mem_malloc+0x1f0>)
 800f85e:	480f      	ldr	r0, [pc, #60]	; (800f89c <mem_malloc+0x1dc>)
 800f860:	f00b ff60 	bl	801b724 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f864:	697b      	ldr	r3, [r7, #20]
 800f866:	3308      	adds	r3, #8
 800f868:	e00e      	b.n	800f888 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800f86a:	8bfb      	ldrh	r3, [r7, #30]
 800f86c:	4618      	mov	r0, r3
 800f86e:	f7ff fc83 	bl	800f178 <ptr_to_mem>
 800f872:	4603      	mov	r3, r0
 800f874:	881b      	ldrh	r3, [r3, #0]
 800f876:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f878:	8bfa      	ldrh	r2, [r7, #30]
 800f87a:	8bbb      	ldrh	r3, [r7, #28]
 800f87c:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f880:	429a      	cmp	r2, r3
 800f882:	f4ff af44 	bcc.w	800f70e <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f886:	2300      	movs	r3, #0
}
 800f888:	4618      	mov	r0, r3
 800f88a:	3720      	adds	r7, #32
 800f88c:	46bd      	mov	sp, r7
 800f88e:	bd80      	pop	{r7, pc}
 800f890:	200004e4 	.word	0x200004e4
 800f894:	08020ec4 	.word	0x08020ec4
 800f898:	0802106c 	.word	0x0802106c
 800f89c:	08020f0c 	.word	0x08020f0c
 800f8a0:	200004e0 	.word	0x200004e0
 800f8a4:	08021080 	.word	0x08021080
 800f8a8:	0802109c 	.word	0x0802109c
 800f8ac:	080210cc 	.word	0x080210cc
 800f8b0:	080210fc 	.word	0x080210fc

0800f8b4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b085      	sub	sp, #20
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	689b      	ldr	r3, [r3, #8]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	685b      	ldr	r3, [r3, #4]
 800f8c8:	3303      	adds	r3, #3
 800f8ca:	f023 0303 	bic.w	r3, r3, #3
 800f8ce:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	60fb      	str	r3, [r7, #12]
 800f8d4:	e011      	b.n	800f8fa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	689b      	ldr	r3, [r3, #8]
 800f8da:	681a      	ldr	r2, [r3, #0]
 800f8dc:	68bb      	ldr	r3, [r7, #8]
 800f8de:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	689b      	ldr	r3, [r3, #8]
 800f8e4:	68ba      	ldr	r2, [r7, #8]
 800f8e6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	881b      	ldrh	r3, [r3, #0]
 800f8ec:	461a      	mov	r2, r3
 800f8ee:	68bb      	ldr	r3, [r7, #8]
 800f8f0:	4413      	add	r3, r2
 800f8f2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	3301      	adds	r3, #1
 800f8f8:	60fb      	str	r3, [r7, #12]
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	885b      	ldrh	r3, [r3, #2]
 800f8fe:	461a      	mov	r2, r3
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	4293      	cmp	r3, r2
 800f904:	dbe7      	blt.n	800f8d6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f906:	bf00      	nop
 800f908:	bf00      	nop
 800f90a:	3714      	adds	r7, #20
 800f90c:	46bd      	mov	sp, r7
 800f90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f912:	4770      	bx	lr

0800f914 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f914:	b580      	push	{r7, lr}
 800f916:	b082      	sub	sp, #8
 800f918:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f91a:	2300      	movs	r3, #0
 800f91c:	80fb      	strh	r3, [r7, #6]
 800f91e:	e009      	b.n	800f934 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f920:	88fb      	ldrh	r3, [r7, #6]
 800f922:	4a08      	ldr	r2, [pc, #32]	; (800f944 <memp_init+0x30>)
 800f924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f928:	4618      	mov	r0, r3
 800f92a:	f7ff ffc3 	bl	800f8b4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f92e:	88fb      	ldrh	r3, [r7, #6]
 800f930:	3301      	adds	r3, #1
 800f932:	80fb      	strh	r3, [r7, #6]
 800f934:	88fb      	ldrh	r3, [r7, #6]
 800f936:	2b08      	cmp	r3, #8
 800f938:	d9f2      	bls.n	800f920 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f93a:	bf00      	nop
 800f93c:	bf00      	nop
 800f93e:	3708      	adds	r7, #8
 800f940:	46bd      	mov	sp, r7
 800f942:	bd80      	pop	{r7, pc}
 800f944:	080241d4 	.word	0x080241d4

0800f948 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b084      	sub	sp, #16
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	689b      	ldr	r3, [r3, #8]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d012      	beq.n	800f984 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	689b      	ldr	r3, [r3, #8]
 800f962:	68fa      	ldr	r2, [r7, #12]
 800f964:	6812      	ldr	r2, [r2, #0]
 800f966:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	f003 0303 	and.w	r3, r3, #3
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d006      	beq.n	800f980 <do_memp_malloc_pool+0x38>
 800f972:	4b07      	ldr	r3, [pc, #28]	; (800f990 <do_memp_malloc_pool+0x48>)
 800f974:	f44f 728c 	mov.w	r2, #280	; 0x118
 800f978:	4906      	ldr	r1, [pc, #24]	; (800f994 <do_memp_malloc_pool+0x4c>)
 800f97a:	4807      	ldr	r0, [pc, #28]	; (800f998 <do_memp_malloc_pool+0x50>)
 800f97c:	f00b fed2 	bl	801b724 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	e000      	b.n	800f986 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800f984:	2300      	movs	r3, #0
}
 800f986:	4618      	mov	r0, r3
 800f988:	3710      	adds	r7, #16
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}
 800f98e:	bf00      	nop
 800f990:	08021120 	.word	0x08021120
 800f994:	08021150 	.word	0x08021150
 800f998:	08021174 	.word	0x08021174

0800f99c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800f99c:	b580      	push	{r7, lr}
 800f99e:	b084      	sub	sp, #16
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	4603      	mov	r3, r0
 800f9a4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f9a6:	79fb      	ldrb	r3, [r7, #7]
 800f9a8:	2b08      	cmp	r3, #8
 800f9aa:	d908      	bls.n	800f9be <memp_malloc+0x22>
 800f9ac:	4b0a      	ldr	r3, [pc, #40]	; (800f9d8 <memp_malloc+0x3c>)
 800f9ae:	f240 1257 	movw	r2, #343	; 0x157
 800f9b2:	490a      	ldr	r1, [pc, #40]	; (800f9dc <memp_malloc+0x40>)
 800f9b4:	480a      	ldr	r0, [pc, #40]	; (800f9e0 <memp_malloc+0x44>)
 800f9b6:	f00b feb5 	bl	801b724 <iprintf>
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	e008      	b.n	800f9d0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f9be:	79fb      	ldrb	r3, [r7, #7]
 800f9c0:	4a08      	ldr	r2, [pc, #32]	; (800f9e4 <memp_malloc+0x48>)
 800f9c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	f7ff ffbe 	bl	800f948 <do_memp_malloc_pool>
 800f9cc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
}
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	3710      	adds	r7, #16
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	bd80      	pop	{r7, pc}
 800f9d8:	08021120 	.word	0x08021120
 800f9dc:	080211b0 	.word	0x080211b0
 800f9e0:	08021174 	.word	0x08021174
 800f9e4:	080241d4 	.word	0x080241d4

0800f9e8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b084      	sub	sp, #16
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
 800f9f0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f9f2:	683b      	ldr	r3, [r7, #0]
 800f9f4:	f003 0303 	and.w	r3, r3, #3
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d006      	beq.n	800fa0a <do_memp_free_pool+0x22>
 800f9fc:	4b0a      	ldr	r3, [pc, #40]	; (800fa28 <do_memp_free_pool+0x40>)
 800f9fe:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fa02:	490a      	ldr	r1, [pc, #40]	; (800fa2c <do_memp_free_pool+0x44>)
 800fa04:	480a      	ldr	r0, [pc, #40]	; (800fa30 <do_memp_free_pool+0x48>)
 800fa06:	f00b fe8d 	bl	801b724 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	689b      	ldr	r3, [r3, #8]
 800fa12:	681a      	ldr	r2, [r3, #0]
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	689b      	ldr	r3, [r3, #8]
 800fa1c:	68fa      	ldr	r2, [r7, #12]
 800fa1e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800fa20:	bf00      	nop
 800fa22:	3710      	adds	r7, #16
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}
 800fa28:	08021120 	.word	0x08021120
 800fa2c:	080211d0 	.word	0x080211d0
 800fa30:	08021174 	.word	0x08021174

0800fa34 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b082      	sub	sp, #8
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	6039      	str	r1, [r7, #0]
 800fa3e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800fa40:	79fb      	ldrb	r3, [r7, #7]
 800fa42:	2b08      	cmp	r3, #8
 800fa44:	d907      	bls.n	800fa56 <memp_free+0x22>
 800fa46:	4b0c      	ldr	r3, [pc, #48]	; (800fa78 <memp_free+0x44>)
 800fa48:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800fa4c:	490b      	ldr	r1, [pc, #44]	; (800fa7c <memp_free+0x48>)
 800fa4e:	480c      	ldr	r0, [pc, #48]	; (800fa80 <memp_free+0x4c>)
 800fa50:	f00b fe68 	bl	801b724 <iprintf>
 800fa54:	e00c      	b.n	800fa70 <memp_free+0x3c>

  if (mem == NULL) {
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d008      	beq.n	800fa6e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fa5c:	79fb      	ldrb	r3, [r7, #7]
 800fa5e:	4a09      	ldr	r2, [pc, #36]	; (800fa84 <memp_free+0x50>)
 800fa60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa64:	6839      	ldr	r1, [r7, #0]
 800fa66:	4618      	mov	r0, r3
 800fa68:	f7ff ffbe 	bl	800f9e8 <do_memp_free_pool>
 800fa6c:	e000      	b.n	800fa70 <memp_free+0x3c>
    return;
 800fa6e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fa70:	3708      	adds	r7, #8
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	08021120 	.word	0x08021120
 800fa7c:	080211f0 	.word	0x080211f0
 800fa80:	08021174 	.word	0x08021174
 800fa84:	080241d4 	.word	0x080241d4

0800fa88 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fa88:	b480      	push	{r7}
 800fa8a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fa8c:	bf00      	nop
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa94:	4770      	bx	lr
	...

0800fa98 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b086      	sub	sp, #24
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	60f8      	str	r0, [r7, #12]
 800faa0:	60b9      	str	r1, [r7, #8]
 800faa2:	607a      	str	r2, [r7, #4]
 800faa4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d108      	bne.n	800fabe <netif_add+0x26>
 800faac:	4b5b      	ldr	r3, [pc, #364]	; (800fc1c <netif_add+0x184>)
 800faae:	f240 1227 	movw	r2, #295	; 0x127
 800fab2:	495b      	ldr	r1, [pc, #364]	; (800fc20 <netif_add+0x188>)
 800fab4:	485b      	ldr	r0, [pc, #364]	; (800fc24 <netif_add+0x18c>)
 800fab6:	f00b fe35 	bl	801b724 <iprintf>
 800faba:	2300      	movs	r3, #0
 800fabc:	e0a9      	b.n	800fc12 <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800fabe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d108      	bne.n	800fad6 <netif_add+0x3e>
 800fac4:	4b55      	ldr	r3, [pc, #340]	; (800fc1c <netif_add+0x184>)
 800fac6:	f44f 7294 	mov.w	r2, #296	; 0x128
 800faca:	4957      	ldr	r1, [pc, #348]	; (800fc28 <netif_add+0x190>)
 800facc:	4855      	ldr	r0, [pc, #340]	; (800fc24 <netif_add+0x18c>)
 800face:	f00b fe29 	bl	801b724 <iprintf>
 800fad2:	2300      	movs	r3, #0
 800fad4:	e09d      	b.n	800fc12 <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d101      	bne.n	800fae0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800fadc:	4b53      	ldr	r3, [pc, #332]	; (800fc2c <netif_add+0x194>)
 800fade:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d101      	bne.n	800faea <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800fae6:	4b51      	ldr	r3, [pc, #324]	; (800fc2c <netif_add+0x194>)
 800fae8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d101      	bne.n	800faf4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800faf0:	4b4e      	ldr	r3, [pc, #312]	; (800fc2c <netif_add+0x194>)
 800faf2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	2200      	movs	r2, #0
 800faf8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	2200      	movs	r2, #0
 800fafe:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	2200      	movs	r2, #0
 800fb04:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	4a49      	ldr	r2, [pc, #292]	; (800fc30 <netif_add+0x198>)
 800fb0a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	2200      	movs	r2, #0
 800fb10:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	2200      	movs	r2, #0
 800fb16:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	3324      	adds	r3, #36	; 0x24
 800fb1e:	2204      	movs	r2, #4
 800fb20:	2100      	movs	r1, #0
 800fb22:	4618      	mov	r0, r3
 800fb24:	f00b f8e2 	bl	801acec <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	6a3a      	ldr	r2, [r7, #32]
 800fb32:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fb34:	4b3f      	ldr	r3, [pc, #252]	; (800fc34 <netif_add+0x19c>)
 800fb36:	781a      	ldrb	r2, [r3, #0]
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fb42:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	687a      	ldr	r2, [r7, #4]
 800fb48:	68b9      	ldr	r1, [r7, #8]
 800fb4a:	68f8      	ldr	r0, [r7, #12]
 800fb4c:	f000 f914 	bl	800fd78 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fb50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb52:	68f8      	ldr	r0, [r7, #12]
 800fb54:	4798      	blx	r3
 800fb56:	4603      	mov	r3, r0
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d001      	beq.n	800fb60 <netif_add+0xc8>
    return NULL;
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	e058      	b.n	800fc12 <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fb66:	2bff      	cmp	r3, #255	; 0xff
 800fb68:	d103      	bne.n	800fb72 <netif_add+0xda>
        netif->num = 0;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 800fb72:	2300      	movs	r3, #0
 800fb74:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fb76:	4b30      	ldr	r3, [pc, #192]	; (800fc38 <netif_add+0x1a0>)
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	617b      	str	r3, [r7, #20]
 800fb7c:	e02b      	b.n	800fbd6 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fb7e:	697a      	ldr	r2, [r7, #20]
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	429a      	cmp	r2, r3
 800fb84:	d106      	bne.n	800fb94 <netif_add+0xfc>
 800fb86:	4b25      	ldr	r3, [pc, #148]	; (800fc1c <netif_add+0x184>)
 800fb88:	f240 128b 	movw	r2, #395	; 0x18b
 800fb8c:	492b      	ldr	r1, [pc, #172]	; (800fc3c <netif_add+0x1a4>)
 800fb8e:	4825      	ldr	r0, [pc, #148]	; (800fc24 <netif_add+0x18c>)
 800fb90:	f00b fdc8 	bl	801b724 <iprintf>
        num_netifs++;
 800fb94:	693b      	ldr	r3, [r7, #16]
 800fb96:	3301      	adds	r3, #1
 800fb98:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fb9a:	693b      	ldr	r3, [r7, #16]
 800fb9c:	2bff      	cmp	r3, #255	; 0xff
 800fb9e:	dd06      	ble.n	800fbae <netif_add+0x116>
 800fba0:	4b1e      	ldr	r3, [pc, #120]	; (800fc1c <netif_add+0x184>)
 800fba2:	f240 128d 	movw	r2, #397	; 0x18d
 800fba6:	4926      	ldr	r1, [pc, #152]	; (800fc40 <netif_add+0x1a8>)
 800fba8:	481e      	ldr	r0, [pc, #120]	; (800fc24 <netif_add+0x18c>)
 800fbaa:	f00b fdbb 	bl	801b724 <iprintf>
        if (netif2->num == netif->num) {
 800fbae:	697b      	ldr	r3, [r7, #20]
 800fbb0:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d108      	bne.n	800fbd0 <netif_add+0x138>
          netif->num++;
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fbc4:	3301      	adds	r3, #1
 800fbc6:	b2da      	uxtb	r2, r3
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 800fbce:	e005      	b.n	800fbdc <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	617b      	str	r3, [r7, #20]
 800fbd6:	697b      	ldr	r3, [r7, #20]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d1d0      	bne.n	800fb7e <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d1be      	bne.n	800fb60 <netif_add+0xc8>
  }
  if (netif->num == 254) {
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fbe8:	2bfe      	cmp	r3, #254	; 0xfe
 800fbea:	d103      	bne.n	800fbf4 <netif_add+0x15c>
    netif_num = 0;
 800fbec:	4b11      	ldr	r3, [pc, #68]	; (800fc34 <netif_add+0x19c>)
 800fbee:	2200      	movs	r2, #0
 800fbf0:	701a      	strb	r2, [r3, #0]
 800fbf2:	e006      	b.n	800fc02 <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fbfa:	3301      	adds	r3, #1
 800fbfc:	b2da      	uxtb	r2, r3
 800fbfe:	4b0d      	ldr	r3, [pc, #52]	; (800fc34 <netif_add+0x19c>)
 800fc00:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fc02:	4b0d      	ldr	r3, [pc, #52]	; (800fc38 <netif_add+0x1a0>)
 800fc04:	681a      	ldr	r2, [r3, #0]
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fc0a:	4a0b      	ldr	r2, [pc, #44]	; (800fc38 <netif_add+0x1a0>)
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800fc10:	68fb      	ldr	r3, [r7, #12]
}
 800fc12:	4618      	mov	r0, r3
 800fc14:	3718      	adds	r7, #24
 800fc16:	46bd      	mov	sp, r7
 800fc18:	bd80      	pop	{r7, pc}
 800fc1a:	bf00      	nop
 800fc1c:	0802120c 	.word	0x0802120c
 800fc20:	080212a0 	.word	0x080212a0
 800fc24:	0802125c 	.word	0x0802125c
 800fc28:	080212bc 	.word	0x080212bc
 800fc2c:	08024248 	.word	0x08024248
 800fc30:	0800ff8b 	.word	0x0800ff8b
 800fc34:	2000050c 	.word	0x2000050c
 800fc38:	20007834 	.word	0x20007834
 800fc3c:	080212e0 	.word	0x080212e0
 800fc40:	080212f4 	.word	0x080212f4

0800fc44 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
 800fc4c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800fc4e:	6839      	ldr	r1, [r7, #0]
 800fc50:	6878      	ldr	r0, [r7, #4]
 800fc52:	f002 facf 	bl	80121f4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800fc56:	6839      	ldr	r1, [r7, #0]
 800fc58:	6878      	ldr	r0, [r7, #4]
 800fc5a:	f006 fe6d 	bl	8016938 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800fc5e:	bf00      	nop
 800fc60:	3708      	adds	r7, #8
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
	...

0800fc68 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b086      	sub	sp, #24
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	60f8      	str	r0, [r7, #12]
 800fc70:	60b9      	str	r1, [r7, #8]
 800fc72:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800fc74:	68bb      	ldr	r3, [r7, #8]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d106      	bne.n	800fc88 <netif_do_set_ipaddr+0x20>
 800fc7a:	4b1d      	ldr	r3, [pc, #116]	; (800fcf0 <netif_do_set_ipaddr+0x88>)
 800fc7c:	f240 12cb 	movw	r2, #459	; 0x1cb
 800fc80:	491c      	ldr	r1, [pc, #112]	; (800fcf4 <netif_do_set_ipaddr+0x8c>)
 800fc82:	481d      	ldr	r0, [pc, #116]	; (800fcf8 <netif_do_set_ipaddr+0x90>)
 800fc84:	f00b fd4e 	bl	801b724 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d106      	bne.n	800fc9c <netif_do_set_ipaddr+0x34>
 800fc8e:	4b18      	ldr	r3, [pc, #96]	; (800fcf0 <netif_do_set_ipaddr+0x88>)
 800fc90:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800fc94:	4917      	ldr	r1, [pc, #92]	; (800fcf4 <netif_do_set_ipaddr+0x8c>)
 800fc96:	4818      	ldr	r0, [pc, #96]	; (800fcf8 <netif_do_set_ipaddr+0x90>)
 800fc98:	f00b fd44 	bl	801b724 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	681a      	ldr	r2, [r3, #0]
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	3304      	adds	r3, #4
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	429a      	cmp	r2, r3
 800fca8:	d01c      	beq.n	800fce4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800fcaa:	68bb      	ldr	r3, [r7, #8]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	3304      	adds	r3, #4
 800fcb4:	681a      	ldr	r2, [r3, #0]
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800fcba:	f107 0314 	add.w	r3, r7, #20
 800fcbe:	4619      	mov	r1, r3
 800fcc0:	6878      	ldr	r0, [r7, #4]
 800fcc2:	f7ff ffbf 	bl	800fc44 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d002      	beq.n	800fcd2 <netif_do_set_ipaddr+0x6a>
 800fccc:	68bb      	ldr	r3, [r7, #8]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	e000      	b.n	800fcd4 <netif_do_set_ipaddr+0x6c>
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	68fa      	ldr	r2, [r7, #12]
 800fcd6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fcd8:	2101      	movs	r1, #1
 800fcda:	68f8      	ldr	r0, [r7, #12]
 800fcdc:	f000 f8d2 	bl	800fe84 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800fce0:	2301      	movs	r3, #1
 800fce2:	e000      	b.n	800fce6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800fce4:	2300      	movs	r3, #0
}
 800fce6:	4618      	mov	r0, r3
 800fce8:	3718      	adds	r7, #24
 800fcea:	46bd      	mov	sp, r7
 800fcec:	bd80      	pop	{r7, pc}
 800fcee:	bf00      	nop
 800fcf0:	0802120c 	.word	0x0802120c
 800fcf4:	08021324 	.word	0x08021324
 800fcf8:	0802125c 	.word	0x0802125c

0800fcfc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800fcfc:	b480      	push	{r7}
 800fcfe:	b085      	sub	sp, #20
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	60f8      	str	r0, [r7, #12]
 800fd04:	60b9      	str	r1, [r7, #8]
 800fd06:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800fd08:	68bb      	ldr	r3, [r7, #8]
 800fd0a:	681a      	ldr	r2, [r3, #0]
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	3308      	adds	r3, #8
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	429a      	cmp	r2, r3
 800fd14:	d00a      	beq.n	800fd2c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fd16:	68bb      	ldr	r3, [r7, #8]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d002      	beq.n	800fd22 <netif_do_set_netmask+0x26>
 800fd1c:	68bb      	ldr	r3, [r7, #8]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	e000      	b.n	800fd24 <netif_do_set_netmask+0x28>
 800fd22:	2300      	movs	r3, #0
 800fd24:	68fa      	ldr	r2, [r7, #12]
 800fd26:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e000      	b.n	800fd2e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800fd2c:	2300      	movs	r3, #0
}
 800fd2e:	4618      	mov	r0, r3
 800fd30:	3714      	adds	r7, #20
 800fd32:	46bd      	mov	sp, r7
 800fd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd38:	4770      	bx	lr

0800fd3a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800fd3a:	b480      	push	{r7}
 800fd3c:	b085      	sub	sp, #20
 800fd3e:	af00      	add	r7, sp, #0
 800fd40:	60f8      	str	r0, [r7, #12]
 800fd42:	60b9      	str	r1, [r7, #8]
 800fd44:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800fd46:	68bb      	ldr	r3, [r7, #8]
 800fd48:	681a      	ldr	r2, [r3, #0]
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	330c      	adds	r3, #12
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	429a      	cmp	r2, r3
 800fd52:	d00a      	beq.n	800fd6a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fd54:	68bb      	ldr	r3, [r7, #8]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d002      	beq.n	800fd60 <netif_do_set_gw+0x26>
 800fd5a:	68bb      	ldr	r3, [r7, #8]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	e000      	b.n	800fd62 <netif_do_set_gw+0x28>
 800fd60:	2300      	movs	r3, #0
 800fd62:	68fa      	ldr	r2, [r7, #12]
 800fd64:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800fd66:	2301      	movs	r3, #1
 800fd68:	e000      	b.n	800fd6c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800fd6a:	2300      	movs	r3, #0
}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	3714      	adds	r7, #20
 800fd70:	46bd      	mov	sp, r7
 800fd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd76:	4770      	bx	lr

0800fd78 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b088      	sub	sp, #32
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	60f8      	str	r0, [r7, #12]
 800fd80:	60b9      	str	r1, [r7, #8]
 800fd82:	607a      	str	r2, [r7, #4]
 800fd84:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800fd86:	2300      	movs	r3, #0
 800fd88:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d101      	bne.n	800fd98 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800fd94:	4b1c      	ldr	r3, [pc, #112]	; (800fe08 <netif_set_addr+0x90>)
 800fd96:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d101      	bne.n	800fda2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800fd9e:	4b1a      	ldr	r3, [pc, #104]	; (800fe08 <netif_set_addr+0x90>)
 800fda0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d101      	bne.n	800fdac <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800fda8:	4b17      	ldr	r3, [pc, #92]	; (800fe08 <netif_set_addr+0x90>)
 800fdaa:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800fdac:	68bb      	ldr	r3, [r7, #8]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d003      	beq.n	800fdba <netif_set_addr+0x42>
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d101      	bne.n	800fdbe <netif_set_addr+0x46>
 800fdba:	2301      	movs	r3, #1
 800fdbc:	e000      	b.n	800fdc0 <netif_set_addr+0x48>
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	617b      	str	r3, [r7, #20]
  if (remove) {
 800fdc2:	697b      	ldr	r3, [r7, #20]
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d006      	beq.n	800fdd6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fdc8:	f107 0310 	add.w	r3, r7, #16
 800fdcc:	461a      	mov	r2, r3
 800fdce:	68b9      	ldr	r1, [r7, #8]
 800fdd0:	68f8      	ldr	r0, [r7, #12]
 800fdd2:	f7ff ff49 	bl	800fc68 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800fdd6:	69fa      	ldr	r2, [r7, #28]
 800fdd8:	6879      	ldr	r1, [r7, #4]
 800fdda:	68f8      	ldr	r0, [r7, #12]
 800fddc:	f7ff ff8e 	bl	800fcfc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800fde0:	69ba      	ldr	r2, [r7, #24]
 800fde2:	6839      	ldr	r1, [r7, #0]
 800fde4:	68f8      	ldr	r0, [r7, #12]
 800fde6:	f7ff ffa8 	bl	800fd3a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800fdea:	697b      	ldr	r3, [r7, #20]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d106      	bne.n	800fdfe <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fdf0:	f107 0310 	add.w	r3, r7, #16
 800fdf4:	461a      	mov	r2, r3
 800fdf6:	68b9      	ldr	r1, [r7, #8]
 800fdf8:	68f8      	ldr	r0, [r7, #12]
 800fdfa:	f7ff ff35 	bl	800fc68 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800fdfe:	bf00      	nop
 800fe00:	3720      	adds	r7, #32
 800fe02:	46bd      	mov	sp, r7
 800fe04:	bd80      	pop	{r7, pc}
 800fe06:	bf00      	nop
 800fe08:	08024248 	.word	0x08024248

0800fe0c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800fe0c:	b480      	push	{r7}
 800fe0e:	b083      	sub	sp, #12
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800fe14:	4a04      	ldr	r2, [pc, #16]	; (800fe28 <netif_set_default+0x1c>)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800fe1a:	bf00      	nop
 800fe1c:	370c      	adds	r7, #12
 800fe1e:	46bd      	mov	sp, r7
 800fe20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe24:	4770      	bx	lr
 800fe26:	bf00      	nop
 800fe28:	20007838 	.word	0x20007838

0800fe2c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b082      	sub	sp, #8
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d107      	bne.n	800fe4a <netif_set_up+0x1e>
 800fe3a:	4b0f      	ldr	r3, [pc, #60]	; (800fe78 <netif_set_up+0x4c>)
 800fe3c:	f44f 7254 	mov.w	r2, #848	; 0x350
 800fe40:	490e      	ldr	r1, [pc, #56]	; (800fe7c <netif_set_up+0x50>)
 800fe42:	480f      	ldr	r0, [pc, #60]	; (800fe80 <netif_set_up+0x54>)
 800fe44:	f00b fc6e 	bl	801b724 <iprintf>
 800fe48:	e013      	b.n	800fe72 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800fe50:	f003 0301 	and.w	r3, r3, #1
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d10c      	bne.n	800fe72 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800fe5e:	f043 0301 	orr.w	r3, r3, #1
 800fe62:	b2da      	uxtb	r2, r3
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800fe6a:	2103      	movs	r1, #3
 800fe6c:	6878      	ldr	r0, [r7, #4]
 800fe6e:	f000 f809 	bl	800fe84 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800fe72:	3708      	adds	r7, #8
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}
 800fe78:	0802120c 	.word	0x0802120c
 800fe7c:	08021394 	.word	0x08021394
 800fe80:	0802125c 	.word	0x0802125c

0800fe84 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b082      	sub	sp, #8
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
 800fe8c:	460b      	mov	r3, r1
 800fe8e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d106      	bne.n	800fea4 <netif_issue_reports+0x20>
 800fe96:	4b18      	ldr	r3, [pc, #96]	; (800fef8 <netif_issue_reports+0x74>)
 800fe98:	f240 326d 	movw	r2, #877	; 0x36d
 800fe9c:	4917      	ldr	r1, [pc, #92]	; (800fefc <netif_issue_reports+0x78>)
 800fe9e:	4818      	ldr	r0, [pc, #96]	; (800ff00 <netif_issue_reports+0x7c>)
 800fea0:	f00b fc40 	bl	801b724 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800feaa:	f003 0304 	and.w	r3, r3, #4
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d01e      	beq.n	800fef0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800feb8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800febc:	2b00      	cmp	r3, #0
 800febe:	d017      	beq.n	800fef0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fec0:	78fb      	ldrb	r3, [r7, #3]
 800fec2:	f003 0301 	and.w	r3, r3, #1
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d013      	beq.n	800fef2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	3304      	adds	r3, #4
 800fece:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d00e      	beq.n	800fef2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800feda:	f003 0308 	and.w	r3, r3, #8
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d007      	beq.n	800fef2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	3304      	adds	r3, #4
 800fee6:	4619      	mov	r1, r3
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f009 fae9 	bl	80194c0 <etharp_request>
 800feee:	e000      	b.n	800fef2 <netif_issue_reports+0x6e>
    return;
 800fef0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800fef2:	3708      	adds	r7, #8
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}
 800fef8:	0802120c 	.word	0x0802120c
 800fefc:	080213b0 	.word	0x080213b0
 800ff00:	0802125c 	.word	0x0802125c

0800ff04 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b082      	sub	sp, #8
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d107      	bne.n	800ff22 <netif_set_down+0x1e>
 800ff12:	4b12      	ldr	r3, [pc, #72]	; (800ff5c <netif_set_down+0x58>)
 800ff14:	f240 329b 	movw	r2, #923	; 0x39b
 800ff18:	4911      	ldr	r1, [pc, #68]	; (800ff60 <netif_set_down+0x5c>)
 800ff1a:	4812      	ldr	r0, [pc, #72]	; (800ff64 <netif_set_down+0x60>)
 800ff1c:	f00b fc02 	bl	801b724 <iprintf>
 800ff20:	e019      	b.n	800ff56 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ff28:	f003 0301 	and.w	r3, r3, #1
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d012      	beq.n	800ff56 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ff36:	f023 0301 	bic.w	r3, r3, #1
 800ff3a:	b2da      	uxtb	r2, r3
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ff48:	f003 0308 	and.w	r3, r3, #8
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d002      	beq.n	800ff56 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800ff50:	6878      	ldr	r0, [r7, #4]
 800ff52:	f008 fe6f 	bl	8018c34 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800ff56:	3708      	adds	r7, #8
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	bd80      	pop	{r7, pc}
 800ff5c:	0802120c 	.word	0x0802120c
 800ff60:	080213d4 	.word	0x080213d4
 800ff64:	0802125c 	.word	0x0802125c

0800ff68 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800ff68:	b480      	push	{r7}
 800ff6a:	b083      	sub	sp, #12
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	6078      	str	r0, [r7, #4]
 800ff70:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d002      	beq.n	800ff7e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	683a      	ldr	r2, [r7, #0]
 800ff7c:	61da      	str	r2, [r3, #28]
  }
}
 800ff7e:	bf00      	nop
 800ff80:	370c      	adds	r7, #12
 800ff82:	46bd      	mov	sp, r7
 800ff84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff88:	4770      	bx	lr

0800ff8a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800ff8a:	b480      	push	{r7}
 800ff8c:	b085      	sub	sp, #20
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	60f8      	str	r0, [r7, #12]
 800ff92:	60b9      	str	r1, [r7, #8]
 800ff94:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800ff96:	f06f 030b 	mvn.w	r3, #11
}
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3714      	adds	r7, #20
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa4:	4770      	bx	lr
	...

0800ffa8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800ffa8:	b480      	push	{r7}
 800ffaa:	b085      	sub	sp, #20
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	4603      	mov	r3, r0
 800ffb0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800ffb2:	79fb      	ldrb	r3, [r7, #7]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d013      	beq.n	800ffe0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800ffb8:	4b0d      	ldr	r3, [pc, #52]	; (800fff0 <netif_get_by_index+0x48>)
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	60fb      	str	r3, [r7, #12]
 800ffbe:	e00c      	b.n	800ffda <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ffc6:	3301      	adds	r3, #1
 800ffc8:	b2db      	uxtb	r3, r3
 800ffca:	79fa      	ldrb	r2, [r7, #7]
 800ffcc:	429a      	cmp	r2, r3
 800ffce:	d101      	bne.n	800ffd4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	e006      	b.n	800ffe2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	60fb      	str	r3, [r7, #12]
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d1ef      	bne.n	800ffc0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800ffe0:	2300      	movs	r3, #0
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3714      	adds	r7, #20
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffec:	4770      	bx	lr
 800ffee:	bf00      	nop
 800fff0:	20007834 	.word	0x20007834

0800fff4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800fff4:	b480      	push	{r7}
 800fff6:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800fff8:	4b03      	ldr	r3, [pc, #12]	; (8010008 <pbuf_pool_is_empty+0x14>)
 800fffa:	2201      	movs	r2, #1
 800fffc:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800fffe:	bf00      	nop
 8010000:	46bd      	mov	sp, r7
 8010002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010006:	4770      	bx	lr
 8010008:	2000783c 	.word	0x2000783c

0801000c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 801000c:	b480      	push	{r7}
 801000e:	b085      	sub	sp, #20
 8010010:	af00      	add	r7, sp, #0
 8010012:	60f8      	str	r0, [r7, #12]
 8010014:	60b9      	str	r1, [r7, #8]
 8010016:	4611      	mov	r1, r2
 8010018:	461a      	mov	r2, r3
 801001a:	460b      	mov	r3, r1
 801001c:	80fb      	strh	r3, [r7, #6]
 801001e:	4613      	mov	r3, r2
 8010020:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	2200      	movs	r2, #0
 8010026:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	68ba      	ldr	r2, [r7, #8]
 801002c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	88fa      	ldrh	r2, [r7, #6]
 8010032:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	88ba      	ldrh	r2, [r7, #4]
 8010038:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801003a:	8b3b      	ldrh	r3, [r7, #24]
 801003c:	b2da      	uxtb	r2, r3
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	7f3a      	ldrb	r2, [r7, #28]
 8010046:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	2201      	movs	r2, #1
 801004c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	2200      	movs	r2, #0
 8010052:	73da      	strb	r2, [r3, #15]
}
 8010054:	bf00      	nop
 8010056:	3714      	adds	r7, #20
 8010058:	46bd      	mov	sp, r7
 801005a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005e:	4770      	bx	lr

08010060 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010060:	b580      	push	{r7, lr}
 8010062:	b08c      	sub	sp, #48	; 0x30
 8010064:	af02      	add	r7, sp, #8
 8010066:	4603      	mov	r3, r0
 8010068:	71fb      	strb	r3, [r7, #7]
 801006a:	460b      	mov	r3, r1
 801006c:	80bb      	strh	r3, [r7, #4]
 801006e:	4613      	mov	r3, r2
 8010070:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010072:	79fb      	ldrb	r3, [r7, #7]
 8010074:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010076:	887b      	ldrh	r3, [r7, #2]
 8010078:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801007c:	d07f      	beq.n	801017e <pbuf_alloc+0x11e>
 801007e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010082:	f300 80c8 	bgt.w	8010216 <pbuf_alloc+0x1b6>
 8010086:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801008a:	d010      	beq.n	80100ae <pbuf_alloc+0x4e>
 801008c:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010090:	f300 80c1 	bgt.w	8010216 <pbuf_alloc+0x1b6>
 8010094:	2b01      	cmp	r3, #1
 8010096:	d002      	beq.n	801009e <pbuf_alloc+0x3e>
 8010098:	2b41      	cmp	r3, #65	; 0x41
 801009a:	f040 80bc 	bne.w	8010216 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801009e:	887a      	ldrh	r2, [r7, #2]
 80100a0:	88bb      	ldrh	r3, [r7, #4]
 80100a2:	4619      	mov	r1, r3
 80100a4:	2000      	movs	r0, #0
 80100a6:	f000 f8d1 	bl	801024c <pbuf_alloc_reference>
 80100aa:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 80100ac:	e0bd      	b.n	801022a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80100ae:	2300      	movs	r3, #0
 80100b0:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 80100b2:	2300      	movs	r3, #0
 80100b4:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80100b6:	88bb      	ldrh	r3, [r7, #4]
 80100b8:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80100ba:	2008      	movs	r0, #8
 80100bc:	f7ff fc6e 	bl	800f99c <memp_malloc>
 80100c0:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80100c2:	693b      	ldr	r3, [r7, #16]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d109      	bne.n	80100dc <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80100c8:	f7ff ff94 	bl	800fff4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80100cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d002      	beq.n	80100d8 <pbuf_alloc+0x78>
            pbuf_free(p);
 80100d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80100d4:	f000 faa8 	bl	8010628 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80100d8:	2300      	movs	r3, #0
 80100da:	e0a7      	b.n	801022c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80100dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80100de:	3303      	adds	r3, #3
 80100e0:	b29b      	uxth	r3, r3
 80100e2:	f023 0303 	bic.w	r3, r3, #3
 80100e6:	b29b      	uxth	r3, r3
 80100e8:	f5c3 7301 	rsb	r3, r3, #516	; 0x204
 80100ec:	b29b      	uxth	r3, r3
 80100ee:	8b7a      	ldrh	r2, [r7, #26]
 80100f0:	4293      	cmp	r3, r2
 80100f2:	bf28      	it	cs
 80100f4:	4613      	movcs	r3, r2
 80100f6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80100f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80100fa:	3310      	adds	r3, #16
 80100fc:	693a      	ldr	r2, [r7, #16]
 80100fe:	4413      	add	r3, r2
 8010100:	3303      	adds	r3, #3
 8010102:	f023 0303 	bic.w	r3, r3, #3
 8010106:	4618      	mov	r0, r3
 8010108:	89f9      	ldrh	r1, [r7, #14]
 801010a:	8b7a      	ldrh	r2, [r7, #26]
 801010c:	2300      	movs	r3, #0
 801010e:	9301      	str	r3, [sp, #4]
 8010110:	887b      	ldrh	r3, [r7, #2]
 8010112:	9300      	str	r3, [sp, #0]
 8010114:	460b      	mov	r3, r1
 8010116:	4601      	mov	r1, r0
 8010118:	6938      	ldr	r0, [r7, #16]
 801011a:	f7ff ff77 	bl	801000c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801011e:	693b      	ldr	r3, [r7, #16]
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	f003 0303 	and.w	r3, r3, #3
 8010126:	2b00      	cmp	r3, #0
 8010128:	d006      	beq.n	8010138 <pbuf_alloc+0xd8>
 801012a:	4b42      	ldr	r3, [pc, #264]	; (8010234 <pbuf_alloc+0x1d4>)
 801012c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010130:	4941      	ldr	r1, [pc, #260]	; (8010238 <pbuf_alloc+0x1d8>)
 8010132:	4842      	ldr	r0, [pc, #264]	; (801023c <pbuf_alloc+0x1dc>)
 8010134:	f00b faf6 	bl	801b724 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010138:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801013a:	3303      	adds	r3, #3
 801013c:	f023 0303 	bic.w	r3, r3, #3
 8010140:	f5b3 7f01 	cmp.w	r3, #516	; 0x204
 8010144:	d106      	bne.n	8010154 <pbuf_alloc+0xf4>
 8010146:	4b3b      	ldr	r3, [pc, #236]	; (8010234 <pbuf_alloc+0x1d4>)
 8010148:	f44f 7281 	mov.w	r2, #258	; 0x102
 801014c:	493c      	ldr	r1, [pc, #240]	; (8010240 <pbuf_alloc+0x1e0>)
 801014e:	483b      	ldr	r0, [pc, #236]	; (801023c <pbuf_alloc+0x1dc>)
 8010150:	f00b fae8 	bl	801b724 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010156:	2b00      	cmp	r3, #0
 8010158:	d102      	bne.n	8010160 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801015a:	693b      	ldr	r3, [r7, #16]
 801015c:	627b      	str	r3, [r7, #36]	; 0x24
 801015e:	e002      	b.n	8010166 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010160:	69fb      	ldr	r3, [r7, #28]
 8010162:	693a      	ldr	r2, [r7, #16]
 8010164:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8010166:	693b      	ldr	r3, [r7, #16]
 8010168:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801016a:	8b7a      	ldrh	r2, [r7, #26]
 801016c:	89fb      	ldrh	r3, [r7, #14]
 801016e:	1ad3      	subs	r3, r2, r3
 8010170:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010172:	2300      	movs	r3, #0
 8010174:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8010176:	8b7b      	ldrh	r3, [r7, #26]
 8010178:	2b00      	cmp	r3, #0
 801017a:	d19e      	bne.n	80100ba <pbuf_alloc+0x5a>
      break;
 801017c:	e055      	b.n	801022a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801017e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010180:	3303      	adds	r3, #3
 8010182:	b29b      	uxth	r3, r3
 8010184:	f023 0303 	bic.w	r3, r3, #3
 8010188:	b29a      	uxth	r2, r3
 801018a:	88bb      	ldrh	r3, [r7, #4]
 801018c:	3303      	adds	r3, #3
 801018e:	b29b      	uxth	r3, r3
 8010190:	f023 0303 	bic.w	r3, r3, #3
 8010194:	b29b      	uxth	r3, r3
 8010196:	4413      	add	r3, r2
 8010198:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801019a:	8b3b      	ldrh	r3, [r7, #24]
 801019c:	3310      	adds	r3, #16
 801019e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80101a0:	8b3a      	ldrh	r2, [r7, #24]
 80101a2:	88bb      	ldrh	r3, [r7, #4]
 80101a4:	3303      	adds	r3, #3
 80101a6:	f023 0303 	bic.w	r3, r3, #3
 80101aa:	429a      	cmp	r2, r3
 80101ac:	d306      	bcc.n	80101bc <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80101ae:	8afa      	ldrh	r2, [r7, #22]
 80101b0:	88bb      	ldrh	r3, [r7, #4]
 80101b2:	3303      	adds	r3, #3
 80101b4:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d201      	bcs.n	80101c0 <pbuf_alloc+0x160>
        return NULL;
 80101bc:	2300      	movs	r3, #0
 80101be:	e035      	b.n	801022c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80101c0:	8afb      	ldrh	r3, [r7, #22]
 80101c2:	4618      	mov	r0, r3
 80101c4:	f7ff fa7c 	bl	800f6c0 <mem_malloc>
 80101c8:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80101ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d101      	bne.n	80101d4 <pbuf_alloc+0x174>
        return NULL;
 80101d0:	2300      	movs	r3, #0
 80101d2:	e02b      	b.n	801022c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80101d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80101d6:	3310      	adds	r3, #16
 80101d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80101da:	4413      	add	r3, r2
 80101dc:	3303      	adds	r3, #3
 80101de:	f023 0303 	bic.w	r3, r3, #3
 80101e2:	4618      	mov	r0, r3
 80101e4:	88b9      	ldrh	r1, [r7, #4]
 80101e6:	88ba      	ldrh	r2, [r7, #4]
 80101e8:	2300      	movs	r3, #0
 80101ea:	9301      	str	r3, [sp, #4]
 80101ec:	887b      	ldrh	r3, [r7, #2]
 80101ee:	9300      	str	r3, [sp, #0]
 80101f0:	460b      	mov	r3, r1
 80101f2:	4601      	mov	r1, r0
 80101f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80101f6:	f7ff ff09 	bl	801000c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80101fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101fc:	685b      	ldr	r3, [r3, #4]
 80101fe:	f003 0303 	and.w	r3, r3, #3
 8010202:	2b00      	cmp	r3, #0
 8010204:	d010      	beq.n	8010228 <pbuf_alloc+0x1c8>
 8010206:	4b0b      	ldr	r3, [pc, #44]	; (8010234 <pbuf_alloc+0x1d4>)
 8010208:	f44f 7291 	mov.w	r2, #290	; 0x122
 801020c:	490d      	ldr	r1, [pc, #52]	; (8010244 <pbuf_alloc+0x1e4>)
 801020e:	480b      	ldr	r0, [pc, #44]	; (801023c <pbuf_alloc+0x1dc>)
 8010210:	f00b fa88 	bl	801b724 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010214:	e008      	b.n	8010228 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010216:	4b07      	ldr	r3, [pc, #28]	; (8010234 <pbuf_alloc+0x1d4>)
 8010218:	f240 1227 	movw	r2, #295	; 0x127
 801021c:	490a      	ldr	r1, [pc, #40]	; (8010248 <pbuf_alloc+0x1e8>)
 801021e:	4807      	ldr	r0, [pc, #28]	; (801023c <pbuf_alloc+0x1dc>)
 8010220:	f00b fa80 	bl	801b724 <iprintf>
      return NULL;
 8010224:	2300      	movs	r3, #0
 8010226:	e001      	b.n	801022c <pbuf_alloc+0x1cc>
      break;
 8010228:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801022a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801022c:	4618      	mov	r0, r3
 801022e:	3728      	adds	r7, #40	; 0x28
 8010230:	46bd      	mov	sp, r7
 8010232:	bd80      	pop	{r7, pc}
 8010234:	0802143c 	.word	0x0802143c
 8010238:	0802146c 	.word	0x0802146c
 801023c:	0802149c 	.word	0x0802149c
 8010240:	080214c4 	.word	0x080214c4
 8010244:	080214f8 	.word	0x080214f8
 8010248:	08021524 	.word	0x08021524

0801024c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801024c:	b580      	push	{r7, lr}
 801024e:	b086      	sub	sp, #24
 8010250:	af02      	add	r7, sp, #8
 8010252:	6078      	str	r0, [r7, #4]
 8010254:	460b      	mov	r3, r1
 8010256:	807b      	strh	r3, [r7, #2]
 8010258:	4613      	mov	r3, r2
 801025a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801025c:	883b      	ldrh	r3, [r7, #0]
 801025e:	2b41      	cmp	r3, #65	; 0x41
 8010260:	d009      	beq.n	8010276 <pbuf_alloc_reference+0x2a>
 8010262:	883b      	ldrh	r3, [r7, #0]
 8010264:	2b01      	cmp	r3, #1
 8010266:	d006      	beq.n	8010276 <pbuf_alloc_reference+0x2a>
 8010268:	4b0f      	ldr	r3, [pc, #60]	; (80102a8 <pbuf_alloc_reference+0x5c>)
 801026a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801026e:	490f      	ldr	r1, [pc, #60]	; (80102ac <pbuf_alloc_reference+0x60>)
 8010270:	480f      	ldr	r0, [pc, #60]	; (80102b0 <pbuf_alloc_reference+0x64>)
 8010272:	f00b fa57 	bl	801b724 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010276:	2007      	movs	r0, #7
 8010278:	f7ff fb90 	bl	800f99c <memp_malloc>
 801027c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d101      	bne.n	8010288 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010284:	2300      	movs	r3, #0
 8010286:	e00b      	b.n	80102a0 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8010288:	8879      	ldrh	r1, [r7, #2]
 801028a:	887a      	ldrh	r2, [r7, #2]
 801028c:	2300      	movs	r3, #0
 801028e:	9301      	str	r3, [sp, #4]
 8010290:	883b      	ldrh	r3, [r7, #0]
 8010292:	9300      	str	r3, [sp, #0]
 8010294:	460b      	mov	r3, r1
 8010296:	6879      	ldr	r1, [r7, #4]
 8010298:	68f8      	ldr	r0, [r7, #12]
 801029a:	f7ff feb7 	bl	801000c <pbuf_init_alloced_pbuf>
  return p;
 801029e:	68fb      	ldr	r3, [r7, #12]
}
 80102a0:	4618      	mov	r0, r3
 80102a2:	3710      	adds	r7, #16
 80102a4:	46bd      	mov	sp, r7
 80102a6:	bd80      	pop	{r7, pc}
 80102a8:	0802143c 	.word	0x0802143c
 80102ac:	08021540 	.word	0x08021540
 80102b0:	0802149c 	.word	0x0802149c

080102b4 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b088      	sub	sp, #32
 80102b8:	af02      	add	r7, sp, #8
 80102ba:	607b      	str	r3, [r7, #4]
 80102bc:	4603      	mov	r3, r0
 80102be:	73fb      	strb	r3, [r7, #15]
 80102c0:	460b      	mov	r3, r1
 80102c2:	81bb      	strh	r3, [r7, #12]
 80102c4:	4613      	mov	r3, r2
 80102c6:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80102c8:	7bfb      	ldrb	r3, [r7, #15]
 80102ca:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80102cc:	8a7b      	ldrh	r3, [r7, #18]
 80102ce:	3303      	adds	r3, #3
 80102d0:	f023 0203 	bic.w	r2, r3, #3
 80102d4:	89bb      	ldrh	r3, [r7, #12]
 80102d6:	441a      	add	r2, r3
 80102d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102da:	429a      	cmp	r2, r3
 80102dc:	d901      	bls.n	80102e2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80102de:	2300      	movs	r3, #0
 80102e0:	e018      	b.n	8010314 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80102e2:	6a3b      	ldr	r3, [r7, #32]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d007      	beq.n	80102f8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80102e8:	8a7b      	ldrh	r3, [r7, #18]
 80102ea:	3303      	adds	r3, #3
 80102ec:	f023 0303 	bic.w	r3, r3, #3
 80102f0:	6a3a      	ldr	r2, [r7, #32]
 80102f2:	4413      	add	r3, r2
 80102f4:	617b      	str	r3, [r7, #20]
 80102f6:	e001      	b.n	80102fc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80102f8:	2300      	movs	r3, #0
 80102fa:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	89b9      	ldrh	r1, [r7, #12]
 8010300:	89ba      	ldrh	r2, [r7, #12]
 8010302:	2302      	movs	r3, #2
 8010304:	9301      	str	r3, [sp, #4]
 8010306:	897b      	ldrh	r3, [r7, #10]
 8010308:	9300      	str	r3, [sp, #0]
 801030a:	460b      	mov	r3, r1
 801030c:	6979      	ldr	r1, [r7, #20]
 801030e:	f7ff fe7d 	bl	801000c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8010312:	687b      	ldr	r3, [r7, #4]
}
 8010314:	4618      	mov	r0, r3
 8010316:	3718      	adds	r7, #24
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b084      	sub	sp, #16
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
 8010324:	460b      	mov	r3, r1
 8010326:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d106      	bne.n	801033c <pbuf_realloc+0x20>
 801032e:	4b3a      	ldr	r3, [pc, #232]	; (8010418 <pbuf_realloc+0xfc>)
 8010330:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8010334:	4939      	ldr	r1, [pc, #228]	; (801041c <pbuf_realloc+0x100>)
 8010336:	483a      	ldr	r0, [pc, #232]	; (8010420 <pbuf_realloc+0x104>)
 8010338:	f00b f9f4 	bl	801b724 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	891b      	ldrh	r3, [r3, #8]
 8010340:	887a      	ldrh	r2, [r7, #2]
 8010342:	429a      	cmp	r2, r3
 8010344:	d263      	bcs.n	801040e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	891a      	ldrh	r2, [r3, #8]
 801034a:	887b      	ldrh	r3, [r7, #2]
 801034c:	1ad3      	subs	r3, r2, r3
 801034e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010350:	887b      	ldrh	r3, [r7, #2]
 8010352:	817b      	strh	r3, [r7, #10]
  q = p;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010358:	e018      	b.n	801038c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	895b      	ldrh	r3, [r3, #10]
 801035e:	897a      	ldrh	r2, [r7, #10]
 8010360:	1ad3      	subs	r3, r2, r3
 8010362:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	891a      	ldrh	r2, [r3, #8]
 8010368:	893b      	ldrh	r3, [r7, #8]
 801036a:	1ad3      	subs	r3, r2, r3
 801036c:	b29a      	uxth	r2, r3
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d106      	bne.n	801038c <pbuf_realloc+0x70>
 801037e:	4b26      	ldr	r3, [pc, #152]	; (8010418 <pbuf_realloc+0xfc>)
 8010380:	f240 12af 	movw	r2, #431	; 0x1af
 8010384:	4927      	ldr	r1, [pc, #156]	; (8010424 <pbuf_realloc+0x108>)
 8010386:	4826      	ldr	r0, [pc, #152]	; (8010420 <pbuf_realloc+0x104>)
 8010388:	f00b f9cc 	bl	801b724 <iprintf>
  while (rem_len > q->len) {
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	895b      	ldrh	r3, [r3, #10]
 8010390:	897a      	ldrh	r2, [r7, #10]
 8010392:	429a      	cmp	r2, r3
 8010394:	d8e1      	bhi.n	801035a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	7b1b      	ldrb	r3, [r3, #12]
 801039a:	f003 030f 	and.w	r3, r3, #15
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d121      	bne.n	80103e6 <pbuf_realloc+0xca>
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	895b      	ldrh	r3, [r3, #10]
 80103a6:	897a      	ldrh	r2, [r7, #10]
 80103a8:	429a      	cmp	r2, r3
 80103aa:	d01c      	beq.n	80103e6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	7b5b      	ldrb	r3, [r3, #13]
 80103b0:	f003 0302 	and.w	r3, r3, #2
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d116      	bne.n	80103e6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	685a      	ldr	r2, [r3, #4]
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	1ad3      	subs	r3, r2, r3
 80103c0:	b29a      	uxth	r2, r3
 80103c2:	897b      	ldrh	r3, [r7, #10]
 80103c4:	4413      	add	r3, r2
 80103c6:	b29b      	uxth	r3, r3
 80103c8:	4619      	mov	r1, r3
 80103ca:	68f8      	ldr	r0, [r7, #12]
 80103cc:	f7ff f87c 	bl	800f4c8 <mem_trim>
 80103d0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d106      	bne.n	80103e6 <pbuf_realloc+0xca>
 80103d8:	4b0f      	ldr	r3, [pc, #60]	; (8010418 <pbuf_realloc+0xfc>)
 80103da:	f240 12bd 	movw	r2, #445	; 0x1bd
 80103de:	4912      	ldr	r1, [pc, #72]	; (8010428 <pbuf_realloc+0x10c>)
 80103e0:	480f      	ldr	r0, [pc, #60]	; (8010420 <pbuf_realloc+0x104>)
 80103e2:	f00b f99f 	bl	801b724 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	897a      	ldrh	r2, [r7, #10]
 80103ea:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	895a      	ldrh	r2, [r3, #10]
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d004      	beq.n	8010406 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	4618      	mov	r0, r3
 8010402:	f000 f911 	bl	8010628 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2200      	movs	r2, #0
 801040a:	601a      	str	r2, [r3, #0]
 801040c:	e000      	b.n	8010410 <pbuf_realloc+0xf4>
    return;
 801040e:	bf00      	nop

}
 8010410:	3710      	adds	r7, #16
 8010412:	46bd      	mov	sp, r7
 8010414:	bd80      	pop	{r7, pc}
 8010416:	bf00      	nop
 8010418:	0802143c 	.word	0x0802143c
 801041c:	08021554 	.word	0x08021554
 8010420:	0802149c 	.word	0x0802149c
 8010424:	0802156c 	.word	0x0802156c
 8010428:	08021584 	.word	0x08021584

0801042c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b086      	sub	sp, #24
 8010430:	af00      	add	r7, sp, #0
 8010432:	60f8      	str	r0, [r7, #12]
 8010434:	60b9      	str	r1, [r7, #8]
 8010436:	4613      	mov	r3, r2
 8010438:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d106      	bne.n	801044e <pbuf_add_header_impl+0x22>
 8010440:	4b2b      	ldr	r3, [pc, #172]	; (80104f0 <pbuf_add_header_impl+0xc4>)
 8010442:	f240 12df 	movw	r2, #479	; 0x1df
 8010446:	492b      	ldr	r1, [pc, #172]	; (80104f4 <pbuf_add_header_impl+0xc8>)
 8010448:	482b      	ldr	r0, [pc, #172]	; (80104f8 <pbuf_add_header_impl+0xcc>)
 801044a:	f00b f96b 	bl	801b724 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d003      	beq.n	801045c <pbuf_add_header_impl+0x30>
 8010454:	68bb      	ldr	r3, [r7, #8]
 8010456:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801045a:	d301      	bcc.n	8010460 <pbuf_add_header_impl+0x34>
    return 1;
 801045c:	2301      	movs	r3, #1
 801045e:	e043      	b.n	80104e8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d101      	bne.n	801046a <pbuf_add_header_impl+0x3e>
    return 0;
 8010466:	2300      	movs	r3, #0
 8010468:	e03e      	b.n	80104e8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801046a:	68bb      	ldr	r3, [r7, #8]
 801046c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	891a      	ldrh	r2, [r3, #8]
 8010472:	8a7b      	ldrh	r3, [r7, #18]
 8010474:	4413      	add	r3, r2
 8010476:	b29b      	uxth	r3, r3
 8010478:	8a7a      	ldrh	r2, [r7, #18]
 801047a:	429a      	cmp	r2, r3
 801047c:	d901      	bls.n	8010482 <pbuf_add_header_impl+0x56>
    return 1;
 801047e:	2301      	movs	r3, #1
 8010480:	e032      	b.n	80104e8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	7b1b      	ldrb	r3, [r3, #12]
 8010486:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8010488:	8a3b      	ldrh	r3, [r7, #16]
 801048a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801048e:	2b00      	cmp	r3, #0
 8010490:	d00c      	beq.n	80104ac <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	685a      	ldr	r2, [r3, #4]
 8010496:	68bb      	ldr	r3, [r7, #8]
 8010498:	425b      	negs	r3, r3
 801049a:	4413      	add	r3, r2
 801049c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	3310      	adds	r3, #16
 80104a2:	697a      	ldr	r2, [r7, #20]
 80104a4:	429a      	cmp	r2, r3
 80104a6:	d20d      	bcs.n	80104c4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80104a8:	2301      	movs	r3, #1
 80104aa:	e01d      	b.n	80104e8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80104ac:	79fb      	ldrb	r3, [r7, #7]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d006      	beq.n	80104c0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	685a      	ldr	r2, [r3, #4]
 80104b6:	68bb      	ldr	r3, [r7, #8]
 80104b8:	425b      	negs	r3, r3
 80104ba:	4413      	add	r3, r2
 80104bc:	617b      	str	r3, [r7, #20]
 80104be:	e001      	b.n	80104c4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80104c0:	2301      	movs	r3, #1
 80104c2:	e011      	b.n	80104e8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	697a      	ldr	r2, [r7, #20]
 80104c8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	895a      	ldrh	r2, [r3, #10]
 80104ce:	8a7b      	ldrh	r3, [r7, #18]
 80104d0:	4413      	add	r3, r2
 80104d2:	b29a      	uxth	r2, r3
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	891a      	ldrh	r2, [r3, #8]
 80104dc:	8a7b      	ldrh	r3, [r7, #18]
 80104de:	4413      	add	r3, r2
 80104e0:	b29a      	uxth	r2, r3
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	811a      	strh	r2, [r3, #8]


  return 0;
 80104e6:	2300      	movs	r3, #0
}
 80104e8:	4618      	mov	r0, r3
 80104ea:	3718      	adds	r7, #24
 80104ec:	46bd      	mov	sp, r7
 80104ee:	bd80      	pop	{r7, pc}
 80104f0:	0802143c 	.word	0x0802143c
 80104f4:	080215a0 	.word	0x080215a0
 80104f8:	0802149c 	.word	0x0802149c

080104fc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b082      	sub	sp, #8
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8010506:	2200      	movs	r2, #0
 8010508:	6839      	ldr	r1, [r7, #0]
 801050a:	6878      	ldr	r0, [r7, #4]
 801050c:	f7ff ff8e 	bl	801042c <pbuf_add_header_impl>
 8010510:	4603      	mov	r3, r0
}
 8010512:	4618      	mov	r0, r3
 8010514:	3708      	adds	r7, #8
 8010516:	46bd      	mov	sp, r7
 8010518:	bd80      	pop	{r7, pc}
	...

0801051c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b084      	sub	sp, #16
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
 8010524:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d106      	bne.n	801053a <pbuf_remove_header+0x1e>
 801052c:	4b20      	ldr	r3, [pc, #128]	; (80105b0 <pbuf_remove_header+0x94>)
 801052e:	f240 224b 	movw	r2, #587	; 0x24b
 8010532:	4920      	ldr	r1, [pc, #128]	; (80105b4 <pbuf_remove_header+0x98>)
 8010534:	4820      	ldr	r0, [pc, #128]	; (80105b8 <pbuf_remove_header+0x9c>)
 8010536:	f00b f8f5 	bl	801b724 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d003      	beq.n	8010548 <pbuf_remove_header+0x2c>
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010546:	d301      	bcc.n	801054c <pbuf_remove_header+0x30>
    return 1;
 8010548:	2301      	movs	r3, #1
 801054a:	e02c      	b.n	80105a6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801054c:	683b      	ldr	r3, [r7, #0]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d101      	bne.n	8010556 <pbuf_remove_header+0x3a>
    return 0;
 8010552:	2300      	movs	r3, #0
 8010554:	e027      	b.n	80105a6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8010556:	683b      	ldr	r3, [r7, #0]
 8010558:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	895b      	ldrh	r3, [r3, #10]
 801055e:	89fa      	ldrh	r2, [r7, #14]
 8010560:	429a      	cmp	r2, r3
 8010562:	d908      	bls.n	8010576 <pbuf_remove_header+0x5a>
 8010564:	4b12      	ldr	r3, [pc, #72]	; (80105b0 <pbuf_remove_header+0x94>)
 8010566:	f240 2255 	movw	r2, #597	; 0x255
 801056a:	4914      	ldr	r1, [pc, #80]	; (80105bc <pbuf_remove_header+0xa0>)
 801056c:	4812      	ldr	r0, [pc, #72]	; (80105b8 <pbuf_remove_header+0x9c>)
 801056e:	f00b f8d9 	bl	801b724 <iprintf>
 8010572:	2301      	movs	r3, #1
 8010574:	e017      	b.n	80105a6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	685b      	ldr	r3, [r3, #4]
 801057a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	685a      	ldr	r2, [r3, #4]
 8010580:	683b      	ldr	r3, [r7, #0]
 8010582:	441a      	add	r2, r3
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	895a      	ldrh	r2, [r3, #10]
 801058c:	89fb      	ldrh	r3, [r7, #14]
 801058e:	1ad3      	subs	r3, r2, r3
 8010590:	b29a      	uxth	r2, r3
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	891a      	ldrh	r2, [r3, #8]
 801059a:	89fb      	ldrh	r3, [r7, #14]
 801059c:	1ad3      	subs	r3, r2, r3
 801059e:	b29a      	uxth	r2, r3
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80105a4:	2300      	movs	r3, #0
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3710      	adds	r7, #16
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}
 80105ae:	bf00      	nop
 80105b0:	0802143c 	.word	0x0802143c
 80105b4:	080215a0 	.word	0x080215a0
 80105b8:	0802149c 	.word	0x0802149c
 80105bc:	080215ac 	.word	0x080215ac

080105c0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b082      	sub	sp, #8
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
 80105c8:	460b      	mov	r3, r1
 80105ca:	807b      	strh	r3, [r7, #2]
 80105cc:	4613      	mov	r3, r2
 80105ce:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80105d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	da08      	bge.n	80105ea <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80105d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80105dc:	425b      	negs	r3, r3
 80105de:	4619      	mov	r1, r3
 80105e0:	6878      	ldr	r0, [r7, #4]
 80105e2:	f7ff ff9b 	bl	801051c <pbuf_remove_header>
 80105e6:	4603      	mov	r3, r0
 80105e8:	e007      	b.n	80105fa <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80105ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80105ee:	787a      	ldrb	r2, [r7, #1]
 80105f0:	4619      	mov	r1, r3
 80105f2:	6878      	ldr	r0, [r7, #4]
 80105f4:	f7ff ff1a 	bl	801042c <pbuf_add_header_impl>
 80105f8:	4603      	mov	r3, r0
  }
}
 80105fa:	4618      	mov	r0, r3
 80105fc:	3708      	adds	r7, #8
 80105fe:	46bd      	mov	sp, r7
 8010600:	bd80      	pop	{r7, pc}

08010602 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010602:	b580      	push	{r7, lr}
 8010604:	b082      	sub	sp, #8
 8010606:	af00      	add	r7, sp, #0
 8010608:	6078      	str	r0, [r7, #4]
 801060a:	460b      	mov	r3, r1
 801060c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801060e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010612:	2201      	movs	r2, #1
 8010614:	4619      	mov	r1, r3
 8010616:	6878      	ldr	r0, [r7, #4]
 8010618:	f7ff ffd2 	bl	80105c0 <pbuf_header_impl>
 801061c:	4603      	mov	r3, r0
}
 801061e:	4618      	mov	r0, r3
 8010620:	3708      	adds	r7, #8
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}
	...

08010628 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b086      	sub	sp, #24
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d10b      	bne.n	801064e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d106      	bne.n	801064a <pbuf_free+0x22>
 801063c:	4b38      	ldr	r3, [pc, #224]	; (8010720 <pbuf_free+0xf8>)
 801063e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8010642:	4938      	ldr	r1, [pc, #224]	; (8010724 <pbuf_free+0xfc>)
 8010644:	4838      	ldr	r0, [pc, #224]	; (8010728 <pbuf_free+0x100>)
 8010646:	f00b f86d 	bl	801b724 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801064a:	2300      	movs	r3, #0
 801064c:	e063      	b.n	8010716 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801064e:	2300      	movs	r3, #0
 8010650:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010652:	e05c      	b.n	801070e <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	7b9b      	ldrb	r3, [r3, #14]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d106      	bne.n	801066a <pbuf_free+0x42>
 801065c:	4b30      	ldr	r3, [pc, #192]	; (8010720 <pbuf_free+0xf8>)
 801065e:	f240 22f1 	movw	r2, #753	; 0x2f1
 8010662:	4932      	ldr	r1, [pc, #200]	; (801072c <pbuf_free+0x104>)
 8010664:	4830      	ldr	r0, [pc, #192]	; (8010728 <pbuf_free+0x100>)
 8010666:	f00b f85d 	bl	801b724 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	7b9b      	ldrb	r3, [r3, #14]
 801066e:	3b01      	subs	r3, #1
 8010670:	b2da      	uxtb	r2, r3
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	739a      	strb	r2, [r3, #14]
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	7b9b      	ldrb	r3, [r3, #14]
 801067a:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801067c:	7dbb      	ldrb	r3, [r7, #22]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d143      	bne.n	801070a <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	7b1b      	ldrb	r3, [r3, #12]
 801068c:	f003 030f 	and.w	r3, r3, #15
 8010690:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	7b5b      	ldrb	r3, [r3, #13]
 8010696:	f003 0302 	and.w	r3, r3, #2
 801069a:	2b00      	cmp	r3, #0
 801069c:	d011      	beq.n	80106c2 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80106a2:	68bb      	ldr	r3, [r7, #8]
 80106a4:	691b      	ldr	r3, [r3, #16]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d106      	bne.n	80106b8 <pbuf_free+0x90>
 80106aa:	4b1d      	ldr	r3, [pc, #116]	; (8010720 <pbuf_free+0xf8>)
 80106ac:	f240 22ff 	movw	r2, #767	; 0x2ff
 80106b0:	491f      	ldr	r1, [pc, #124]	; (8010730 <pbuf_free+0x108>)
 80106b2:	481d      	ldr	r0, [pc, #116]	; (8010728 <pbuf_free+0x100>)
 80106b4:	f00b f836 	bl	801b724 <iprintf>
        pc->custom_free_function(p);
 80106b8:	68bb      	ldr	r3, [r7, #8]
 80106ba:	691b      	ldr	r3, [r3, #16]
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	4798      	blx	r3
 80106c0:	e01d      	b.n	80106fe <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80106c2:	7bfb      	ldrb	r3, [r7, #15]
 80106c4:	2b02      	cmp	r3, #2
 80106c6:	d104      	bne.n	80106d2 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 80106c8:	6879      	ldr	r1, [r7, #4]
 80106ca:	2008      	movs	r0, #8
 80106cc:	f7ff f9b2 	bl	800fa34 <memp_free>
 80106d0:	e015      	b.n	80106fe <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80106d2:	7bfb      	ldrb	r3, [r7, #15]
 80106d4:	2b01      	cmp	r3, #1
 80106d6:	d104      	bne.n	80106e2 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 80106d8:	6879      	ldr	r1, [r7, #4]
 80106da:	2007      	movs	r0, #7
 80106dc:	f7ff f9aa 	bl	800fa34 <memp_free>
 80106e0:	e00d      	b.n	80106fe <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80106e2:	7bfb      	ldrb	r3, [r7, #15]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d103      	bne.n	80106f0 <pbuf_free+0xc8>
          mem_free(p);
 80106e8:	6878      	ldr	r0, [r7, #4]
 80106ea:	f7fe fe83 	bl	800f3f4 <mem_free>
 80106ee:	e006      	b.n	80106fe <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80106f0:	4b0b      	ldr	r3, [pc, #44]	; (8010720 <pbuf_free+0xf8>)
 80106f2:	f240 320f 	movw	r2, #783	; 0x30f
 80106f6:	490f      	ldr	r1, [pc, #60]	; (8010734 <pbuf_free+0x10c>)
 80106f8:	480b      	ldr	r0, [pc, #44]	; (8010728 <pbuf_free+0x100>)
 80106fa:	f00b f813 	bl	801b724 <iprintf>
        }
      }
      count++;
 80106fe:	7dfb      	ldrb	r3, [r7, #23]
 8010700:	3301      	adds	r3, #1
 8010702:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8010704:	693b      	ldr	r3, [r7, #16]
 8010706:	607b      	str	r3, [r7, #4]
 8010708:	e001      	b.n	801070e <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801070a:	2300      	movs	r3, #0
 801070c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d19f      	bne.n	8010654 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010714:	7dfb      	ldrb	r3, [r7, #23]
}
 8010716:	4618      	mov	r0, r3
 8010718:	3718      	adds	r7, #24
 801071a:	46bd      	mov	sp, r7
 801071c:	bd80      	pop	{r7, pc}
 801071e:	bf00      	nop
 8010720:	0802143c 	.word	0x0802143c
 8010724:	080215a0 	.word	0x080215a0
 8010728:	0802149c 	.word	0x0802149c
 801072c:	080215cc 	.word	0x080215cc
 8010730:	080215e4 	.word	0x080215e4
 8010734:	08021608 	.word	0x08021608

08010738 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010738:	b480      	push	{r7}
 801073a:	b085      	sub	sp, #20
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010740:	2300      	movs	r3, #0
 8010742:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010744:	e005      	b.n	8010752 <pbuf_clen+0x1a>
    ++len;
 8010746:	89fb      	ldrh	r3, [r7, #14]
 8010748:	3301      	adds	r3, #1
 801074a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d1f6      	bne.n	8010746 <pbuf_clen+0xe>
  }
  return len;
 8010758:	89fb      	ldrh	r3, [r7, #14]
}
 801075a:	4618      	mov	r0, r3
 801075c:	3714      	adds	r7, #20
 801075e:	46bd      	mov	sp, r7
 8010760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010764:	4770      	bx	lr
	...

08010768 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b082      	sub	sp, #8
 801076c:	af00      	add	r7, sp, #0
 801076e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d010      	beq.n	8010798 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	7b9b      	ldrb	r3, [r3, #14]
 801077a:	3301      	adds	r3, #1
 801077c:	b2da      	uxtb	r2, r3
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	7b9b      	ldrb	r3, [r3, #14]
 8010786:	2b00      	cmp	r3, #0
 8010788:	d106      	bne.n	8010798 <pbuf_ref+0x30>
 801078a:	4b05      	ldr	r3, [pc, #20]	; (80107a0 <pbuf_ref+0x38>)
 801078c:	f240 3242 	movw	r2, #834	; 0x342
 8010790:	4904      	ldr	r1, [pc, #16]	; (80107a4 <pbuf_ref+0x3c>)
 8010792:	4805      	ldr	r0, [pc, #20]	; (80107a8 <pbuf_ref+0x40>)
 8010794:	f00a ffc6 	bl	801b724 <iprintf>
  }
}
 8010798:	bf00      	nop
 801079a:	3708      	adds	r7, #8
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}
 80107a0:	0802143c 	.word	0x0802143c
 80107a4:	0802161c 	.word	0x0802161c
 80107a8:	0802149c 	.word	0x0802149c

080107ac <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80107ac:	b580      	push	{r7, lr}
 80107ae:	b084      	sub	sp, #16
 80107b0:	af00      	add	r7, sp, #0
 80107b2:	6078      	str	r0, [r7, #4]
 80107b4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d002      	beq.n	80107c2 <pbuf_cat+0x16>
 80107bc:	683b      	ldr	r3, [r7, #0]
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d107      	bne.n	80107d2 <pbuf_cat+0x26>
 80107c2:	4b20      	ldr	r3, [pc, #128]	; (8010844 <pbuf_cat+0x98>)
 80107c4:	f240 3259 	movw	r2, #857	; 0x359
 80107c8:	491f      	ldr	r1, [pc, #124]	; (8010848 <pbuf_cat+0x9c>)
 80107ca:	4820      	ldr	r0, [pc, #128]	; (801084c <pbuf_cat+0xa0>)
 80107cc:	f00a ffaa 	bl	801b724 <iprintf>
 80107d0:	e034      	b.n	801083c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	60fb      	str	r3, [r7, #12]
 80107d6:	e00a      	b.n	80107ee <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	891a      	ldrh	r2, [r3, #8]
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	891b      	ldrh	r3, [r3, #8]
 80107e0:	4413      	add	r3, r2
 80107e2:	b29a      	uxth	r2, r3
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	60fb      	str	r3, [r7, #12]
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d1f0      	bne.n	80107d8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	891a      	ldrh	r2, [r3, #8]
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	895b      	ldrh	r3, [r3, #10]
 80107fe:	429a      	cmp	r2, r3
 8010800:	d006      	beq.n	8010810 <pbuf_cat+0x64>
 8010802:	4b10      	ldr	r3, [pc, #64]	; (8010844 <pbuf_cat+0x98>)
 8010804:	f240 3262 	movw	r2, #866	; 0x362
 8010808:	4911      	ldr	r1, [pc, #68]	; (8010850 <pbuf_cat+0xa4>)
 801080a:	4810      	ldr	r0, [pc, #64]	; (801084c <pbuf_cat+0xa0>)
 801080c:	f00a ff8a 	bl	801b724 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	2b00      	cmp	r3, #0
 8010816:	d006      	beq.n	8010826 <pbuf_cat+0x7a>
 8010818:	4b0a      	ldr	r3, [pc, #40]	; (8010844 <pbuf_cat+0x98>)
 801081a:	f240 3263 	movw	r2, #867	; 0x363
 801081e:	490d      	ldr	r1, [pc, #52]	; (8010854 <pbuf_cat+0xa8>)
 8010820:	480a      	ldr	r0, [pc, #40]	; (801084c <pbuf_cat+0xa0>)
 8010822:	f00a ff7f 	bl	801b724 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	891a      	ldrh	r2, [r3, #8]
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	891b      	ldrh	r3, [r3, #8]
 801082e:	4413      	add	r3, r2
 8010830:	b29a      	uxth	r2, r3
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	683a      	ldr	r2, [r7, #0]
 801083a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801083c:	3710      	adds	r7, #16
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}
 8010842:	bf00      	nop
 8010844:	0802143c 	.word	0x0802143c
 8010848:	08021630 	.word	0x08021630
 801084c:	0802149c 	.word	0x0802149c
 8010850:	08021668 	.word	0x08021668
 8010854:	08021698 	.word	0x08021698

08010858 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b082      	sub	sp, #8
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
 8010860:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8010862:	6839      	ldr	r1, [r7, #0]
 8010864:	6878      	ldr	r0, [r7, #4]
 8010866:	f7ff ffa1 	bl	80107ac <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801086a:	6838      	ldr	r0, [r7, #0]
 801086c:	f7ff ff7c 	bl	8010768 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8010870:	bf00      	nop
 8010872:	3708      	adds	r7, #8
 8010874:	46bd      	mov	sp, r7
 8010876:	bd80      	pop	{r7, pc}

08010878 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b086      	sub	sp, #24
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
 8010880:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8010882:	2300      	movs	r3, #0
 8010884:	617b      	str	r3, [r7, #20]
 8010886:	2300      	movs	r3, #0
 8010888:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d008      	beq.n	80108a2 <pbuf_copy+0x2a>
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d005      	beq.n	80108a2 <pbuf_copy+0x2a>
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	891a      	ldrh	r2, [r3, #8]
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	891b      	ldrh	r3, [r3, #8]
 801089e:	429a      	cmp	r2, r3
 80108a0:	d209      	bcs.n	80108b6 <pbuf_copy+0x3e>
 80108a2:	4b57      	ldr	r3, [pc, #348]	; (8010a00 <pbuf_copy+0x188>)
 80108a4:	f240 32c9 	movw	r2, #969	; 0x3c9
 80108a8:	4956      	ldr	r1, [pc, #344]	; (8010a04 <pbuf_copy+0x18c>)
 80108aa:	4857      	ldr	r0, [pc, #348]	; (8010a08 <pbuf_copy+0x190>)
 80108ac:	f00a ff3a 	bl	801b724 <iprintf>
 80108b0:	f06f 030f 	mvn.w	r3, #15
 80108b4:	e09f      	b.n	80109f6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	895b      	ldrh	r3, [r3, #10]
 80108ba:	461a      	mov	r2, r3
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	1ad2      	subs	r2, r2, r3
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	895b      	ldrh	r3, [r3, #10]
 80108c4:	4619      	mov	r1, r3
 80108c6:	693b      	ldr	r3, [r7, #16]
 80108c8:	1acb      	subs	r3, r1, r3
 80108ca:	429a      	cmp	r2, r3
 80108cc:	d306      	bcc.n	80108dc <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	895b      	ldrh	r3, [r3, #10]
 80108d2:	461a      	mov	r2, r3
 80108d4:	693b      	ldr	r3, [r7, #16]
 80108d6:	1ad3      	subs	r3, r2, r3
 80108d8:	60fb      	str	r3, [r7, #12]
 80108da:	e005      	b.n	80108e8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	895b      	ldrh	r3, [r3, #10]
 80108e0:	461a      	mov	r2, r3
 80108e2:	697b      	ldr	r3, [r7, #20]
 80108e4:	1ad3      	subs	r3, r2, r3
 80108e6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	685a      	ldr	r2, [r3, #4]
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	18d0      	adds	r0, r2, r3
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	685a      	ldr	r2, [r3, #4]
 80108f4:	693b      	ldr	r3, [r7, #16]
 80108f6:	4413      	add	r3, r2
 80108f8:	68fa      	ldr	r2, [r7, #12]
 80108fa:	4619      	mov	r1, r3
 80108fc:	f00a f9ce 	bl	801ac9c <memcpy>
    offset_to += len;
 8010900:	697a      	ldr	r2, [r7, #20]
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	4413      	add	r3, r2
 8010906:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010908:	693a      	ldr	r2, [r7, #16]
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	4413      	add	r3, r2
 801090e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	895b      	ldrh	r3, [r3, #10]
 8010914:	461a      	mov	r2, r3
 8010916:	697b      	ldr	r3, [r7, #20]
 8010918:	4293      	cmp	r3, r2
 801091a:	d906      	bls.n	801092a <pbuf_copy+0xb2>
 801091c:	4b38      	ldr	r3, [pc, #224]	; (8010a00 <pbuf_copy+0x188>)
 801091e:	f240 32d9 	movw	r2, #985	; 0x3d9
 8010922:	493a      	ldr	r1, [pc, #232]	; (8010a0c <pbuf_copy+0x194>)
 8010924:	4838      	ldr	r0, [pc, #224]	; (8010a08 <pbuf_copy+0x190>)
 8010926:	f00a fefd 	bl	801b724 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	895b      	ldrh	r3, [r3, #10]
 801092e:	461a      	mov	r2, r3
 8010930:	693b      	ldr	r3, [r7, #16]
 8010932:	4293      	cmp	r3, r2
 8010934:	d906      	bls.n	8010944 <pbuf_copy+0xcc>
 8010936:	4b32      	ldr	r3, [pc, #200]	; (8010a00 <pbuf_copy+0x188>)
 8010938:	f240 32da 	movw	r2, #986	; 0x3da
 801093c:	4934      	ldr	r1, [pc, #208]	; (8010a10 <pbuf_copy+0x198>)
 801093e:	4832      	ldr	r0, [pc, #200]	; (8010a08 <pbuf_copy+0x190>)
 8010940:	f00a fef0 	bl	801b724 <iprintf>
    if (offset_from >= p_from->len) {
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	895b      	ldrh	r3, [r3, #10]
 8010948:	461a      	mov	r2, r3
 801094a:	693b      	ldr	r3, [r7, #16]
 801094c:	4293      	cmp	r3, r2
 801094e:	d304      	bcc.n	801095a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010950:	2300      	movs	r3, #0
 8010952:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010954:	683b      	ldr	r3, [r7, #0]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	895b      	ldrh	r3, [r3, #10]
 801095e:	461a      	mov	r2, r3
 8010960:	697b      	ldr	r3, [r7, #20]
 8010962:	4293      	cmp	r3, r2
 8010964:	d114      	bne.n	8010990 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010966:	2300      	movs	r3, #0
 8010968:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d10c      	bne.n	8010990 <pbuf_copy+0x118>
 8010976:	683b      	ldr	r3, [r7, #0]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d009      	beq.n	8010990 <pbuf_copy+0x118>
 801097c:	4b20      	ldr	r3, [pc, #128]	; (8010a00 <pbuf_copy+0x188>)
 801097e:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010982:	4924      	ldr	r1, [pc, #144]	; (8010a14 <pbuf_copy+0x19c>)
 8010984:	4820      	ldr	r0, [pc, #128]	; (8010a08 <pbuf_copy+0x190>)
 8010986:	f00a fecd 	bl	801b724 <iprintf>
 801098a:	f06f 030f 	mvn.w	r3, #15
 801098e:	e032      	b.n	80109f6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010990:	683b      	ldr	r3, [r7, #0]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d013      	beq.n	80109be <pbuf_copy+0x146>
 8010996:	683b      	ldr	r3, [r7, #0]
 8010998:	895a      	ldrh	r2, [r3, #10]
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	891b      	ldrh	r3, [r3, #8]
 801099e:	429a      	cmp	r2, r3
 80109a0:	d10d      	bne.n	80109be <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80109a2:	683b      	ldr	r3, [r7, #0]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d009      	beq.n	80109be <pbuf_copy+0x146>
 80109aa:	4b15      	ldr	r3, [pc, #84]	; (8010a00 <pbuf_copy+0x188>)
 80109ac:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80109b0:	4919      	ldr	r1, [pc, #100]	; (8010a18 <pbuf_copy+0x1a0>)
 80109b2:	4815      	ldr	r0, [pc, #84]	; (8010a08 <pbuf_copy+0x190>)
 80109b4:	f00a feb6 	bl	801b724 <iprintf>
 80109b8:	f06f 0305 	mvn.w	r3, #5
 80109bc:	e01b      	b.n	80109f6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d013      	beq.n	80109ec <pbuf_copy+0x174>
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	895a      	ldrh	r2, [r3, #10]
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	891b      	ldrh	r3, [r3, #8]
 80109cc:	429a      	cmp	r2, r3
 80109ce:	d10d      	bne.n	80109ec <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d009      	beq.n	80109ec <pbuf_copy+0x174>
 80109d8:	4b09      	ldr	r3, [pc, #36]	; (8010a00 <pbuf_copy+0x188>)
 80109da:	f240 32ee 	movw	r2, #1006	; 0x3ee
 80109de:	490e      	ldr	r1, [pc, #56]	; (8010a18 <pbuf_copy+0x1a0>)
 80109e0:	4809      	ldr	r0, [pc, #36]	; (8010a08 <pbuf_copy+0x190>)
 80109e2:	f00a fe9f 	bl	801b724 <iprintf>
 80109e6:	f06f 0305 	mvn.w	r3, #5
 80109ea:	e004      	b.n	80109f6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80109ec:	683b      	ldr	r3, [r7, #0]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	f47f af61 	bne.w	80108b6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80109f4:	2300      	movs	r3, #0
}
 80109f6:	4618      	mov	r0, r3
 80109f8:	3718      	adds	r7, #24
 80109fa:	46bd      	mov	sp, r7
 80109fc:	bd80      	pop	{r7, pc}
 80109fe:	bf00      	nop
 8010a00:	0802143c 	.word	0x0802143c
 8010a04:	080216e4 	.word	0x080216e4
 8010a08:	0802149c 	.word	0x0802149c
 8010a0c:	08021714 	.word	0x08021714
 8010a10:	0802172c 	.word	0x0802172c
 8010a14:	08021748 	.word	0x08021748
 8010a18:	08021758 	.word	0x08021758

08010a1c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b088      	sub	sp, #32
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	60f8      	str	r0, [r7, #12]
 8010a24:	60b9      	str	r1, [r7, #8]
 8010a26:	4611      	mov	r1, r2
 8010a28:	461a      	mov	r2, r3
 8010a2a:	460b      	mov	r3, r1
 8010a2c:	80fb      	strh	r3, [r7, #6]
 8010a2e:	4613      	mov	r3, r2
 8010a30:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010a32:	2300      	movs	r3, #0
 8010a34:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010a36:	2300      	movs	r3, #0
 8010a38:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d108      	bne.n	8010a52 <pbuf_copy_partial+0x36>
 8010a40:	4b2b      	ldr	r3, [pc, #172]	; (8010af0 <pbuf_copy_partial+0xd4>)
 8010a42:	f240 420a 	movw	r2, #1034	; 0x40a
 8010a46:	492b      	ldr	r1, [pc, #172]	; (8010af4 <pbuf_copy_partial+0xd8>)
 8010a48:	482b      	ldr	r0, [pc, #172]	; (8010af8 <pbuf_copy_partial+0xdc>)
 8010a4a:	f00a fe6b 	bl	801b724 <iprintf>
 8010a4e:	2300      	movs	r3, #0
 8010a50:	e04a      	b.n	8010ae8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d108      	bne.n	8010a6a <pbuf_copy_partial+0x4e>
 8010a58:	4b25      	ldr	r3, [pc, #148]	; (8010af0 <pbuf_copy_partial+0xd4>)
 8010a5a:	f240 420b 	movw	r2, #1035	; 0x40b
 8010a5e:	4927      	ldr	r1, [pc, #156]	; (8010afc <pbuf_copy_partial+0xe0>)
 8010a60:	4825      	ldr	r0, [pc, #148]	; (8010af8 <pbuf_copy_partial+0xdc>)
 8010a62:	f00a fe5f 	bl	801b724 <iprintf>
 8010a66:	2300      	movs	r3, #0
 8010a68:	e03e      	b.n	8010ae8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	61fb      	str	r3, [r7, #28]
 8010a6e:	e034      	b.n	8010ada <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010a70:	88bb      	ldrh	r3, [r7, #4]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d00a      	beq.n	8010a8c <pbuf_copy_partial+0x70>
 8010a76:	69fb      	ldr	r3, [r7, #28]
 8010a78:	895b      	ldrh	r3, [r3, #10]
 8010a7a:	88ba      	ldrh	r2, [r7, #4]
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d305      	bcc.n	8010a8c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010a80:	69fb      	ldr	r3, [r7, #28]
 8010a82:	895b      	ldrh	r3, [r3, #10]
 8010a84:	88ba      	ldrh	r2, [r7, #4]
 8010a86:	1ad3      	subs	r3, r2, r3
 8010a88:	80bb      	strh	r3, [r7, #4]
 8010a8a:	e023      	b.n	8010ad4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010a8c:	69fb      	ldr	r3, [r7, #28]
 8010a8e:	895a      	ldrh	r2, [r3, #10]
 8010a90:	88bb      	ldrh	r3, [r7, #4]
 8010a92:	1ad3      	subs	r3, r2, r3
 8010a94:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010a96:	8b3a      	ldrh	r2, [r7, #24]
 8010a98:	88fb      	ldrh	r3, [r7, #6]
 8010a9a:	429a      	cmp	r2, r3
 8010a9c:	d901      	bls.n	8010aa2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010a9e:	88fb      	ldrh	r3, [r7, #6]
 8010aa0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010aa2:	8b7b      	ldrh	r3, [r7, #26]
 8010aa4:	68ba      	ldr	r2, [r7, #8]
 8010aa6:	18d0      	adds	r0, r2, r3
 8010aa8:	69fb      	ldr	r3, [r7, #28]
 8010aaa:	685a      	ldr	r2, [r3, #4]
 8010aac:	88bb      	ldrh	r3, [r7, #4]
 8010aae:	4413      	add	r3, r2
 8010ab0:	8b3a      	ldrh	r2, [r7, #24]
 8010ab2:	4619      	mov	r1, r3
 8010ab4:	f00a f8f2 	bl	801ac9c <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010ab8:	8afa      	ldrh	r2, [r7, #22]
 8010aba:	8b3b      	ldrh	r3, [r7, #24]
 8010abc:	4413      	add	r3, r2
 8010abe:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010ac0:	8b7a      	ldrh	r2, [r7, #26]
 8010ac2:	8b3b      	ldrh	r3, [r7, #24]
 8010ac4:	4413      	add	r3, r2
 8010ac6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010ac8:	88fa      	ldrh	r2, [r7, #6]
 8010aca:	8b3b      	ldrh	r3, [r7, #24]
 8010acc:	1ad3      	subs	r3, r2, r3
 8010ace:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010ad4:	69fb      	ldr	r3, [r7, #28]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	61fb      	str	r3, [r7, #28]
 8010ada:	88fb      	ldrh	r3, [r7, #6]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d002      	beq.n	8010ae6 <pbuf_copy_partial+0xca>
 8010ae0:	69fb      	ldr	r3, [r7, #28]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d1c4      	bne.n	8010a70 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010ae6:	8afb      	ldrh	r3, [r7, #22]
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	3720      	adds	r7, #32
 8010aec:	46bd      	mov	sp, r7
 8010aee:	bd80      	pop	{r7, pc}
 8010af0:	0802143c 	.word	0x0802143c
 8010af4:	08021784 	.word	0x08021784
 8010af8:	0802149c 	.word	0x0802149c
 8010afc:	080217a4 	.word	0x080217a4

08010b00 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b084      	sub	sp, #16
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	4603      	mov	r3, r0
 8010b08:	603a      	str	r2, [r7, #0]
 8010b0a:	71fb      	strb	r3, [r7, #7]
 8010b0c:	460b      	mov	r3, r1
 8010b0e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	8919      	ldrh	r1, [r3, #8]
 8010b14:	88ba      	ldrh	r2, [r7, #4]
 8010b16:	79fb      	ldrb	r3, [r7, #7]
 8010b18:	4618      	mov	r0, r3
 8010b1a:	f7ff faa1 	bl	8010060 <pbuf_alloc>
 8010b1e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d101      	bne.n	8010b2a <pbuf_clone+0x2a>
    return NULL;
 8010b26:	2300      	movs	r3, #0
 8010b28:	e011      	b.n	8010b4e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010b2a:	6839      	ldr	r1, [r7, #0]
 8010b2c:	68f8      	ldr	r0, [r7, #12]
 8010b2e:	f7ff fea3 	bl	8010878 <pbuf_copy>
 8010b32:	4603      	mov	r3, r0
 8010b34:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010b36:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d006      	beq.n	8010b4c <pbuf_clone+0x4c>
 8010b3e:	4b06      	ldr	r3, [pc, #24]	; (8010b58 <pbuf_clone+0x58>)
 8010b40:	f240 5224 	movw	r2, #1316	; 0x524
 8010b44:	4905      	ldr	r1, [pc, #20]	; (8010b5c <pbuf_clone+0x5c>)
 8010b46:	4806      	ldr	r0, [pc, #24]	; (8010b60 <pbuf_clone+0x60>)
 8010b48:	f00a fdec 	bl	801b724 <iprintf>
  return q;
 8010b4c:	68fb      	ldr	r3, [r7, #12]
}
 8010b4e:	4618      	mov	r0, r3
 8010b50:	3710      	adds	r7, #16
 8010b52:	46bd      	mov	sp, r7
 8010b54:	bd80      	pop	{r7, pc}
 8010b56:	bf00      	nop
 8010b58:	0802143c 	.word	0x0802143c
 8010b5c:	080218b0 	.word	0x080218b0
 8010b60:	0802149c 	.word	0x0802149c

08010b64 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010b68:	f00a fdf4 	bl	801b754 <rand>
 8010b6c:	4603      	mov	r3, r0
 8010b6e:	b29b      	uxth	r3, r3
 8010b70:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010b74:	b29b      	uxth	r3, r3
 8010b76:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010b7a:	b29a      	uxth	r2, r3
 8010b7c:	4b01      	ldr	r3, [pc, #4]	; (8010b84 <tcp_init+0x20>)
 8010b7e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010b80:	bf00      	nop
 8010b82:	bd80      	pop	{r7, pc}
 8010b84:	20000066 	.word	0x20000066

08010b88 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b082      	sub	sp, #8
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	7d1b      	ldrb	r3, [r3, #20]
 8010b94:	2b01      	cmp	r3, #1
 8010b96:	d105      	bne.n	8010ba4 <tcp_free+0x1c>
 8010b98:	4b06      	ldr	r3, [pc, #24]	; (8010bb4 <tcp_free+0x2c>)
 8010b9a:	22d4      	movs	r2, #212	; 0xd4
 8010b9c:	4906      	ldr	r1, [pc, #24]	; (8010bb8 <tcp_free+0x30>)
 8010b9e:	4807      	ldr	r0, [pc, #28]	; (8010bbc <tcp_free+0x34>)
 8010ba0:	f00a fdc0 	bl	801b724 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010ba4:	6879      	ldr	r1, [r7, #4]
 8010ba6:	2001      	movs	r0, #1
 8010ba8:	f7fe ff44 	bl	800fa34 <memp_free>
}
 8010bac:	bf00      	nop
 8010bae:	3708      	adds	r7, #8
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	bd80      	pop	{r7, pc}
 8010bb4:	0802193c 	.word	0x0802193c
 8010bb8:	0802196c 	.word	0x0802196c
 8010bbc:	08021980 	.word	0x08021980

08010bc0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b082      	sub	sp, #8
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	7d1b      	ldrb	r3, [r3, #20]
 8010bcc:	2b01      	cmp	r3, #1
 8010bce:	d105      	bne.n	8010bdc <tcp_free_listen+0x1c>
 8010bd0:	4b06      	ldr	r3, [pc, #24]	; (8010bec <tcp_free_listen+0x2c>)
 8010bd2:	22df      	movs	r2, #223	; 0xdf
 8010bd4:	4906      	ldr	r1, [pc, #24]	; (8010bf0 <tcp_free_listen+0x30>)
 8010bd6:	4807      	ldr	r0, [pc, #28]	; (8010bf4 <tcp_free_listen+0x34>)
 8010bd8:	f00a fda4 	bl	801b724 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010bdc:	6879      	ldr	r1, [r7, #4]
 8010bde:	2002      	movs	r0, #2
 8010be0:	f7fe ff28 	bl	800fa34 <memp_free>
}
 8010be4:	bf00      	nop
 8010be6:	3708      	adds	r7, #8
 8010be8:	46bd      	mov	sp, r7
 8010bea:	bd80      	pop	{r7, pc}
 8010bec:	0802193c 	.word	0x0802193c
 8010bf0:	080219a8 	.word	0x080219a8
 8010bf4:	08021980 	.word	0x08021980

08010bf8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010bfc:	f000 fea2 	bl	8011944 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010c00:	4b07      	ldr	r3, [pc, #28]	; (8010c20 <tcp_tmr+0x28>)
 8010c02:	781b      	ldrb	r3, [r3, #0]
 8010c04:	3301      	adds	r3, #1
 8010c06:	b2da      	uxtb	r2, r3
 8010c08:	4b05      	ldr	r3, [pc, #20]	; (8010c20 <tcp_tmr+0x28>)
 8010c0a:	701a      	strb	r2, [r3, #0]
 8010c0c:	4b04      	ldr	r3, [pc, #16]	; (8010c20 <tcp_tmr+0x28>)
 8010c0e:	781b      	ldrb	r3, [r3, #0]
 8010c10:	f003 0301 	and.w	r3, r3, #1
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d001      	beq.n	8010c1c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010c18:	f000 fb54 	bl	80112c4 <tcp_slowtmr>
  }
}
 8010c1c:	bf00      	nop
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	2000050d 	.word	0x2000050d

08010c24 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010c2e:	683b      	ldr	r3, [r7, #0]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d105      	bne.n	8010c40 <tcp_remove_listener+0x1c>
 8010c34:	4b0d      	ldr	r3, [pc, #52]	; (8010c6c <tcp_remove_listener+0x48>)
 8010c36:	22ff      	movs	r2, #255	; 0xff
 8010c38:	490d      	ldr	r1, [pc, #52]	; (8010c70 <tcp_remove_listener+0x4c>)
 8010c3a:	480e      	ldr	r0, [pc, #56]	; (8010c74 <tcp_remove_listener+0x50>)
 8010c3c:	f00a fd72 	bl	801b724 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	60fb      	str	r3, [r7, #12]
 8010c44:	e00a      	b.n	8010c5c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010c4a:	683a      	ldr	r2, [r7, #0]
 8010c4c:	429a      	cmp	r2, r3
 8010c4e:	d102      	bne.n	8010c56 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	2200      	movs	r2, #0
 8010c54:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	68db      	ldr	r3, [r3, #12]
 8010c5a:	60fb      	str	r3, [r7, #12]
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d1f1      	bne.n	8010c46 <tcp_remove_listener+0x22>
    }
  }
}
 8010c62:	bf00      	nop
 8010c64:	bf00      	nop
 8010c66:	3710      	adds	r7, #16
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	bd80      	pop	{r7, pc}
 8010c6c:	0802193c 	.word	0x0802193c
 8010c70:	080219c4 	.word	0x080219c4
 8010c74:	08021980 	.word	0x08021980

08010c78 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010c78:	b580      	push	{r7, lr}
 8010c7a:	b084      	sub	sp, #16
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d106      	bne.n	8010c94 <tcp_listen_closed+0x1c>
 8010c86:	4b14      	ldr	r3, [pc, #80]	; (8010cd8 <tcp_listen_closed+0x60>)
 8010c88:	f240 1211 	movw	r2, #273	; 0x111
 8010c8c:	4913      	ldr	r1, [pc, #76]	; (8010cdc <tcp_listen_closed+0x64>)
 8010c8e:	4814      	ldr	r0, [pc, #80]	; (8010ce0 <tcp_listen_closed+0x68>)
 8010c90:	f00a fd48 	bl	801b724 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	7d1b      	ldrb	r3, [r3, #20]
 8010c98:	2b01      	cmp	r3, #1
 8010c9a:	d006      	beq.n	8010caa <tcp_listen_closed+0x32>
 8010c9c:	4b0e      	ldr	r3, [pc, #56]	; (8010cd8 <tcp_listen_closed+0x60>)
 8010c9e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8010ca2:	4910      	ldr	r1, [pc, #64]	; (8010ce4 <tcp_listen_closed+0x6c>)
 8010ca4:	480e      	ldr	r0, [pc, #56]	; (8010ce0 <tcp_listen_closed+0x68>)
 8010ca6:	f00a fd3d 	bl	801b724 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010caa:	2301      	movs	r3, #1
 8010cac:	60fb      	str	r3, [r7, #12]
 8010cae:	e00b      	b.n	8010cc8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8010cb0:	4a0d      	ldr	r2, [pc, #52]	; (8010ce8 <tcp_listen_closed+0x70>)
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	6879      	ldr	r1, [r7, #4]
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	f7ff ffb1 	bl	8010c24 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	3301      	adds	r3, #1
 8010cc6:	60fb      	str	r3, [r7, #12]
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	2b03      	cmp	r3, #3
 8010ccc:	d9f0      	bls.n	8010cb0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010cce:	bf00      	nop
 8010cd0:	bf00      	nop
 8010cd2:	3710      	adds	r7, #16
 8010cd4:	46bd      	mov	sp, r7
 8010cd6:	bd80      	pop	{r7, pc}
 8010cd8:	0802193c 	.word	0x0802193c
 8010cdc:	080219ec 	.word	0x080219ec
 8010ce0:	08021980 	.word	0x08021980
 8010ce4:	080219f8 	.word	0x080219f8
 8010ce8:	08024210 	.word	0x08024210

08010cec <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010cec:	b5b0      	push	{r4, r5, r7, lr}
 8010cee:	b088      	sub	sp, #32
 8010cf0:	af04      	add	r7, sp, #16
 8010cf2:	6078      	str	r0, [r7, #4]
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d106      	bne.n	8010d0c <tcp_close_shutdown+0x20>
 8010cfe:	4b63      	ldr	r3, [pc, #396]	; (8010e8c <tcp_close_shutdown+0x1a0>)
 8010d00:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010d04:	4962      	ldr	r1, [pc, #392]	; (8010e90 <tcp_close_shutdown+0x1a4>)
 8010d06:	4863      	ldr	r0, [pc, #396]	; (8010e94 <tcp_close_shutdown+0x1a8>)
 8010d08:	f00a fd0c 	bl	801b724 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010d0c:	78fb      	ldrb	r3, [r7, #3]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d066      	beq.n	8010de0 <tcp_close_shutdown+0xf4>
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	7d1b      	ldrb	r3, [r3, #20]
 8010d16:	2b04      	cmp	r3, #4
 8010d18:	d003      	beq.n	8010d22 <tcp_close_shutdown+0x36>
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	7d1b      	ldrb	r3, [r3, #20]
 8010d1e:	2b07      	cmp	r3, #7
 8010d20:	d15e      	bne.n	8010de0 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d104      	bne.n	8010d34 <tcp_close_shutdown+0x48>
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010d32:	d055      	beq.n	8010de0 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	8b5b      	ldrh	r3, [r3, #26]
 8010d38:	f003 0310 	and.w	r3, r3, #16
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d106      	bne.n	8010d4e <tcp_close_shutdown+0x62>
 8010d40:	4b52      	ldr	r3, [pc, #328]	; (8010e8c <tcp_close_shutdown+0x1a0>)
 8010d42:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010d46:	4954      	ldr	r1, [pc, #336]	; (8010e98 <tcp_close_shutdown+0x1ac>)
 8010d48:	4852      	ldr	r0, [pc, #328]	; (8010e94 <tcp_close_shutdown+0x1a8>)
 8010d4a:	f00a fceb 	bl	801b724 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010d56:	687d      	ldr	r5, [r7, #4]
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	3304      	adds	r3, #4
 8010d5c:	687a      	ldr	r2, [r7, #4]
 8010d5e:	8ad2      	ldrh	r2, [r2, #22]
 8010d60:	6879      	ldr	r1, [r7, #4]
 8010d62:	8b09      	ldrh	r1, [r1, #24]
 8010d64:	9102      	str	r1, [sp, #8]
 8010d66:	9201      	str	r2, [sp, #4]
 8010d68:	9300      	str	r3, [sp, #0]
 8010d6a:	462b      	mov	r3, r5
 8010d6c:	4622      	mov	r2, r4
 8010d6e:	4601      	mov	r1, r0
 8010d70:	6878      	ldr	r0, [r7, #4]
 8010d72:	f004 fe8d 	bl	8015a90 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010d76:	6878      	ldr	r0, [r7, #4]
 8010d78:	f001 f8c6 	bl	8011f08 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010d7c:	4b47      	ldr	r3, [pc, #284]	; (8010e9c <tcp_close_shutdown+0x1b0>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	687a      	ldr	r2, [r7, #4]
 8010d82:	429a      	cmp	r2, r3
 8010d84:	d105      	bne.n	8010d92 <tcp_close_shutdown+0xa6>
 8010d86:	4b45      	ldr	r3, [pc, #276]	; (8010e9c <tcp_close_shutdown+0x1b0>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	68db      	ldr	r3, [r3, #12]
 8010d8c:	4a43      	ldr	r2, [pc, #268]	; (8010e9c <tcp_close_shutdown+0x1b0>)
 8010d8e:	6013      	str	r3, [r2, #0]
 8010d90:	e013      	b.n	8010dba <tcp_close_shutdown+0xce>
 8010d92:	4b42      	ldr	r3, [pc, #264]	; (8010e9c <tcp_close_shutdown+0x1b0>)
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	60fb      	str	r3, [r7, #12]
 8010d98:	e00c      	b.n	8010db4 <tcp_close_shutdown+0xc8>
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	68db      	ldr	r3, [r3, #12]
 8010d9e:	687a      	ldr	r2, [r7, #4]
 8010da0:	429a      	cmp	r2, r3
 8010da2:	d104      	bne.n	8010dae <tcp_close_shutdown+0xc2>
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	68da      	ldr	r2, [r3, #12]
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	60da      	str	r2, [r3, #12]
 8010dac:	e005      	b.n	8010dba <tcp_close_shutdown+0xce>
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	68db      	ldr	r3, [r3, #12]
 8010db2:	60fb      	str	r3, [r7, #12]
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d1ef      	bne.n	8010d9a <tcp_close_shutdown+0xae>
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	60da      	str	r2, [r3, #12]
 8010dc0:	4b37      	ldr	r3, [pc, #220]	; (8010ea0 <tcp_close_shutdown+0x1b4>)
 8010dc2:	2201      	movs	r2, #1
 8010dc4:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010dc6:	4b37      	ldr	r3, [pc, #220]	; (8010ea4 <tcp_close_shutdown+0x1b8>)
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	687a      	ldr	r2, [r7, #4]
 8010dcc:	429a      	cmp	r2, r3
 8010dce:	d102      	bne.n	8010dd6 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8010dd0:	f003 fd5a 	bl	8014888 <tcp_trigger_input_pcb_close>
 8010dd4:	e002      	b.n	8010ddc <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8010dd6:	6878      	ldr	r0, [r7, #4]
 8010dd8:	f7ff fed6 	bl	8010b88 <tcp_free>
      }
      return ERR_OK;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	e050      	b.n	8010e82 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	7d1b      	ldrb	r3, [r3, #20]
 8010de4:	2b02      	cmp	r3, #2
 8010de6:	d03b      	beq.n	8010e60 <tcp_close_shutdown+0x174>
 8010de8:	2b02      	cmp	r3, #2
 8010dea:	dc44      	bgt.n	8010e76 <tcp_close_shutdown+0x18a>
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d002      	beq.n	8010df6 <tcp_close_shutdown+0x10a>
 8010df0:	2b01      	cmp	r3, #1
 8010df2:	d02a      	beq.n	8010e4a <tcp_close_shutdown+0x15e>
 8010df4:	e03f      	b.n	8010e76 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	8adb      	ldrh	r3, [r3, #22]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d021      	beq.n	8010e42 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010dfe:	4b2a      	ldr	r3, [pc, #168]	; (8010ea8 <tcp_close_shutdown+0x1bc>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	687a      	ldr	r2, [r7, #4]
 8010e04:	429a      	cmp	r2, r3
 8010e06:	d105      	bne.n	8010e14 <tcp_close_shutdown+0x128>
 8010e08:	4b27      	ldr	r3, [pc, #156]	; (8010ea8 <tcp_close_shutdown+0x1bc>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	68db      	ldr	r3, [r3, #12]
 8010e0e:	4a26      	ldr	r2, [pc, #152]	; (8010ea8 <tcp_close_shutdown+0x1bc>)
 8010e10:	6013      	str	r3, [r2, #0]
 8010e12:	e013      	b.n	8010e3c <tcp_close_shutdown+0x150>
 8010e14:	4b24      	ldr	r3, [pc, #144]	; (8010ea8 <tcp_close_shutdown+0x1bc>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	60bb      	str	r3, [r7, #8]
 8010e1a:	e00c      	b.n	8010e36 <tcp_close_shutdown+0x14a>
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	68db      	ldr	r3, [r3, #12]
 8010e20:	687a      	ldr	r2, [r7, #4]
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d104      	bne.n	8010e30 <tcp_close_shutdown+0x144>
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	68da      	ldr	r2, [r3, #12]
 8010e2a:	68bb      	ldr	r3, [r7, #8]
 8010e2c:	60da      	str	r2, [r3, #12]
 8010e2e:	e005      	b.n	8010e3c <tcp_close_shutdown+0x150>
 8010e30:	68bb      	ldr	r3, [r7, #8]
 8010e32:	68db      	ldr	r3, [r3, #12]
 8010e34:	60bb      	str	r3, [r7, #8]
 8010e36:	68bb      	ldr	r3, [r7, #8]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d1ef      	bne.n	8010e1c <tcp_close_shutdown+0x130>
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010e42:	6878      	ldr	r0, [r7, #4]
 8010e44:	f7ff fea0 	bl	8010b88 <tcp_free>
      break;
 8010e48:	e01a      	b.n	8010e80 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010e4a:	6878      	ldr	r0, [r7, #4]
 8010e4c:	f7ff ff14 	bl	8010c78 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010e50:	6879      	ldr	r1, [r7, #4]
 8010e52:	4816      	ldr	r0, [pc, #88]	; (8010eac <tcp_close_shutdown+0x1c0>)
 8010e54:	f001 f8a8 	bl	8011fa8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8010e58:	6878      	ldr	r0, [r7, #4]
 8010e5a:	f7ff feb1 	bl	8010bc0 <tcp_free_listen>
      break;
 8010e5e:	e00f      	b.n	8010e80 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010e60:	6879      	ldr	r1, [r7, #4]
 8010e62:	480e      	ldr	r0, [pc, #56]	; (8010e9c <tcp_close_shutdown+0x1b0>)
 8010e64:	f001 f8a0 	bl	8011fa8 <tcp_pcb_remove>
 8010e68:	4b0d      	ldr	r3, [pc, #52]	; (8010ea0 <tcp_close_shutdown+0x1b4>)
 8010e6a:	2201      	movs	r2, #1
 8010e6c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f7ff fe8a 	bl	8010b88 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8010e74:	e004      	b.n	8010e80 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8010e76:	6878      	ldr	r0, [r7, #4]
 8010e78:	f000 f81a 	bl	8010eb0 <tcp_close_shutdown_fin>
 8010e7c:	4603      	mov	r3, r0
 8010e7e:	e000      	b.n	8010e82 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8010e80:	2300      	movs	r3, #0
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3710      	adds	r7, #16
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bdb0      	pop	{r4, r5, r7, pc}
 8010e8a:	bf00      	nop
 8010e8c:	0802193c 	.word	0x0802193c
 8010e90:	08021a10 	.word	0x08021a10
 8010e94:	08021980 	.word	0x08021980
 8010e98:	08021a30 	.word	0x08021a30
 8010e9c:	20007844 	.word	0x20007844
 8010ea0:	20007840 	.word	0x20007840
 8010ea4:	20007858 	.word	0x20007858
 8010ea8:	20007850 	.word	0x20007850
 8010eac:	2000784c 	.word	0x2000784c

08010eb0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b084      	sub	sp, #16
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d106      	bne.n	8010ecc <tcp_close_shutdown_fin+0x1c>
 8010ebe:	4b2e      	ldr	r3, [pc, #184]	; (8010f78 <tcp_close_shutdown_fin+0xc8>)
 8010ec0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8010ec4:	492d      	ldr	r1, [pc, #180]	; (8010f7c <tcp_close_shutdown_fin+0xcc>)
 8010ec6:	482e      	ldr	r0, [pc, #184]	; (8010f80 <tcp_close_shutdown_fin+0xd0>)
 8010ec8:	f00a fc2c 	bl	801b724 <iprintf>

  switch (pcb->state) {
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	7d1b      	ldrb	r3, [r3, #20]
 8010ed0:	2b07      	cmp	r3, #7
 8010ed2:	d020      	beq.n	8010f16 <tcp_close_shutdown_fin+0x66>
 8010ed4:	2b07      	cmp	r3, #7
 8010ed6:	dc2b      	bgt.n	8010f30 <tcp_close_shutdown_fin+0x80>
 8010ed8:	2b03      	cmp	r3, #3
 8010eda:	d002      	beq.n	8010ee2 <tcp_close_shutdown_fin+0x32>
 8010edc:	2b04      	cmp	r3, #4
 8010ede:	d00d      	beq.n	8010efc <tcp_close_shutdown_fin+0x4c>
 8010ee0:	e026      	b.n	8010f30 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8010ee2:	6878      	ldr	r0, [r7, #4]
 8010ee4:	f003 fee2 	bl	8014cac <tcp_send_fin>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d11f      	bne.n	8010f34 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2205      	movs	r2, #5
 8010ef8:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010efa:	e01b      	b.n	8010f34 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8010efc:	6878      	ldr	r0, [r7, #4]
 8010efe:	f003 fed5 	bl	8014cac <tcp_send_fin>
 8010f02:	4603      	mov	r3, r0
 8010f04:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d114      	bne.n	8010f38 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	2205      	movs	r2, #5
 8010f12:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010f14:	e010      	b.n	8010f38 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8010f16:	6878      	ldr	r0, [r7, #4]
 8010f18:	f003 fec8 	bl	8014cac <tcp_send_fin>
 8010f1c:	4603      	mov	r3, r0
 8010f1e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d109      	bne.n	8010f3c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	2209      	movs	r2, #9
 8010f2c:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010f2e:	e005      	b.n	8010f3c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8010f30:	2300      	movs	r3, #0
 8010f32:	e01c      	b.n	8010f6e <tcp_close_shutdown_fin+0xbe>
      break;
 8010f34:	bf00      	nop
 8010f36:	e002      	b.n	8010f3e <tcp_close_shutdown_fin+0x8e>
      break;
 8010f38:	bf00      	nop
 8010f3a:	e000      	b.n	8010f3e <tcp_close_shutdown_fin+0x8e>
      break;
 8010f3c:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d103      	bne.n	8010f4e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f003 ffee 	bl	8014f28 <tcp_output>
 8010f4c:	e00d      	b.n	8010f6a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8010f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f56:	d108      	bne.n	8010f6a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	8b5b      	ldrh	r3, [r3, #26]
 8010f5c:	f043 0308 	orr.w	r3, r3, #8
 8010f60:	b29a      	uxth	r2, r3
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8010f66:	2300      	movs	r3, #0
 8010f68:	e001      	b.n	8010f6e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8010f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010f6e:	4618      	mov	r0, r3
 8010f70:	3710      	adds	r7, #16
 8010f72:	46bd      	mov	sp, r7
 8010f74:	bd80      	pop	{r7, pc}
 8010f76:	bf00      	nop
 8010f78:	0802193c 	.word	0x0802193c
 8010f7c:	080219ec 	.word	0x080219ec
 8010f80:	08021980 	.word	0x08021980

08010f84 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b082      	sub	sp, #8
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d109      	bne.n	8010fa6 <tcp_close+0x22>
 8010f92:	4b0f      	ldr	r3, [pc, #60]	; (8010fd0 <tcp_close+0x4c>)
 8010f94:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8010f98:	490e      	ldr	r1, [pc, #56]	; (8010fd4 <tcp_close+0x50>)
 8010f9a:	480f      	ldr	r0, [pc, #60]	; (8010fd8 <tcp_close+0x54>)
 8010f9c:	f00a fbc2 	bl	801b724 <iprintf>
 8010fa0:	f06f 030f 	mvn.w	r3, #15
 8010fa4:	e00f      	b.n	8010fc6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	7d1b      	ldrb	r3, [r3, #20]
 8010faa:	2b01      	cmp	r3, #1
 8010fac:	d006      	beq.n	8010fbc <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	8b5b      	ldrh	r3, [r3, #26]
 8010fb2:	f043 0310 	orr.w	r3, r3, #16
 8010fb6:	b29a      	uxth	r2, r3
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8010fbc:	2101      	movs	r1, #1
 8010fbe:	6878      	ldr	r0, [r7, #4]
 8010fc0:	f7ff fe94 	bl	8010cec <tcp_close_shutdown>
 8010fc4:	4603      	mov	r3, r0
}
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	3708      	adds	r7, #8
 8010fca:	46bd      	mov	sp, r7
 8010fcc:	bd80      	pop	{r7, pc}
 8010fce:	bf00      	nop
 8010fd0:	0802193c 	.word	0x0802193c
 8010fd4:	08021a4c 	.word	0x08021a4c
 8010fd8:	08021980 	.word	0x08021980

08010fdc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b08e      	sub	sp, #56	; 0x38
 8010fe0:	af04      	add	r7, sp, #16
 8010fe2:	6078      	str	r0, [r7, #4]
 8010fe4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d107      	bne.n	8010ffc <tcp_abandon+0x20>
 8010fec:	4b52      	ldr	r3, [pc, #328]	; (8011138 <tcp_abandon+0x15c>)
 8010fee:	f240 223d 	movw	r2, #573	; 0x23d
 8010ff2:	4952      	ldr	r1, [pc, #328]	; (801113c <tcp_abandon+0x160>)
 8010ff4:	4852      	ldr	r0, [pc, #328]	; (8011140 <tcp_abandon+0x164>)
 8010ff6:	f00a fb95 	bl	801b724 <iprintf>
 8010ffa:	e099      	b.n	8011130 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	7d1b      	ldrb	r3, [r3, #20]
 8011000:	2b01      	cmp	r3, #1
 8011002:	d106      	bne.n	8011012 <tcp_abandon+0x36>
 8011004:	4b4c      	ldr	r3, [pc, #304]	; (8011138 <tcp_abandon+0x15c>)
 8011006:	f44f 7210 	mov.w	r2, #576	; 0x240
 801100a:	494e      	ldr	r1, [pc, #312]	; (8011144 <tcp_abandon+0x168>)
 801100c:	484c      	ldr	r0, [pc, #304]	; (8011140 <tcp_abandon+0x164>)
 801100e:	f00a fb89 	bl	801b724 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	7d1b      	ldrb	r3, [r3, #20]
 8011016:	2b0a      	cmp	r3, #10
 8011018:	d107      	bne.n	801102a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801101a:	6879      	ldr	r1, [r7, #4]
 801101c:	484a      	ldr	r0, [pc, #296]	; (8011148 <tcp_abandon+0x16c>)
 801101e:	f000 ffc3 	bl	8011fa8 <tcp_pcb_remove>
    tcp_free(pcb);
 8011022:	6878      	ldr	r0, [r7, #4]
 8011024:	f7ff fdb0 	bl	8010b88 <tcp_free>
 8011028:	e082      	b.n	8011130 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801102a:	2300      	movs	r3, #0
 801102c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801102e:	2300      	movs	r3, #0
 8011030:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011036:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801103c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011044:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	691b      	ldr	r3, [r3, #16]
 801104a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	7d1b      	ldrb	r3, [r3, #20]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d126      	bne.n	80110a2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	8adb      	ldrh	r3, [r3, #22]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d02e      	beq.n	80110ba <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801105c:	4b3b      	ldr	r3, [pc, #236]	; (801114c <tcp_abandon+0x170>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	687a      	ldr	r2, [r7, #4]
 8011062:	429a      	cmp	r2, r3
 8011064:	d105      	bne.n	8011072 <tcp_abandon+0x96>
 8011066:	4b39      	ldr	r3, [pc, #228]	; (801114c <tcp_abandon+0x170>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	68db      	ldr	r3, [r3, #12]
 801106c:	4a37      	ldr	r2, [pc, #220]	; (801114c <tcp_abandon+0x170>)
 801106e:	6013      	str	r3, [r2, #0]
 8011070:	e013      	b.n	801109a <tcp_abandon+0xbe>
 8011072:	4b36      	ldr	r3, [pc, #216]	; (801114c <tcp_abandon+0x170>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	61fb      	str	r3, [r7, #28]
 8011078:	e00c      	b.n	8011094 <tcp_abandon+0xb8>
 801107a:	69fb      	ldr	r3, [r7, #28]
 801107c:	68db      	ldr	r3, [r3, #12]
 801107e:	687a      	ldr	r2, [r7, #4]
 8011080:	429a      	cmp	r2, r3
 8011082:	d104      	bne.n	801108e <tcp_abandon+0xb2>
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	68da      	ldr	r2, [r3, #12]
 8011088:	69fb      	ldr	r3, [r7, #28]
 801108a:	60da      	str	r2, [r3, #12]
 801108c:	e005      	b.n	801109a <tcp_abandon+0xbe>
 801108e:	69fb      	ldr	r3, [r7, #28]
 8011090:	68db      	ldr	r3, [r3, #12]
 8011092:	61fb      	str	r3, [r7, #28]
 8011094:	69fb      	ldr	r3, [r7, #28]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d1ef      	bne.n	801107a <tcp_abandon+0x9e>
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	2200      	movs	r2, #0
 801109e:	60da      	str	r2, [r3, #12]
 80110a0:	e00b      	b.n	80110ba <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	8adb      	ldrh	r3, [r3, #22]
 80110aa:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80110ac:	6879      	ldr	r1, [r7, #4]
 80110ae:	4828      	ldr	r0, [pc, #160]	; (8011150 <tcp_abandon+0x174>)
 80110b0:	f000 ff7a 	bl	8011fa8 <tcp_pcb_remove>
 80110b4:	4b27      	ldr	r3, [pc, #156]	; (8011154 <tcp_abandon+0x178>)
 80110b6:	2201      	movs	r2, #1
 80110b8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d004      	beq.n	80110cc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110c6:	4618      	mov	r0, r3
 80110c8:	f000 fd1c 	bl	8011b04 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d004      	beq.n	80110de <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80110d8:	4618      	mov	r0, r3
 80110da:	f000 fd13 	bl	8011b04 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d004      	beq.n	80110f0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80110ea:	4618      	mov	r0, r3
 80110ec:	f000 fd0a 	bl	8011b04 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80110f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d00e      	beq.n	8011114 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80110f6:	6879      	ldr	r1, [r7, #4]
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	3304      	adds	r3, #4
 80110fc:	687a      	ldr	r2, [r7, #4]
 80110fe:	8b12      	ldrh	r2, [r2, #24]
 8011100:	9202      	str	r2, [sp, #8]
 8011102:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011104:	9201      	str	r2, [sp, #4]
 8011106:	9300      	str	r3, [sp, #0]
 8011108:	460b      	mov	r3, r1
 801110a:	697a      	ldr	r2, [r7, #20]
 801110c:	69b9      	ldr	r1, [r7, #24]
 801110e:	6878      	ldr	r0, [r7, #4]
 8011110:	f004 fcbe 	bl	8015a90 <tcp_rst>
    }
    last_state = pcb->state;
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	7d1b      	ldrb	r3, [r3, #20]
 8011118:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801111a:	6878      	ldr	r0, [r7, #4]
 801111c:	f7ff fd34 	bl	8010b88 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011120:	693b      	ldr	r3, [r7, #16]
 8011122:	2b00      	cmp	r3, #0
 8011124:	d004      	beq.n	8011130 <tcp_abandon+0x154>
 8011126:	693b      	ldr	r3, [r7, #16]
 8011128:	f06f 010c 	mvn.w	r1, #12
 801112c:	68f8      	ldr	r0, [r7, #12]
 801112e:	4798      	blx	r3
  }
}
 8011130:	3728      	adds	r7, #40	; 0x28
 8011132:	46bd      	mov	sp, r7
 8011134:	bd80      	pop	{r7, pc}
 8011136:	bf00      	nop
 8011138:	0802193c 	.word	0x0802193c
 801113c:	08021a80 	.word	0x08021a80
 8011140:	08021980 	.word	0x08021980
 8011144:	08021a9c 	.word	0x08021a9c
 8011148:	20007854 	.word	0x20007854
 801114c:	20007850 	.word	0x20007850
 8011150:	20007844 	.word	0x20007844
 8011154:	20007840 	.word	0x20007840

08011158 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b082      	sub	sp, #8
 801115c:	af00      	add	r7, sp, #0
 801115e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011160:	2101      	movs	r1, #1
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	f7ff ff3a 	bl	8010fdc <tcp_abandon>
}
 8011168:	bf00      	nop
 801116a:	3708      	adds	r7, #8
 801116c:	46bd      	mov	sp, r7
 801116e:	bd80      	pop	{r7, pc}

08011170 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b084      	sub	sp, #16
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d106      	bne.n	801118c <tcp_update_rcv_ann_wnd+0x1c>
 801117e:	4b25      	ldr	r3, [pc, #148]	; (8011214 <tcp_update_rcv_ann_wnd+0xa4>)
 8011180:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011184:	4924      	ldr	r1, [pc, #144]	; (8011218 <tcp_update_rcv_ann_wnd+0xa8>)
 8011186:	4825      	ldr	r0, [pc, #148]	; (801121c <tcp_update_rcv_ann_wnd+0xac>)
 8011188:	f00a facc 	bl	801b724 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011190:	687a      	ldr	r2, [r7, #4]
 8011192:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011194:	4413      	add	r3, r2
 8011196:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801119c:	687a      	ldr	r2, [r7, #4]
 801119e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80111a0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80111a4:	bf28      	it	cs
 80111a6:	f44f 6280 	movcs.w	r2, #1024	; 0x400
 80111aa:	b292      	uxth	r2, r2
 80111ac:	4413      	add	r3, r2
 80111ae:	68fa      	ldr	r2, [r7, #12]
 80111b0:	1ad3      	subs	r3, r2, r3
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	db08      	blt.n	80111c8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111c2:	68fa      	ldr	r2, [r7, #12]
 80111c4:	1ad3      	subs	r3, r2, r3
 80111c6:	e020      	b.n	801120a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111d0:	1ad3      	subs	r3, r2, r3
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	dd03      	ble.n	80111de <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	2200      	movs	r2, #0
 80111da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80111dc:	e014      	b.n	8011208 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111e6:	1ad3      	subs	r3, r2, r3
 80111e8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80111f0:	d306      	bcc.n	8011200 <tcp_update_rcv_ann_wnd+0x90>
 80111f2:	4b08      	ldr	r3, [pc, #32]	; (8011214 <tcp_update_rcv_ann_wnd+0xa4>)
 80111f4:	f240 32b6 	movw	r2, #950	; 0x3b6
 80111f8:	4909      	ldr	r1, [pc, #36]	; (8011220 <tcp_update_rcv_ann_wnd+0xb0>)
 80111fa:	4808      	ldr	r0, [pc, #32]	; (801121c <tcp_update_rcv_ann_wnd+0xac>)
 80111fc:	f00a fa92 	bl	801b724 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8011200:	68bb      	ldr	r3, [r7, #8]
 8011202:	b29a      	uxth	r2, r3
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8011208:	2300      	movs	r3, #0
  }
}
 801120a:	4618      	mov	r0, r3
 801120c:	3710      	adds	r7, #16
 801120e:	46bd      	mov	sp, r7
 8011210:	bd80      	pop	{r7, pc}
 8011212:	bf00      	nop
 8011214:	0802193c 	.word	0x0802193c
 8011218:	08021b98 	.word	0x08021b98
 801121c:	08021980 	.word	0x08021980
 8011220:	08021bbc 	.word	0x08021bbc

08011224 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8011224:	b580      	push	{r7, lr}
 8011226:	b084      	sub	sp, #16
 8011228:	af00      	add	r7, sp, #0
 801122a:	6078      	str	r0, [r7, #4]
 801122c:	460b      	mov	r3, r1
 801122e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	2b00      	cmp	r3, #0
 8011234:	d107      	bne.n	8011246 <tcp_recved+0x22>
 8011236:	4b1f      	ldr	r3, [pc, #124]	; (80112b4 <tcp_recved+0x90>)
 8011238:	f240 32cf 	movw	r2, #975	; 0x3cf
 801123c:	491e      	ldr	r1, [pc, #120]	; (80112b8 <tcp_recved+0x94>)
 801123e:	481f      	ldr	r0, [pc, #124]	; (80112bc <tcp_recved+0x98>)
 8011240:	f00a fa70 	bl	801b724 <iprintf>
 8011244:	e032      	b.n	80112ac <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	7d1b      	ldrb	r3, [r3, #20]
 801124a:	2b01      	cmp	r3, #1
 801124c:	d106      	bne.n	801125c <tcp_recved+0x38>
 801124e:	4b19      	ldr	r3, [pc, #100]	; (80112b4 <tcp_recved+0x90>)
 8011250:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011254:	491a      	ldr	r1, [pc, #104]	; (80112c0 <tcp_recved+0x9c>)
 8011256:	4819      	ldr	r0, [pc, #100]	; (80112bc <tcp_recved+0x98>)
 8011258:	f00a fa64 	bl	801b724 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011260:	887b      	ldrh	r3, [r7, #2]
 8011262:	4413      	add	r3, r2
 8011264:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8011266:	89fb      	ldrh	r3, [r7, #14]
 8011268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801126c:	d804      	bhi.n	8011278 <tcp_recved+0x54>
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011272:	89fa      	ldrh	r2, [r7, #14]
 8011274:	429a      	cmp	r2, r3
 8011276:	d204      	bcs.n	8011282 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801127e:	851a      	strh	r2, [r3, #40]	; 0x28
 8011280:	e002      	b.n	8011288 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	89fa      	ldrh	r2, [r7, #14]
 8011286:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8011288:	6878      	ldr	r0, [r7, #4]
 801128a:	f7ff ff71 	bl	8011170 <tcp_update_rcv_ann_wnd>
 801128e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8011290:	68bb      	ldr	r3, [r7, #8]
 8011292:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011296:	d309      	bcc.n	80112ac <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	8b5b      	ldrh	r3, [r3, #26]
 801129c:	f043 0302 	orr.w	r3, r3, #2
 80112a0:	b29a      	uxth	r2, r3
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	f003 fe3e 	bl	8014f28 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80112ac:	3710      	adds	r7, #16
 80112ae:	46bd      	mov	sp, r7
 80112b0:	bd80      	pop	{r7, pc}
 80112b2:	bf00      	nop
 80112b4:	0802193c 	.word	0x0802193c
 80112b8:	08021bd8 	.word	0x08021bd8
 80112bc:	08021980 	.word	0x08021980
 80112c0:	08021bf0 	.word	0x08021bf0

080112c4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80112c4:	b5b0      	push	{r4, r5, r7, lr}
 80112c6:	b090      	sub	sp, #64	; 0x40
 80112c8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80112ca:	2300      	movs	r3, #0
 80112cc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80112d0:	4b94      	ldr	r3, [pc, #592]	; (8011524 <tcp_slowtmr+0x260>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	3301      	adds	r3, #1
 80112d6:	4a93      	ldr	r2, [pc, #588]	; (8011524 <tcp_slowtmr+0x260>)
 80112d8:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80112da:	4b93      	ldr	r3, [pc, #588]	; (8011528 <tcp_slowtmr+0x264>)
 80112dc:	781b      	ldrb	r3, [r3, #0]
 80112de:	3301      	adds	r3, #1
 80112e0:	b2da      	uxtb	r2, r3
 80112e2:	4b91      	ldr	r3, [pc, #580]	; (8011528 <tcp_slowtmr+0x264>)
 80112e4:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80112e6:	2300      	movs	r3, #0
 80112e8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80112ea:	4b90      	ldr	r3, [pc, #576]	; (801152c <tcp_slowtmr+0x268>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80112f0:	e29f      	b.n	8011832 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80112f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112f4:	7d1b      	ldrb	r3, [r3, #20]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d106      	bne.n	8011308 <tcp_slowtmr+0x44>
 80112fa:	4b8d      	ldr	r3, [pc, #564]	; (8011530 <tcp_slowtmr+0x26c>)
 80112fc:	f240 42be 	movw	r2, #1214	; 0x4be
 8011300:	498c      	ldr	r1, [pc, #560]	; (8011534 <tcp_slowtmr+0x270>)
 8011302:	488d      	ldr	r0, [pc, #564]	; (8011538 <tcp_slowtmr+0x274>)
 8011304:	f00a fa0e 	bl	801b724 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801130a:	7d1b      	ldrb	r3, [r3, #20]
 801130c:	2b01      	cmp	r3, #1
 801130e:	d106      	bne.n	801131e <tcp_slowtmr+0x5a>
 8011310:	4b87      	ldr	r3, [pc, #540]	; (8011530 <tcp_slowtmr+0x26c>)
 8011312:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011316:	4989      	ldr	r1, [pc, #548]	; (801153c <tcp_slowtmr+0x278>)
 8011318:	4887      	ldr	r0, [pc, #540]	; (8011538 <tcp_slowtmr+0x274>)
 801131a:	f00a fa03 	bl	801b724 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801131e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011320:	7d1b      	ldrb	r3, [r3, #20]
 8011322:	2b0a      	cmp	r3, #10
 8011324:	d106      	bne.n	8011334 <tcp_slowtmr+0x70>
 8011326:	4b82      	ldr	r3, [pc, #520]	; (8011530 <tcp_slowtmr+0x26c>)
 8011328:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801132c:	4984      	ldr	r1, [pc, #528]	; (8011540 <tcp_slowtmr+0x27c>)
 801132e:	4882      	ldr	r0, [pc, #520]	; (8011538 <tcp_slowtmr+0x274>)
 8011330:	f00a f9f8 	bl	801b724 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011336:	7f9a      	ldrb	r2, [r3, #30]
 8011338:	4b7b      	ldr	r3, [pc, #492]	; (8011528 <tcp_slowtmr+0x264>)
 801133a:	781b      	ldrb	r3, [r3, #0]
 801133c:	429a      	cmp	r2, r3
 801133e:	d105      	bne.n	801134c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8011340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011342:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011346:	68db      	ldr	r3, [r3, #12]
 8011348:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801134a:	e272      	b.n	8011832 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 801134c:	4b76      	ldr	r3, [pc, #472]	; (8011528 <tcp_slowtmr+0x264>)
 801134e:	781a      	ldrb	r2, [r3, #0]
 8011350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011352:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011354:	2300      	movs	r3, #0
 8011356:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801135a:	2300      	movs	r3, #0
 801135c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8011360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011362:	7d1b      	ldrb	r3, [r3, #20]
 8011364:	2b02      	cmp	r3, #2
 8011366:	d10a      	bne.n	801137e <tcp_slowtmr+0xba>
 8011368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801136a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801136e:	2b05      	cmp	r3, #5
 8011370:	d905      	bls.n	801137e <tcp_slowtmr+0xba>
      ++pcb_remove;
 8011372:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011376:	3301      	adds	r3, #1
 8011378:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801137c:	e11e      	b.n	80115bc <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801137e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011380:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011384:	2b0b      	cmp	r3, #11
 8011386:	d905      	bls.n	8011394 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8011388:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801138c:	3301      	adds	r3, #1
 801138e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011392:	e113      	b.n	80115bc <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011396:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801139a:	2b00      	cmp	r3, #0
 801139c:	d075      	beq.n	801148a <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801139e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d006      	beq.n	80113b4 <tcp_slowtmr+0xf0>
 80113a6:	4b62      	ldr	r3, [pc, #392]	; (8011530 <tcp_slowtmr+0x26c>)
 80113a8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80113ac:	4965      	ldr	r1, [pc, #404]	; (8011544 <tcp_slowtmr+0x280>)
 80113ae:	4862      	ldr	r0, [pc, #392]	; (8011538 <tcp_slowtmr+0x274>)
 80113b0:	f00a f9b8 	bl	801b724 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80113b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d106      	bne.n	80113ca <tcp_slowtmr+0x106>
 80113bc:	4b5c      	ldr	r3, [pc, #368]	; (8011530 <tcp_slowtmr+0x26c>)
 80113be:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80113c2:	4961      	ldr	r1, [pc, #388]	; (8011548 <tcp_slowtmr+0x284>)
 80113c4:	485c      	ldr	r0, [pc, #368]	; (8011538 <tcp_slowtmr+0x274>)
 80113c6:	f00a f9ad 	bl	801b724 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80113ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113cc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80113d0:	2b0b      	cmp	r3, #11
 80113d2:	d905      	bls.n	80113e0 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80113d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80113d8:	3301      	adds	r3, #1
 80113da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80113de:	e0ed      	b.n	80115bc <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80113e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113e2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80113e6:	3b01      	subs	r3, #1
 80113e8:	4a58      	ldr	r2, [pc, #352]	; (801154c <tcp_slowtmr+0x288>)
 80113ea:	5cd3      	ldrb	r3, [r2, r3]
 80113ec:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80113ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80113f4:	7c7a      	ldrb	r2, [r7, #17]
 80113f6:	429a      	cmp	r2, r3
 80113f8:	d907      	bls.n	801140a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80113fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113fc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011400:	3301      	adds	r3, #1
 8011402:	b2da      	uxtb	r2, r3
 8011404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011406:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 801140a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801140c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011410:	7c7a      	ldrb	r2, [r7, #17]
 8011412:	429a      	cmp	r2, r3
 8011414:	f200 80d2 	bhi.w	80115bc <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011418:	2301      	movs	r3, #1
 801141a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 801141c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801141e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011422:	2b00      	cmp	r3, #0
 8011424:	d108      	bne.n	8011438 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011426:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011428:	f004 fc24 	bl	8015c74 <tcp_zero_window_probe>
 801142c:	4603      	mov	r3, r0
 801142e:	2b00      	cmp	r3, #0
 8011430:	d014      	beq.n	801145c <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8011432:	2300      	movs	r3, #0
 8011434:	623b      	str	r3, [r7, #32]
 8011436:	e011      	b.n	801145c <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801143a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801143e:	4619      	mov	r1, r3
 8011440:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011442:	f003 faeb 	bl	8014a1c <tcp_split_unsent_seg>
 8011446:	4603      	mov	r3, r0
 8011448:	2b00      	cmp	r3, #0
 801144a:	d107      	bne.n	801145c <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 801144c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801144e:	f003 fd6b 	bl	8014f28 <tcp_output>
 8011452:	4603      	mov	r3, r0
 8011454:	2b00      	cmp	r3, #0
 8011456:	d101      	bne.n	801145c <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011458:	2300      	movs	r3, #0
 801145a:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 801145c:	6a3b      	ldr	r3, [r7, #32]
 801145e:	2b00      	cmp	r3, #0
 8011460:	f000 80ac 	beq.w	80115bc <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011466:	2200      	movs	r2, #0
 8011468:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801146c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801146e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011472:	2b06      	cmp	r3, #6
 8011474:	f200 80a2 	bhi.w	80115bc <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8011478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801147a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801147e:	3301      	adds	r3, #1
 8011480:	b2da      	uxtb	r2, r3
 8011482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011484:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011488:	e098      	b.n	80115bc <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801148a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801148c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011490:	2b00      	cmp	r3, #0
 8011492:	db0f      	blt.n	80114b4 <tcp_slowtmr+0x1f0>
 8011494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011496:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801149a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801149e:	4293      	cmp	r3, r2
 80114a0:	d008      	beq.n	80114b4 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 80114a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80114a8:	b29b      	uxth	r3, r3
 80114aa:	3301      	adds	r3, #1
 80114ac:	b29b      	uxth	r3, r3
 80114ae:	b21a      	sxth	r2, r3
 80114b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114b2:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80114b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114b6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80114ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114bc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80114c0:	429a      	cmp	r2, r3
 80114c2:	db7b      	blt.n	80115bc <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80114c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114c6:	f004 f821 	bl	801550c <tcp_rexmit_rto_prepare>
 80114ca:	4603      	mov	r3, r0
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d007      	beq.n	80114e0 <tcp_slowtmr+0x21c>
 80114d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d171      	bne.n	80115bc <tcp_slowtmr+0x2f8>
 80114d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d06d      	beq.n	80115bc <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80114e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114e2:	7d1b      	ldrb	r3, [r3, #20]
 80114e4:	2b02      	cmp	r3, #2
 80114e6:	d03a      	beq.n	801155e <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80114e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80114ee:	2b0c      	cmp	r3, #12
 80114f0:	bf28      	it	cs
 80114f2:	230c      	movcs	r3, #12
 80114f4:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80114f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114f8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80114fc:	10db      	asrs	r3, r3, #3
 80114fe:	b21b      	sxth	r3, r3
 8011500:	461a      	mov	r2, r3
 8011502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011504:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011508:	4413      	add	r3, r2
 801150a:	7efa      	ldrb	r2, [r7, #27]
 801150c:	4910      	ldr	r1, [pc, #64]	; (8011550 <tcp_slowtmr+0x28c>)
 801150e:	5c8a      	ldrb	r2, [r1, r2]
 8011510:	4093      	lsls	r3, r2
 8011512:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801151a:	4293      	cmp	r3, r2
 801151c:	dc1a      	bgt.n	8011554 <tcp_slowtmr+0x290>
 801151e:	697b      	ldr	r3, [r7, #20]
 8011520:	b21a      	sxth	r2, r3
 8011522:	e019      	b.n	8011558 <tcp_slowtmr+0x294>
 8011524:	20007848 	.word	0x20007848
 8011528:	2000050e 	.word	0x2000050e
 801152c:	20007844 	.word	0x20007844
 8011530:	0802193c 	.word	0x0802193c
 8011534:	08021c80 	.word	0x08021c80
 8011538:	08021980 	.word	0x08021980
 801153c:	08021cac 	.word	0x08021cac
 8011540:	08021cd8 	.word	0x08021cd8
 8011544:	08021d08 	.word	0x08021d08
 8011548:	08021d3c 	.word	0x08021d3c
 801154c:	08024208 	.word	0x08024208
 8011550:	080241f8 	.word	0x080241f8
 8011554:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801155a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801155e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011560:	2200      	movs	r2, #0
 8011562:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011566:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801156a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801156c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011570:	4293      	cmp	r3, r2
 8011572:	bf28      	it	cs
 8011574:	4613      	movcs	r3, r2
 8011576:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8011578:	8a7b      	ldrh	r3, [r7, #18]
 801157a:	085b      	lsrs	r3, r3, #1
 801157c:	b29a      	uxth	r2, r3
 801157e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011580:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011586:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801158a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801158c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801158e:	005b      	lsls	r3, r3, #1
 8011590:	b29b      	uxth	r3, r3
 8011592:	429a      	cmp	r2, r3
 8011594:	d206      	bcs.n	80115a4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011598:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801159a:	005b      	lsls	r3, r3, #1
 801159c:	b29a      	uxth	r2, r3
 801159e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115a0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80115a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115a6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80115a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115aa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80115ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115b0:	2200      	movs	r2, #0
 80115b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80115b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80115b8:	f004 f818 	bl	80155ec <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80115bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115be:	7d1b      	ldrb	r3, [r3, #20]
 80115c0:	2b06      	cmp	r3, #6
 80115c2:	d111      	bne.n	80115e8 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80115c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115c6:	8b5b      	ldrh	r3, [r3, #26]
 80115c8:	f003 0310 	and.w	r3, r3, #16
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d00b      	beq.n	80115e8 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80115d0:	4b9d      	ldr	r3, [pc, #628]	; (8011848 <tcp_slowtmr+0x584>)
 80115d2:	681a      	ldr	r2, [r3, #0]
 80115d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115d6:	6a1b      	ldr	r3, [r3, #32]
 80115d8:	1ad3      	subs	r3, r2, r3
 80115da:	2b28      	cmp	r3, #40	; 0x28
 80115dc:	d904      	bls.n	80115e8 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80115de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80115e2:	3301      	adds	r3, #1
 80115e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80115e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ea:	7a5b      	ldrb	r3, [r3, #9]
 80115ec:	f003 0308 	and.w	r3, r3, #8
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d04c      	beq.n	801168e <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80115f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115f6:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80115f8:	2b04      	cmp	r3, #4
 80115fa:	d003      	beq.n	8011604 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80115fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115fe:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8011600:	2b07      	cmp	r3, #7
 8011602:	d144      	bne.n	801168e <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011604:	4b90      	ldr	r3, [pc, #576]	; (8011848 <tcp_slowtmr+0x584>)
 8011606:	681a      	ldr	r2, [r3, #0]
 8011608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801160a:	6a1b      	ldr	r3, [r3, #32]
 801160c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801160e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011610:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011614:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8011618:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 801161c:	498b      	ldr	r1, [pc, #556]	; (801184c <tcp_slowtmr+0x588>)
 801161e:	fba1 1303 	umull	r1, r3, r1, r3
 8011622:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011624:	429a      	cmp	r2, r3
 8011626:	d90a      	bls.n	801163e <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011628:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801162c:	3301      	adds	r3, #1
 801162e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011632:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011636:	3301      	adds	r3, #1
 8011638:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801163c:	e027      	b.n	801168e <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801163e:	4b82      	ldr	r3, [pc, #520]	; (8011848 <tcp_slowtmr+0x584>)
 8011640:	681a      	ldr	r2, [r3, #0]
 8011642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011644:	6a1b      	ldr	r3, [r3, #32]
 8011646:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801164a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801164e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011650:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011654:	4618      	mov	r0, r3
 8011656:	4b7e      	ldr	r3, [pc, #504]	; (8011850 <tcp_slowtmr+0x58c>)
 8011658:	fb03 f300 	mul.w	r3, r3, r0
 801165c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801165e:	497b      	ldr	r1, [pc, #492]	; (801184c <tcp_slowtmr+0x588>)
 8011660:	fba1 1303 	umull	r1, r3, r1, r3
 8011664:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011666:	429a      	cmp	r2, r3
 8011668:	d911      	bls.n	801168e <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 801166a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801166c:	f004 fac2 	bl	8015bf4 <tcp_keepalive>
 8011670:	4603      	mov	r3, r0
 8011672:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8011676:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801167a:	2b00      	cmp	r3, #0
 801167c:	d107      	bne.n	801168e <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011680:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011684:	3301      	adds	r3, #1
 8011686:	b2da      	uxtb	r2, r3
 8011688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801168a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801168e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011692:	2b00      	cmp	r3, #0
 8011694:	d011      	beq.n	80116ba <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011696:	4b6c      	ldr	r3, [pc, #432]	; (8011848 <tcp_slowtmr+0x584>)
 8011698:	681a      	ldr	r2, [r3, #0]
 801169a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801169c:	6a1b      	ldr	r3, [r3, #32]
 801169e:	1ad2      	subs	r2, r2, r3
 80116a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116a2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80116a6:	4619      	mov	r1, r3
 80116a8:	460b      	mov	r3, r1
 80116aa:	005b      	lsls	r3, r3, #1
 80116ac:	440b      	add	r3, r1
 80116ae:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80116b0:	429a      	cmp	r2, r3
 80116b2:	d302      	bcc.n	80116ba <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 80116b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116b6:	f000 fddb 	bl	8012270 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80116ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116bc:	7d1b      	ldrb	r3, [r3, #20]
 80116be:	2b03      	cmp	r3, #3
 80116c0:	d10b      	bne.n	80116da <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80116c2:	4b61      	ldr	r3, [pc, #388]	; (8011848 <tcp_slowtmr+0x584>)
 80116c4:	681a      	ldr	r2, [r3, #0]
 80116c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116c8:	6a1b      	ldr	r3, [r3, #32]
 80116ca:	1ad3      	subs	r3, r2, r3
 80116cc:	2b28      	cmp	r3, #40	; 0x28
 80116ce:	d904      	bls.n	80116da <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80116d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116d4:	3301      	adds	r3, #1
 80116d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80116da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116dc:	7d1b      	ldrb	r3, [r3, #20]
 80116de:	2b09      	cmp	r3, #9
 80116e0:	d10b      	bne.n	80116fa <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80116e2:	4b59      	ldr	r3, [pc, #356]	; (8011848 <tcp_slowtmr+0x584>)
 80116e4:	681a      	ldr	r2, [r3, #0]
 80116e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116e8:	6a1b      	ldr	r3, [r3, #32]
 80116ea:	1ad3      	subs	r3, r2, r3
 80116ec:	2bf0      	cmp	r3, #240	; 0xf0
 80116ee:	d904      	bls.n	80116fa <tcp_slowtmr+0x436>
        ++pcb_remove;
 80116f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116f4:	3301      	adds	r3, #1
 80116f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80116fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d060      	beq.n	80117c4 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8011702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011708:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 801170a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801170c:	f000 fbfc 	bl	8011f08 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011712:	2b00      	cmp	r3, #0
 8011714:	d010      	beq.n	8011738 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011716:	4b4f      	ldr	r3, [pc, #316]	; (8011854 <tcp_slowtmr+0x590>)
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801171c:	429a      	cmp	r2, r3
 801171e:	d106      	bne.n	801172e <tcp_slowtmr+0x46a>
 8011720:	4b4d      	ldr	r3, [pc, #308]	; (8011858 <tcp_slowtmr+0x594>)
 8011722:	f240 526d 	movw	r2, #1389	; 0x56d
 8011726:	494d      	ldr	r1, [pc, #308]	; (801185c <tcp_slowtmr+0x598>)
 8011728:	484d      	ldr	r0, [pc, #308]	; (8011860 <tcp_slowtmr+0x59c>)
 801172a:	f009 fffb 	bl	801b724 <iprintf>
        prev->next = pcb->next;
 801172e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011730:	68da      	ldr	r2, [r3, #12]
 8011732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011734:	60da      	str	r2, [r3, #12]
 8011736:	e00f      	b.n	8011758 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011738:	4b46      	ldr	r3, [pc, #280]	; (8011854 <tcp_slowtmr+0x590>)
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801173e:	429a      	cmp	r2, r3
 8011740:	d006      	beq.n	8011750 <tcp_slowtmr+0x48c>
 8011742:	4b45      	ldr	r3, [pc, #276]	; (8011858 <tcp_slowtmr+0x594>)
 8011744:	f240 5271 	movw	r2, #1393	; 0x571
 8011748:	4946      	ldr	r1, [pc, #280]	; (8011864 <tcp_slowtmr+0x5a0>)
 801174a:	4845      	ldr	r0, [pc, #276]	; (8011860 <tcp_slowtmr+0x59c>)
 801174c:	f009 ffea 	bl	801b724 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011752:	68db      	ldr	r3, [r3, #12]
 8011754:	4a3f      	ldr	r2, [pc, #252]	; (8011854 <tcp_slowtmr+0x590>)
 8011756:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011758:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801175c:	2b00      	cmp	r3, #0
 801175e:	d013      	beq.n	8011788 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011762:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011766:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011768:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801176a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801176c:	3304      	adds	r3, #4
 801176e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011770:	8ad2      	ldrh	r2, [r2, #22]
 8011772:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011774:	8b09      	ldrh	r1, [r1, #24]
 8011776:	9102      	str	r1, [sp, #8]
 8011778:	9201      	str	r2, [sp, #4]
 801177a:	9300      	str	r3, [sp, #0]
 801177c:	462b      	mov	r3, r5
 801177e:	4622      	mov	r2, r4
 8011780:	4601      	mov	r1, r0
 8011782:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011784:	f004 f984 	bl	8015a90 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801178a:	691b      	ldr	r3, [r3, #16]
 801178c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801178e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011790:	7d1b      	ldrb	r3, [r3, #20]
 8011792:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011796:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801179e:	6838      	ldr	r0, [r7, #0]
 80117a0:	f7ff f9f2 	bl	8010b88 <tcp_free>

      tcp_active_pcbs_changed = 0;
 80117a4:	4b30      	ldr	r3, [pc, #192]	; (8011868 <tcp_slowtmr+0x5a4>)
 80117a6:	2200      	movs	r2, #0
 80117a8:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d004      	beq.n	80117ba <tcp_slowtmr+0x4f6>
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	f06f 010c 	mvn.w	r1, #12
 80117b6:	68b8      	ldr	r0, [r7, #8]
 80117b8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80117ba:	4b2b      	ldr	r3, [pc, #172]	; (8011868 <tcp_slowtmr+0x5a4>)
 80117bc:	781b      	ldrb	r3, [r3, #0]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d037      	beq.n	8011832 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80117c2:	e590      	b.n	80112e6 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80117c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117c6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80117c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117ca:	68db      	ldr	r3, [r3, #12]
 80117cc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80117ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117d0:	7f1b      	ldrb	r3, [r3, #28]
 80117d2:	3301      	adds	r3, #1
 80117d4:	b2da      	uxtb	r2, r3
 80117d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117d8:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80117da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117dc:	7f1a      	ldrb	r2, [r3, #28]
 80117de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e0:	7f5b      	ldrb	r3, [r3, #29]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d325      	bcc.n	8011832 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80117e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e8:	2200      	movs	r2, #0
 80117ea:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80117ec:	4b1e      	ldr	r3, [pc, #120]	; (8011868 <tcp_slowtmr+0x5a4>)
 80117ee:	2200      	movs	r2, #0
 80117f0:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80117f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d00b      	beq.n	8011814 <tcp_slowtmr+0x550>
 80117fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011802:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011804:	6912      	ldr	r2, [r2, #16]
 8011806:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011808:	4610      	mov	r0, r2
 801180a:	4798      	blx	r3
 801180c:	4603      	mov	r3, r0
 801180e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8011812:	e002      	b.n	801181a <tcp_slowtmr+0x556>
 8011814:	2300      	movs	r3, #0
 8011816:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 801181a:	4b13      	ldr	r3, [pc, #76]	; (8011868 <tcp_slowtmr+0x5a4>)
 801181c:	781b      	ldrb	r3, [r3, #0]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d000      	beq.n	8011824 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8011822:	e560      	b.n	80112e6 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011824:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011828:	2b00      	cmp	r3, #0
 801182a:	d102      	bne.n	8011832 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 801182c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801182e:	f003 fb7b 	bl	8014f28 <tcp_output>
  while (pcb != NULL) {
 8011832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011834:	2b00      	cmp	r3, #0
 8011836:	f47f ad5c 	bne.w	80112f2 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801183a:	2300      	movs	r3, #0
 801183c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 801183e:	4b0b      	ldr	r3, [pc, #44]	; (801186c <tcp_slowtmr+0x5a8>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011844:	e067      	b.n	8011916 <tcp_slowtmr+0x652>
 8011846:	bf00      	nop
 8011848:	20007848 	.word	0x20007848
 801184c:	10624dd3 	.word	0x10624dd3
 8011850:	000124f8 	.word	0x000124f8
 8011854:	20007844 	.word	0x20007844
 8011858:	0802193c 	.word	0x0802193c
 801185c:	08021d74 	.word	0x08021d74
 8011860:	08021980 	.word	0x08021980
 8011864:	08021da0 	.word	0x08021da0
 8011868:	20007840 	.word	0x20007840
 801186c:	20007854 	.word	0x20007854
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011872:	7d1b      	ldrb	r3, [r3, #20]
 8011874:	2b0a      	cmp	r3, #10
 8011876:	d006      	beq.n	8011886 <tcp_slowtmr+0x5c2>
 8011878:	4b2b      	ldr	r3, [pc, #172]	; (8011928 <tcp_slowtmr+0x664>)
 801187a:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801187e:	492b      	ldr	r1, [pc, #172]	; (801192c <tcp_slowtmr+0x668>)
 8011880:	482b      	ldr	r0, [pc, #172]	; (8011930 <tcp_slowtmr+0x66c>)
 8011882:	f009 ff4f 	bl	801b724 <iprintf>
    pcb_remove = 0;
 8011886:	2300      	movs	r3, #0
 8011888:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801188c:	4b29      	ldr	r3, [pc, #164]	; (8011934 <tcp_slowtmr+0x670>)
 801188e:	681a      	ldr	r2, [r3, #0]
 8011890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011892:	6a1b      	ldr	r3, [r3, #32]
 8011894:	1ad3      	subs	r3, r2, r3
 8011896:	2bf0      	cmp	r3, #240	; 0xf0
 8011898:	d904      	bls.n	80118a4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 801189a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801189e:	3301      	adds	r3, #1
 80118a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80118a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d02f      	beq.n	801190c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80118ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80118ae:	f000 fb2b 	bl	8011f08 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80118b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d010      	beq.n	80118da <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80118b8:	4b1f      	ldr	r3, [pc, #124]	; (8011938 <tcp_slowtmr+0x674>)
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80118be:	429a      	cmp	r2, r3
 80118c0:	d106      	bne.n	80118d0 <tcp_slowtmr+0x60c>
 80118c2:	4b19      	ldr	r3, [pc, #100]	; (8011928 <tcp_slowtmr+0x664>)
 80118c4:	f240 52af 	movw	r2, #1455	; 0x5af
 80118c8:	491c      	ldr	r1, [pc, #112]	; (801193c <tcp_slowtmr+0x678>)
 80118ca:	4819      	ldr	r0, [pc, #100]	; (8011930 <tcp_slowtmr+0x66c>)
 80118cc:	f009 ff2a 	bl	801b724 <iprintf>
        prev->next = pcb->next;
 80118d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118d2:	68da      	ldr	r2, [r3, #12]
 80118d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118d6:	60da      	str	r2, [r3, #12]
 80118d8:	e00f      	b.n	80118fa <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80118da:	4b17      	ldr	r3, [pc, #92]	; (8011938 <tcp_slowtmr+0x674>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80118e0:	429a      	cmp	r2, r3
 80118e2:	d006      	beq.n	80118f2 <tcp_slowtmr+0x62e>
 80118e4:	4b10      	ldr	r3, [pc, #64]	; (8011928 <tcp_slowtmr+0x664>)
 80118e6:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80118ea:	4915      	ldr	r1, [pc, #84]	; (8011940 <tcp_slowtmr+0x67c>)
 80118ec:	4810      	ldr	r0, [pc, #64]	; (8011930 <tcp_slowtmr+0x66c>)
 80118ee:	f009 ff19 	bl	801b724 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80118f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118f4:	68db      	ldr	r3, [r3, #12]
 80118f6:	4a10      	ldr	r2, [pc, #64]	; (8011938 <tcp_slowtmr+0x674>)
 80118f8:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80118fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118fc:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80118fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011900:	68db      	ldr	r3, [r3, #12]
 8011902:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011904:	69f8      	ldr	r0, [r7, #28]
 8011906:	f7ff f93f 	bl	8010b88 <tcp_free>
 801190a:	e004      	b.n	8011916 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 801190c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801190e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011912:	68db      	ldr	r3, [r3, #12]
 8011914:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011918:	2b00      	cmp	r3, #0
 801191a:	d1a9      	bne.n	8011870 <tcp_slowtmr+0x5ac>
    }
  }
}
 801191c:	bf00      	nop
 801191e:	bf00      	nop
 8011920:	3730      	adds	r7, #48	; 0x30
 8011922:	46bd      	mov	sp, r7
 8011924:	bdb0      	pop	{r4, r5, r7, pc}
 8011926:	bf00      	nop
 8011928:	0802193c 	.word	0x0802193c
 801192c:	08021dcc 	.word	0x08021dcc
 8011930:	08021980 	.word	0x08021980
 8011934:	20007848 	.word	0x20007848
 8011938:	20007854 	.word	0x20007854
 801193c:	08021dfc 	.word	0x08021dfc
 8011940:	08021e24 	.word	0x08021e24

08011944 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011944:	b580      	push	{r7, lr}
 8011946:	b082      	sub	sp, #8
 8011948:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801194a:	4b2d      	ldr	r3, [pc, #180]	; (8011a00 <tcp_fasttmr+0xbc>)
 801194c:	781b      	ldrb	r3, [r3, #0]
 801194e:	3301      	adds	r3, #1
 8011950:	b2da      	uxtb	r2, r3
 8011952:	4b2b      	ldr	r3, [pc, #172]	; (8011a00 <tcp_fasttmr+0xbc>)
 8011954:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011956:	4b2b      	ldr	r3, [pc, #172]	; (8011a04 <tcp_fasttmr+0xc0>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801195c:	e048      	b.n	80119f0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	7f9a      	ldrb	r2, [r3, #30]
 8011962:	4b27      	ldr	r3, [pc, #156]	; (8011a00 <tcp_fasttmr+0xbc>)
 8011964:	781b      	ldrb	r3, [r3, #0]
 8011966:	429a      	cmp	r2, r3
 8011968:	d03f      	beq.n	80119ea <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801196a:	4b25      	ldr	r3, [pc, #148]	; (8011a00 <tcp_fasttmr+0xbc>)
 801196c:	781a      	ldrb	r2, [r3, #0]
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	8b5b      	ldrh	r3, [r3, #26]
 8011976:	f003 0301 	and.w	r3, r3, #1
 801197a:	2b00      	cmp	r3, #0
 801197c:	d010      	beq.n	80119a0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	8b5b      	ldrh	r3, [r3, #26]
 8011982:	f043 0302 	orr.w	r3, r3, #2
 8011986:	b29a      	uxth	r2, r3
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 801198c:	6878      	ldr	r0, [r7, #4]
 801198e:	f003 facb 	bl	8014f28 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	8b5b      	ldrh	r3, [r3, #26]
 8011996:	f023 0303 	bic.w	r3, r3, #3
 801199a:	b29a      	uxth	r2, r3
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	8b5b      	ldrh	r3, [r3, #26]
 80119a4:	f003 0308 	and.w	r3, r3, #8
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d009      	beq.n	80119c0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	8b5b      	ldrh	r3, [r3, #26]
 80119b0:	f023 0308 	bic.w	r3, r3, #8
 80119b4:	b29a      	uxth	r2, r3
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80119ba:	6878      	ldr	r0, [r7, #4]
 80119bc:	f7ff fa78 	bl	8010eb0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	68db      	ldr	r3, [r3, #12]
 80119c4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d00a      	beq.n	80119e4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80119ce:	4b0e      	ldr	r3, [pc, #56]	; (8011a08 <tcp_fasttmr+0xc4>)
 80119d0:	2200      	movs	r2, #0
 80119d2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80119d4:	6878      	ldr	r0, [r7, #4]
 80119d6:	f000 f819 	bl	8011a0c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80119da:	4b0b      	ldr	r3, [pc, #44]	; (8011a08 <tcp_fasttmr+0xc4>)
 80119dc:	781b      	ldrb	r3, [r3, #0]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d000      	beq.n	80119e4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80119e2:	e7b8      	b.n	8011956 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80119e4:	683b      	ldr	r3, [r7, #0]
 80119e6:	607b      	str	r3, [r7, #4]
 80119e8:	e002      	b.n	80119f0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	68db      	ldr	r3, [r3, #12]
 80119ee:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d1b3      	bne.n	801195e <tcp_fasttmr+0x1a>
    }
  }
}
 80119f6:	bf00      	nop
 80119f8:	bf00      	nop
 80119fa:	3708      	adds	r7, #8
 80119fc:	46bd      	mov	sp, r7
 80119fe:	bd80      	pop	{r7, pc}
 8011a00:	2000050e 	.word	0x2000050e
 8011a04:	20007844 	.word	0x20007844
 8011a08:	20007840 	.word	0x20007840

08011a0c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011a0c:	b590      	push	{r4, r7, lr}
 8011a0e:	b085      	sub	sp, #20
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d109      	bne.n	8011a2e <tcp_process_refused_data+0x22>
 8011a1a:	4b37      	ldr	r3, [pc, #220]	; (8011af8 <tcp_process_refused_data+0xec>)
 8011a1c:	f240 6209 	movw	r2, #1545	; 0x609
 8011a20:	4936      	ldr	r1, [pc, #216]	; (8011afc <tcp_process_refused_data+0xf0>)
 8011a22:	4837      	ldr	r0, [pc, #220]	; (8011b00 <tcp_process_refused_data+0xf4>)
 8011a24:	f009 fe7e 	bl	801b724 <iprintf>
 8011a28:	f06f 030f 	mvn.w	r3, #15
 8011a2c:	e060      	b.n	8011af0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011a32:	7b5b      	ldrb	r3, [r3, #13]
 8011a34:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011a3a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2200      	movs	r2, #0
 8011a40:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d00b      	beq.n	8011a64 <tcp_process_refused_data+0x58>
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	6918      	ldr	r0, [r3, #16]
 8011a56:	2300      	movs	r3, #0
 8011a58:	68ba      	ldr	r2, [r7, #8]
 8011a5a:	6879      	ldr	r1, [r7, #4]
 8011a5c:	47a0      	blx	r4
 8011a5e:	4603      	mov	r3, r0
 8011a60:	73fb      	strb	r3, [r7, #15]
 8011a62:	e007      	b.n	8011a74 <tcp_process_refused_data+0x68>
 8011a64:	2300      	movs	r3, #0
 8011a66:	68ba      	ldr	r2, [r7, #8]
 8011a68:	6879      	ldr	r1, [r7, #4]
 8011a6a:	2000      	movs	r0, #0
 8011a6c:	f000 f8a4 	bl	8011bb8 <tcp_recv_null>
 8011a70:	4603      	mov	r3, r0
 8011a72:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d12a      	bne.n	8011ad2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011a7c:	7bbb      	ldrb	r3, [r7, #14]
 8011a7e:	f003 0320 	and.w	r3, r3, #32
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d033      	beq.n	8011aee <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011a8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011a8e:	d005      	beq.n	8011a9c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011a94:	3301      	adds	r3, #1
 8011a96:	b29a      	uxth	r2, r3
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d00b      	beq.n	8011abe <tcp_process_refused_data+0xb2>
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	6918      	ldr	r0, [r3, #16]
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	6879      	ldr	r1, [r7, #4]
 8011ab6:	47a0      	blx	r4
 8011ab8:	4603      	mov	r3, r0
 8011aba:	73fb      	strb	r3, [r7, #15]
 8011abc:	e001      	b.n	8011ac2 <tcp_process_refused_data+0xb6>
 8011abe:	2300      	movs	r3, #0
 8011ac0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ac6:	f113 0f0d 	cmn.w	r3, #13
 8011aca:	d110      	bne.n	8011aee <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8011acc:	f06f 030c 	mvn.w	r3, #12
 8011ad0:	e00e      	b.n	8011af0 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8011ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ad6:	f113 0f0d 	cmn.w	r3, #13
 8011ada:	d102      	bne.n	8011ae2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011adc:	f06f 030c 	mvn.w	r3, #12
 8011ae0:	e006      	b.n	8011af0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	68ba      	ldr	r2, [r7, #8]
 8011ae6:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011ae8:	f06f 0304 	mvn.w	r3, #4
 8011aec:	e000      	b.n	8011af0 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8011aee:	2300      	movs	r3, #0
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3714      	adds	r7, #20
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd90      	pop	{r4, r7, pc}
 8011af8:	0802193c 	.word	0x0802193c
 8011afc:	08021e4c 	.word	0x08021e4c
 8011b00:	08021980 	.word	0x08021980

08011b04 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b084      	sub	sp, #16
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011b0c:	e007      	b.n	8011b1e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011b14:	6878      	ldr	r0, [r7, #4]
 8011b16:	f000 f80a 	bl	8011b2e <tcp_seg_free>
    seg = next;
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d1f4      	bne.n	8011b0e <tcp_segs_free+0xa>
  }
}
 8011b24:	bf00      	nop
 8011b26:	bf00      	nop
 8011b28:	3710      	adds	r7, #16
 8011b2a:	46bd      	mov	sp, r7
 8011b2c:	bd80      	pop	{r7, pc}

08011b2e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011b2e:	b580      	push	{r7, lr}
 8011b30:	b082      	sub	sp, #8
 8011b32:	af00      	add	r7, sp, #0
 8011b34:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d00c      	beq.n	8011b56 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	685b      	ldr	r3, [r3, #4]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d004      	beq.n	8011b4e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	685b      	ldr	r3, [r3, #4]
 8011b48:	4618      	mov	r0, r3
 8011b4a:	f7fe fd6d 	bl	8010628 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011b4e:	6879      	ldr	r1, [r7, #4]
 8011b50:	2003      	movs	r0, #3
 8011b52:	f7fd ff6f 	bl	800fa34 <memp_free>
  }
}
 8011b56:	bf00      	nop
 8011b58:	3708      	adds	r7, #8
 8011b5a:	46bd      	mov	sp, r7
 8011b5c:	bd80      	pop	{r7, pc}
	...

08011b60 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011b60:	b580      	push	{r7, lr}
 8011b62:	b084      	sub	sp, #16
 8011b64:	af00      	add	r7, sp, #0
 8011b66:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d106      	bne.n	8011b7c <tcp_seg_copy+0x1c>
 8011b6e:	4b0f      	ldr	r3, [pc, #60]	; (8011bac <tcp_seg_copy+0x4c>)
 8011b70:	f240 6282 	movw	r2, #1666	; 0x682
 8011b74:	490e      	ldr	r1, [pc, #56]	; (8011bb0 <tcp_seg_copy+0x50>)
 8011b76:	480f      	ldr	r0, [pc, #60]	; (8011bb4 <tcp_seg_copy+0x54>)
 8011b78:	f009 fdd4 	bl	801b724 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011b7c:	2003      	movs	r0, #3
 8011b7e:	f7fd ff0d 	bl	800f99c <memp_malloc>
 8011b82:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d101      	bne.n	8011b8e <tcp_seg_copy+0x2e>
    return NULL;
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	e00a      	b.n	8011ba4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011b8e:	2210      	movs	r2, #16
 8011b90:	6879      	ldr	r1, [r7, #4]
 8011b92:	68f8      	ldr	r0, [r7, #12]
 8011b94:	f009 f882 	bl	801ac9c <memcpy>
  pbuf_ref(cseg->p);
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	685b      	ldr	r3, [r3, #4]
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	f7fe fde3 	bl	8010768 <pbuf_ref>
  return cseg;
 8011ba2:	68fb      	ldr	r3, [r7, #12]
}
 8011ba4:	4618      	mov	r0, r3
 8011ba6:	3710      	adds	r7, #16
 8011ba8:	46bd      	mov	sp, r7
 8011baa:	bd80      	pop	{r7, pc}
 8011bac:	0802193c 	.word	0x0802193c
 8011bb0:	08021e90 	.word	0x08021e90
 8011bb4:	08021980 	.word	0x08021980

08011bb8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60f8      	str	r0, [r7, #12]
 8011bc0:	60b9      	str	r1, [r7, #8]
 8011bc2:	607a      	str	r2, [r7, #4]
 8011bc4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8011bc6:	68bb      	ldr	r3, [r7, #8]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d109      	bne.n	8011be0 <tcp_recv_null+0x28>
 8011bcc:	4b12      	ldr	r3, [pc, #72]	; (8011c18 <tcp_recv_null+0x60>)
 8011bce:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011bd2:	4912      	ldr	r1, [pc, #72]	; (8011c1c <tcp_recv_null+0x64>)
 8011bd4:	4812      	ldr	r0, [pc, #72]	; (8011c20 <tcp_recv_null+0x68>)
 8011bd6:	f009 fda5 	bl	801b724 <iprintf>
 8011bda:	f06f 030f 	mvn.w	r3, #15
 8011bde:	e016      	b.n	8011c0e <tcp_recv_null+0x56>

  if (p != NULL) {
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d009      	beq.n	8011bfa <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	891b      	ldrh	r3, [r3, #8]
 8011bea:	4619      	mov	r1, r3
 8011bec:	68b8      	ldr	r0, [r7, #8]
 8011bee:	f7ff fb19 	bl	8011224 <tcp_recved>
    pbuf_free(p);
 8011bf2:	6878      	ldr	r0, [r7, #4]
 8011bf4:	f7fe fd18 	bl	8010628 <pbuf_free>
 8011bf8:	e008      	b.n	8011c0c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8011bfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	d104      	bne.n	8011c0c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8011c02:	68b8      	ldr	r0, [r7, #8]
 8011c04:	f7ff f9be 	bl	8010f84 <tcp_close>
 8011c08:	4603      	mov	r3, r0
 8011c0a:	e000      	b.n	8011c0e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8011c0c:	2300      	movs	r3, #0
}
 8011c0e:	4618      	mov	r0, r3
 8011c10:	3710      	adds	r7, #16
 8011c12:	46bd      	mov	sp, r7
 8011c14:	bd80      	pop	{r7, pc}
 8011c16:	bf00      	nop
 8011c18:	0802193c 	.word	0x0802193c
 8011c1c:	08021eac 	.word	0x08021eac
 8011c20:	08021980 	.word	0x08021980

08011c24 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b086      	sub	sp, #24
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	4603      	mov	r3, r0
 8011c2c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	db01      	blt.n	8011c3a <tcp_kill_prio+0x16>
 8011c36:	79fb      	ldrb	r3, [r7, #7]
 8011c38:	e000      	b.n	8011c3c <tcp_kill_prio+0x18>
 8011c3a:	237f      	movs	r3, #127	; 0x7f
 8011c3c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8011c3e:	7afb      	ldrb	r3, [r7, #11]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d034      	beq.n	8011cae <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8011c44:	7afb      	ldrb	r3, [r7, #11]
 8011c46:	3b01      	subs	r3, #1
 8011c48:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011c4e:	2300      	movs	r3, #0
 8011c50:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011c52:	4b19      	ldr	r3, [pc, #100]	; (8011cb8 <tcp_kill_prio+0x94>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	617b      	str	r3, [r7, #20]
 8011c58:	e01f      	b.n	8011c9a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8011c5a:	697b      	ldr	r3, [r7, #20]
 8011c5c:	7d5b      	ldrb	r3, [r3, #21]
 8011c5e:	7afa      	ldrb	r2, [r7, #11]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d80c      	bhi.n	8011c7e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011c64:	697b      	ldr	r3, [r7, #20]
 8011c66:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8011c68:	7afa      	ldrb	r2, [r7, #11]
 8011c6a:	429a      	cmp	r2, r3
 8011c6c:	d112      	bne.n	8011c94 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011c6e:	4b13      	ldr	r3, [pc, #76]	; (8011cbc <tcp_kill_prio+0x98>)
 8011c70:	681a      	ldr	r2, [r3, #0]
 8011c72:	697b      	ldr	r3, [r7, #20]
 8011c74:	6a1b      	ldr	r3, [r3, #32]
 8011c76:	1ad3      	subs	r3, r2, r3
 8011c78:	68fa      	ldr	r2, [r7, #12]
 8011c7a:	429a      	cmp	r2, r3
 8011c7c:	d80a      	bhi.n	8011c94 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011c7e:	4b0f      	ldr	r3, [pc, #60]	; (8011cbc <tcp_kill_prio+0x98>)
 8011c80:	681a      	ldr	r2, [r3, #0]
 8011c82:	697b      	ldr	r3, [r7, #20]
 8011c84:	6a1b      	ldr	r3, [r3, #32]
 8011c86:	1ad3      	subs	r3, r2, r3
 8011c88:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8011c8a:	697b      	ldr	r3, [r7, #20]
 8011c8c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011c8e:	697b      	ldr	r3, [r7, #20]
 8011c90:	7d5b      	ldrb	r3, [r3, #21]
 8011c92:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011c94:	697b      	ldr	r3, [r7, #20]
 8011c96:	68db      	ldr	r3, [r3, #12]
 8011c98:	617b      	str	r3, [r7, #20]
 8011c9a:	697b      	ldr	r3, [r7, #20]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d1dc      	bne.n	8011c5a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011ca0:	693b      	ldr	r3, [r7, #16]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d004      	beq.n	8011cb0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011ca6:	6938      	ldr	r0, [r7, #16]
 8011ca8:	f7ff fa56 	bl	8011158 <tcp_abort>
 8011cac:	e000      	b.n	8011cb0 <tcp_kill_prio+0x8c>
    return;
 8011cae:	bf00      	nop
  }
}
 8011cb0:	3718      	adds	r7, #24
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	bd80      	pop	{r7, pc}
 8011cb6:	bf00      	nop
 8011cb8:	20007844 	.word	0x20007844
 8011cbc:	20007848 	.word	0x20007848

08011cc0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011cc0:	b580      	push	{r7, lr}
 8011cc2:	b086      	sub	sp, #24
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	4603      	mov	r3, r0
 8011cc8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011cca:	79fb      	ldrb	r3, [r7, #7]
 8011ccc:	2b08      	cmp	r3, #8
 8011cce:	d009      	beq.n	8011ce4 <tcp_kill_state+0x24>
 8011cd0:	79fb      	ldrb	r3, [r7, #7]
 8011cd2:	2b09      	cmp	r3, #9
 8011cd4:	d006      	beq.n	8011ce4 <tcp_kill_state+0x24>
 8011cd6:	4b1a      	ldr	r3, [pc, #104]	; (8011d40 <tcp_kill_state+0x80>)
 8011cd8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8011cdc:	4919      	ldr	r1, [pc, #100]	; (8011d44 <tcp_kill_state+0x84>)
 8011cde:	481a      	ldr	r0, [pc, #104]	; (8011d48 <tcp_kill_state+0x88>)
 8011ce0:	f009 fd20 	bl	801b724 <iprintf>

  inactivity = 0;
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011ce8:	2300      	movs	r3, #0
 8011cea:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011cec:	4b17      	ldr	r3, [pc, #92]	; (8011d4c <tcp_kill_state+0x8c>)
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	617b      	str	r3, [r7, #20]
 8011cf2:	e017      	b.n	8011d24 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011cf4:	697b      	ldr	r3, [r7, #20]
 8011cf6:	7d1b      	ldrb	r3, [r3, #20]
 8011cf8:	79fa      	ldrb	r2, [r7, #7]
 8011cfa:	429a      	cmp	r2, r3
 8011cfc:	d10f      	bne.n	8011d1e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011cfe:	4b14      	ldr	r3, [pc, #80]	; (8011d50 <tcp_kill_state+0x90>)
 8011d00:	681a      	ldr	r2, [r3, #0]
 8011d02:	697b      	ldr	r3, [r7, #20]
 8011d04:	6a1b      	ldr	r3, [r3, #32]
 8011d06:	1ad3      	subs	r3, r2, r3
 8011d08:	68fa      	ldr	r2, [r7, #12]
 8011d0a:	429a      	cmp	r2, r3
 8011d0c:	d807      	bhi.n	8011d1e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011d0e:	4b10      	ldr	r3, [pc, #64]	; (8011d50 <tcp_kill_state+0x90>)
 8011d10:	681a      	ldr	r2, [r3, #0]
 8011d12:	697b      	ldr	r3, [r7, #20]
 8011d14:	6a1b      	ldr	r3, [r3, #32]
 8011d16:	1ad3      	subs	r3, r2, r3
 8011d18:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011d1a:	697b      	ldr	r3, [r7, #20]
 8011d1c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d1e:	697b      	ldr	r3, [r7, #20]
 8011d20:	68db      	ldr	r3, [r3, #12]
 8011d22:	617b      	str	r3, [r7, #20]
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d1e4      	bne.n	8011cf4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011d2a:	693b      	ldr	r3, [r7, #16]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d003      	beq.n	8011d38 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011d30:	2100      	movs	r1, #0
 8011d32:	6938      	ldr	r0, [r7, #16]
 8011d34:	f7ff f952 	bl	8010fdc <tcp_abandon>
  }
}
 8011d38:	bf00      	nop
 8011d3a:	3718      	adds	r7, #24
 8011d3c:	46bd      	mov	sp, r7
 8011d3e:	bd80      	pop	{r7, pc}
 8011d40:	0802193c 	.word	0x0802193c
 8011d44:	08021ec8 	.word	0x08021ec8
 8011d48:	08021980 	.word	0x08021980
 8011d4c:	20007844 	.word	0x20007844
 8011d50:	20007848 	.word	0x20007848

08011d54 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b084      	sub	sp, #16
 8011d58:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011d5e:	2300      	movs	r3, #0
 8011d60:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d62:	4b12      	ldr	r3, [pc, #72]	; (8011dac <tcp_kill_timewait+0x58>)
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	60fb      	str	r3, [r7, #12]
 8011d68:	e012      	b.n	8011d90 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011d6a:	4b11      	ldr	r3, [pc, #68]	; (8011db0 <tcp_kill_timewait+0x5c>)
 8011d6c:	681a      	ldr	r2, [r3, #0]
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	6a1b      	ldr	r3, [r3, #32]
 8011d72:	1ad3      	subs	r3, r2, r3
 8011d74:	687a      	ldr	r2, [r7, #4]
 8011d76:	429a      	cmp	r2, r3
 8011d78:	d807      	bhi.n	8011d8a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011d7a:	4b0d      	ldr	r3, [pc, #52]	; (8011db0 <tcp_kill_timewait+0x5c>)
 8011d7c:	681a      	ldr	r2, [r3, #0]
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	6a1b      	ldr	r3, [r3, #32]
 8011d82:	1ad3      	subs	r3, r2, r3
 8011d84:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	68db      	ldr	r3, [r3, #12]
 8011d8e:	60fb      	str	r3, [r7, #12]
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d1e9      	bne.n	8011d6a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011d96:	68bb      	ldr	r3, [r7, #8]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d002      	beq.n	8011da2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011d9c:	68b8      	ldr	r0, [r7, #8]
 8011d9e:	f7ff f9db 	bl	8011158 <tcp_abort>
  }
}
 8011da2:	bf00      	nop
 8011da4:	3710      	adds	r7, #16
 8011da6:	46bd      	mov	sp, r7
 8011da8:	bd80      	pop	{r7, pc}
 8011daa:	bf00      	nop
 8011dac:	20007854 	.word	0x20007854
 8011db0:	20007848 	.word	0x20007848

08011db4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b082      	sub	sp, #8
 8011db8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8011dba:	4b10      	ldr	r3, [pc, #64]	; (8011dfc <tcp_handle_closepend+0x48>)
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011dc0:	e014      	b.n	8011dec <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	68db      	ldr	r3, [r3, #12]
 8011dc6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	8b5b      	ldrh	r3, [r3, #26]
 8011dcc:	f003 0308 	and.w	r3, r3, #8
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d009      	beq.n	8011de8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	8b5b      	ldrh	r3, [r3, #26]
 8011dd8:	f023 0308 	bic.w	r3, r3, #8
 8011ddc:	b29a      	uxth	r2, r3
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f7ff f864 	bl	8010eb0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d1e7      	bne.n	8011dc2 <tcp_handle_closepend+0xe>
  }
}
 8011df2:	bf00      	nop
 8011df4:	bf00      	nop
 8011df6:	3708      	adds	r7, #8
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd80      	pop	{r7, pc}
 8011dfc:	20007844 	.word	0x20007844

08011e00 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b084      	sub	sp, #16
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	4603      	mov	r3, r0
 8011e08:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011e0a:	2001      	movs	r0, #1
 8011e0c:	f7fd fdc6 	bl	800f99c <memp_malloc>
 8011e10:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d126      	bne.n	8011e66 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8011e18:	f7ff ffcc 	bl	8011db4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011e1c:	f7ff ff9a 	bl	8011d54 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011e20:	2001      	movs	r0, #1
 8011e22:	f7fd fdbb 	bl	800f99c <memp_malloc>
 8011e26:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d11b      	bne.n	8011e66 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011e2e:	2009      	movs	r0, #9
 8011e30:	f7ff ff46 	bl	8011cc0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011e34:	2001      	movs	r0, #1
 8011e36:	f7fd fdb1 	bl	800f99c <memp_malloc>
 8011e3a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d111      	bne.n	8011e66 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011e42:	2008      	movs	r0, #8
 8011e44:	f7ff ff3c 	bl	8011cc0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011e48:	2001      	movs	r0, #1
 8011e4a:	f7fd fda7 	bl	800f99c <memp_malloc>
 8011e4e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d107      	bne.n	8011e66 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8011e56:	79fb      	ldrb	r3, [r7, #7]
 8011e58:	4618      	mov	r0, r3
 8011e5a:	f7ff fee3 	bl	8011c24 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011e5e:	2001      	movs	r0, #1
 8011e60:	f7fd fd9c 	bl	800f99c <memp_malloc>
 8011e64:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d03f      	beq.n	8011eec <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011e6c:	229c      	movs	r2, #156	; 0x9c
 8011e6e:	2100      	movs	r1, #0
 8011e70:	68f8      	ldr	r0, [r7, #12]
 8011e72:	f008 ff3b 	bl	801acec <memset>
    pcb->prio = prio;
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	79fa      	ldrb	r2, [r7, #7]
 8011e7a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 8011e82:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011e86:	68fb      	ldr	r3, [r7, #12]
 8011e88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011e8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011e92:	68fb      	ldr	r3, [r7, #12]
 8011e94:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	22ff      	movs	r2, #255	; 0xff
 8011e9a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8011ea2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	2206      	movs	r2, #6
 8011ea8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	2206      	movs	r2, #6
 8011eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011eb8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	2201      	movs	r2, #1
 8011ebe:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8011ec2:	4b0d      	ldr	r3, [pc, #52]	; (8011ef8 <tcp_alloc+0xf8>)
 8011ec4:	681a      	ldr	r2, [r3, #0]
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8011eca:	4b0c      	ldr	r3, [pc, #48]	; (8011efc <tcp_alloc+0xfc>)
 8011ecc:	781a      	ldrb	r2, [r3, #0]
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 8011ed8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	4a08      	ldr	r2, [pc, #32]	; (8011f00 <tcp_alloc+0x100>)
 8011ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	4a07      	ldr	r2, [pc, #28]	; (8011f04 <tcp_alloc+0x104>)
 8011ee8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8011eec:	68fb      	ldr	r3, [r7, #12]
}
 8011eee:	4618      	mov	r0, r3
 8011ef0:	3710      	adds	r7, #16
 8011ef2:	46bd      	mov	sp, r7
 8011ef4:	bd80      	pop	{r7, pc}
 8011ef6:	bf00      	nop
 8011ef8:	20007848 	.word	0x20007848
 8011efc:	2000050e 	.word	0x2000050e
 8011f00:	08011bb9 	.word	0x08011bb9
 8011f04:	006ddd00 	.word	0x006ddd00

08011f08 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b082      	sub	sp, #8
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d107      	bne.n	8011f26 <tcp_pcb_purge+0x1e>
 8011f16:	4b21      	ldr	r3, [pc, #132]	; (8011f9c <tcp_pcb_purge+0x94>)
 8011f18:	f640 0251 	movw	r2, #2129	; 0x851
 8011f1c:	4920      	ldr	r1, [pc, #128]	; (8011fa0 <tcp_pcb_purge+0x98>)
 8011f1e:	4821      	ldr	r0, [pc, #132]	; (8011fa4 <tcp_pcb_purge+0x9c>)
 8011f20:	f009 fc00 	bl	801b724 <iprintf>
 8011f24:	e037      	b.n	8011f96 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	7d1b      	ldrb	r3, [r3, #20]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d033      	beq.n	8011f96 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8011f32:	2b0a      	cmp	r3, #10
 8011f34:	d02f      	beq.n	8011f96 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011f3a:	2b01      	cmp	r3, #1
 8011f3c:	d02b      	beq.n	8011f96 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d007      	beq.n	8011f56 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	f7fe fb6c 	bl	8010628 <pbuf_free>
      pcb->refused_data = NULL;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2200      	movs	r2, #0
 8011f54:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d002      	beq.n	8011f64 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8011f5e:	6878      	ldr	r0, [r7, #4]
 8011f60:	f000 f986 	bl	8012270 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011f6a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f70:	4618      	mov	r0, r3
 8011f72:	f7ff fdc7 	bl	8011b04 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f7ff fdc2 	bl	8011b04 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	2200      	movs	r2, #0
 8011f84:	66da      	str	r2, [r3, #108]	; 0x6c
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	2200      	movs	r2, #0
 8011f92:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8011f96:	3708      	adds	r7, #8
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	bd80      	pop	{r7, pc}
 8011f9c:	0802193c 	.word	0x0802193c
 8011fa0:	08021f88 	.word	0x08021f88
 8011fa4:	08021980 	.word	0x08021980

08011fa8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b084      	sub	sp, #16
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
 8011fb0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8011fb2:	683b      	ldr	r3, [r7, #0]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d106      	bne.n	8011fc6 <tcp_pcb_remove+0x1e>
 8011fb8:	4b3e      	ldr	r3, [pc, #248]	; (80120b4 <tcp_pcb_remove+0x10c>)
 8011fba:	f640 0283 	movw	r2, #2179	; 0x883
 8011fbe:	493e      	ldr	r1, [pc, #248]	; (80120b8 <tcp_pcb_remove+0x110>)
 8011fc0:	483e      	ldr	r0, [pc, #248]	; (80120bc <tcp_pcb_remove+0x114>)
 8011fc2:	f009 fbaf 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d106      	bne.n	8011fda <tcp_pcb_remove+0x32>
 8011fcc:	4b39      	ldr	r3, [pc, #228]	; (80120b4 <tcp_pcb_remove+0x10c>)
 8011fce:	f640 0284 	movw	r2, #2180	; 0x884
 8011fd2:	493b      	ldr	r1, [pc, #236]	; (80120c0 <tcp_pcb_remove+0x118>)
 8011fd4:	4839      	ldr	r0, [pc, #228]	; (80120bc <tcp_pcb_remove+0x114>)
 8011fd6:	f009 fba5 	bl	801b724 <iprintf>

  TCP_RMV(pcblist, pcb);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	683a      	ldr	r2, [r7, #0]
 8011fe0:	429a      	cmp	r2, r3
 8011fe2:	d105      	bne.n	8011ff0 <tcp_pcb_remove+0x48>
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	68da      	ldr	r2, [r3, #12]
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	601a      	str	r2, [r3, #0]
 8011fee:	e013      	b.n	8012018 <tcp_pcb_remove+0x70>
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	60fb      	str	r3, [r7, #12]
 8011ff6:	e00c      	b.n	8012012 <tcp_pcb_remove+0x6a>
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	68db      	ldr	r3, [r3, #12]
 8011ffc:	683a      	ldr	r2, [r7, #0]
 8011ffe:	429a      	cmp	r2, r3
 8012000:	d104      	bne.n	801200c <tcp_pcb_remove+0x64>
 8012002:	683b      	ldr	r3, [r7, #0]
 8012004:	68da      	ldr	r2, [r3, #12]
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	60da      	str	r2, [r3, #12]
 801200a:	e005      	b.n	8012018 <tcp_pcb_remove+0x70>
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	60fb      	str	r3, [r7, #12]
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d1ef      	bne.n	8011ff8 <tcp_pcb_remove+0x50>
 8012018:	683b      	ldr	r3, [r7, #0]
 801201a:	2200      	movs	r2, #0
 801201c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801201e:	6838      	ldr	r0, [r7, #0]
 8012020:	f7ff ff72 	bl	8011f08 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012024:	683b      	ldr	r3, [r7, #0]
 8012026:	7d1b      	ldrb	r3, [r3, #20]
 8012028:	2b0a      	cmp	r3, #10
 801202a:	d013      	beq.n	8012054 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801202c:	683b      	ldr	r3, [r7, #0]
 801202e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012030:	2b01      	cmp	r3, #1
 8012032:	d00f      	beq.n	8012054 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012034:	683b      	ldr	r3, [r7, #0]
 8012036:	8b5b      	ldrh	r3, [r3, #26]
 8012038:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801203c:	2b00      	cmp	r3, #0
 801203e:	d009      	beq.n	8012054 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012040:	683b      	ldr	r3, [r7, #0]
 8012042:	8b5b      	ldrh	r3, [r3, #26]
 8012044:	f043 0302 	orr.w	r3, r3, #2
 8012048:	b29a      	uxth	r2, r3
 801204a:	683b      	ldr	r3, [r7, #0]
 801204c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801204e:	6838      	ldr	r0, [r7, #0]
 8012050:	f002 ff6a 	bl	8014f28 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012054:	683b      	ldr	r3, [r7, #0]
 8012056:	7d1b      	ldrb	r3, [r3, #20]
 8012058:	2b01      	cmp	r3, #1
 801205a:	d020      	beq.n	801209e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801205c:	683b      	ldr	r3, [r7, #0]
 801205e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012060:	2b00      	cmp	r3, #0
 8012062:	d006      	beq.n	8012072 <tcp_pcb_remove+0xca>
 8012064:	4b13      	ldr	r3, [pc, #76]	; (80120b4 <tcp_pcb_remove+0x10c>)
 8012066:	f640 0293 	movw	r2, #2195	; 0x893
 801206a:	4916      	ldr	r1, [pc, #88]	; (80120c4 <tcp_pcb_remove+0x11c>)
 801206c:	4813      	ldr	r0, [pc, #76]	; (80120bc <tcp_pcb_remove+0x114>)
 801206e:	f009 fb59 	bl	801b724 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012072:	683b      	ldr	r3, [r7, #0]
 8012074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012076:	2b00      	cmp	r3, #0
 8012078:	d006      	beq.n	8012088 <tcp_pcb_remove+0xe0>
 801207a:	4b0e      	ldr	r3, [pc, #56]	; (80120b4 <tcp_pcb_remove+0x10c>)
 801207c:	f640 0294 	movw	r2, #2196	; 0x894
 8012080:	4911      	ldr	r1, [pc, #68]	; (80120c8 <tcp_pcb_remove+0x120>)
 8012082:	480e      	ldr	r0, [pc, #56]	; (80120bc <tcp_pcb_remove+0x114>)
 8012084:	f009 fb4e 	bl	801b724 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801208c:	2b00      	cmp	r3, #0
 801208e:	d006      	beq.n	801209e <tcp_pcb_remove+0xf6>
 8012090:	4b08      	ldr	r3, [pc, #32]	; (80120b4 <tcp_pcb_remove+0x10c>)
 8012092:	f640 0296 	movw	r2, #2198	; 0x896
 8012096:	490d      	ldr	r1, [pc, #52]	; (80120cc <tcp_pcb_remove+0x124>)
 8012098:	4808      	ldr	r0, [pc, #32]	; (80120bc <tcp_pcb_remove+0x114>)
 801209a:	f009 fb43 	bl	801b724 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801209e:	683b      	ldr	r3, [r7, #0]
 80120a0:	2200      	movs	r2, #0
 80120a2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80120a4:	683b      	ldr	r3, [r7, #0]
 80120a6:	2200      	movs	r2, #0
 80120a8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80120aa:	bf00      	nop
 80120ac:	3710      	adds	r7, #16
 80120ae:	46bd      	mov	sp, r7
 80120b0:	bd80      	pop	{r7, pc}
 80120b2:	bf00      	nop
 80120b4:	0802193c 	.word	0x0802193c
 80120b8:	08021fa4 	.word	0x08021fa4
 80120bc:	08021980 	.word	0x08021980
 80120c0:	08021fc0 	.word	0x08021fc0
 80120c4:	08021fe0 	.word	0x08021fe0
 80120c8:	08021ff8 	.word	0x08021ff8
 80120cc:	08022014 	.word	0x08022014

080120d0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b082      	sub	sp, #8
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d106      	bne.n	80120ec <tcp_next_iss+0x1c>
 80120de:	4b0a      	ldr	r3, [pc, #40]	; (8012108 <tcp_next_iss+0x38>)
 80120e0:	f640 02af 	movw	r2, #2223	; 0x8af
 80120e4:	4909      	ldr	r1, [pc, #36]	; (801210c <tcp_next_iss+0x3c>)
 80120e6:	480a      	ldr	r0, [pc, #40]	; (8012110 <tcp_next_iss+0x40>)
 80120e8:	f009 fb1c 	bl	801b724 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80120ec:	4b09      	ldr	r3, [pc, #36]	; (8012114 <tcp_next_iss+0x44>)
 80120ee:	681a      	ldr	r2, [r3, #0]
 80120f0:	4b09      	ldr	r3, [pc, #36]	; (8012118 <tcp_next_iss+0x48>)
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	4413      	add	r3, r2
 80120f6:	4a07      	ldr	r2, [pc, #28]	; (8012114 <tcp_next_iss+0x44>)
 80120f8:	6013      	str	r3, [r2, #0]
  return iss;
 80120fa:	4b06      	ldr	r3, [pc, #24]	; (8012114 <tcp_next_iss+0x44>)
 80120fc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3708      	adds	r7, #8
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}
 8012106:	bf00      	nop
 8012108:	0802193c 	.word	0x0802193c
 801210c:	0802202c 	.word	0x0802202c
 8012110:	08021980 	.word	0x08021980
 8012114:	20000068 	.word	0x20000068
 8012118:	20007848 	.word	0x20007848

0801211c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b086      	sub	sp, #24
 8012120:	af00      	add	r7, sp, #0
 8012122:	4603      	mov	r3, r0
 8012124:	60b9      	str	r1, [r7, #8]
 8012126:	607a      	str	r2, [r7, #4]
 8012128:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	2b00      	cmp	r3, #0
 801212e:	d106      	bne.n	801213e <tcp_eff_send_mss_netif+0x22>
 8012130:	4b14      	ldr	r3, [pc, #80]	; (8012184 <tcp_eff_send_mss_netif+0x68>)
 8012132:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012136:	4914      	ldr	r1, [pc, #80]	; (8012188 <tcp_eff_send_mss_netif+0x6c>)
 8012138:	4814      	ldr	r0, [pc, #80]	; (801218c <tcp_eff_send_mss_netif+0x70>)
 801213a:	f009 faf3 	bl	801b724 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801213e:	68bb      	ldr	r3, [r7, #8]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d101      	bne.n	8012148 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012144:	89fb      	ldrh	r3, [r7, #14]
 8012146:	e019      	b.n	801217c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801214c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801214e:	8afb      	ldrh	r3, [r7, #22]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d012      	beq.n	801217a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012154:	2328      	movs	r3, #40	; 0x28
 8012156:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012158:	8afa      	ldrh	r2, [r7, #22]
 801215a:	8abb      	ldrh	r3, [r7, #20]
 801215c:	429a      	cmp	r2, r3
 801215e:	d904      	bls.n	801216a <tcp_eff_send_mss_netif+0x4e>
 8012160:	8afa      	ldrh	r2, [r7, #22]
 8012162:	8abb      	ldrh	r3, [r7, #20]
 8012164:	1ad3      	subs	r3, r2, r3
 8012166:	b29b      	uxth	r3, r3
 8012168:	e000      	b.n	801216c <tcp_eff_send_mss_netif+0x50>
 801216a:	2300      	movs	r3, #0
 801216c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801216e:	8a7a      	ldrh	r2, [r7, #18]
 8012170:	89fb      	ldrh	r3, [r7, #14]
 8012172:	4293      	cmp	r3, r2
 8012174:	bf28      	it	cs
 8012176:	4613      	movcs	r3, r2
 8012178:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801217a:	89fb      	ldrh	r3, [r7, #14]
}
 801217c:	4618      	mov	r0, r3
 801217e:	3718      	adds	r7, #24
 8012180:	46bd      	mov	sp, r7
 8012182:	bd80      	pop	{r7, pc}
 8012184:	0802193c 	.word	0x0802193c
 8012188:	08022048 	.word	0x08022048
 801218c:	08021980 	.word	0x08021980

08012190 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
 8012198:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801219a:	683b      	ldr	r3, [r7, #0]
 801219c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d119      	bne.n	80121d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80121a4:	4b10      	ldr	r3, [pc, #64]	; (80121e8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80121a6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80121aa:	4910      	ldr	r1, [pc, #64]	; (80121ec <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80121ac:	4810      	ldr	r0, [pc, #64]	; (80121f0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80121ae:	f009 fab9 	bl	801b724 <iprintf>

  while (pcb != NULL) {
 80121b2:	e011      	b.n	80121d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	681a      	ldr	r2, [r3, #0]
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	429a      	cmp	r2, r3
 80121be:	d108      	bne.n	80121d2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	68db      	ldr	r3, [r3, #12]
 80121c4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80121c6:	68f8      	ldr	r0, [r7, #12]
 80121c8:	f7fe ffc6 	bl	8011158 <tcp_abort>
      pcb = next;
 80121cc:	68bb      	ldr	r3, [r7, #8]
 80121ce:	60fb      	str	r3, [r7, #12]
 80121d0:	e002      	b.n	80121d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	68db      	ldr	r3, [r3, #12]
 80121d6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d1ea      	bne.n	80121b4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80121de:	bf00      	nop
 80121e0:	bf00      	nop
 80121e2:	3710      	adds	r7, #16
 80121e4:	46bd      	mov	sp, r7
 80121e6:	bd80      	pop	{r7, pc}
 80121e8:	0802193c 	.word	0x0802193c
 80121ec:	08022070 	.word	0x08022070
 80121f0:	08021980 	.word	0x08021980

080121f4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b084      	sub	sp, #16
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
 80121fc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	2b00      	cmp	r3, #0
 8012202:	d02a      	beq.n	801225a <tcp_netif_ip_addr_changed+0x66>
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d026      	beq.n	801225a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801220c:	4b15      	ldr	r3, [pc, #84]	; (8012264 <tcp_netif_ip_addr_changed+0x70>)
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	4619      	mov	r1, r3
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f7ff ffbc 	bl	8012190 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012218:	4b13      	ldr	r3, [pc, #76]	; (8012268 <tcp_netif_ip_addr_changed+0x74>)
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	4619      	mov	r1, r3
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f7ff ffb6 	bl	8012190 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d017      	beq.n	801225a <tcp_netif_ip_addr_changed+0x66>
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d013      	beq.n	801225a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012232:	4b0e      	ldr	r3, [pc, #56]	; (801226c <tcp_netif_ip_addr_changed+0x78>)
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	60fb      	str	r3, [r7, #12]
 8012238:	e00c      	b.n	8012254 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801223a:	68fb      	ldr	r3, [r7, #12]
 801223c:	681a      	ldr	r2, [r3, #0]
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	429a      	cmp	r2, r3
 8012244:	d103      	bne.n	801224e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012246:	683b      	ldr	r3, [r7, #0]
 8012248:	681a      	ldr	r2, [r3, #0]
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	68db      	ldr	r3, [r3, #12]
 8012252:	60fb      	str	r3, [r7, #12]
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2b00      	cmp	r3, #0
 8012258:	d1ef      	bne.n	801223a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801225a:	bf00      	nop
 801225c:	3710      	adds	r7, #16
 801225e:	46bd      	mov	sp, r7
 8012260:	bd80      	pop	{r7, pc}
 8012262:	bf00      	nop
 8012264:	20007844 	.word	0x20007844
 8012268:	20007850 	.word	0x20007850
 801226c:	2000784c 	.word	0x2000784c

08012270 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012270:	b580      	push	{r7, lr}
 8012272:	b082      	sub	sp, #8
 8012274:	af00      	add	r7, sp, #0
 8012276:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801227c:	2b00      	cmp	r3, #0
 801227e:	d007      	beq.n	8012290 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012284:	4618      	mov	r0, r3
 8012286:	f7ff fc3d 	bl	8011b04 <tcp_segs_free>
    pcb->ooseq = NULL;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	2200      	movs	r2, #0
 801228e:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012290:	bf00      	nop
 8012292:	3708      	adds	r7, #8
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}

08012298 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8012298:	b590      	push	{r4, r7, lr}
 801229a:	b08d      	sub	sp, #52	; 0x34
 801229c:	af04      	add	r7, sp, #16
 801229e:	6078      	str	r0, [r7, #4]
 80122a0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d105      	bne.n	80122b4 <tcp_input+0x1c>
 80122a8:	4b9b      	ldr	r3, [pc, #620]	; (8012518 <tcp_input+0x280>)
 80122aa:	2283      	movs	r2, #131	; 0x83
 80122ac:	499b      	ldr	r1, [pc, #620]	; (801251c <tcp_input+0x284>)
 80122ae:	489c      	ldr	r0, [pc, #624]	; (8012520 <tcp_input+0x288>)
 80122b0:	f009 fa38 	bl	801b724 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	685b      	ldr	r3, [r3, #4]
 80122b8:	4a9a      	ldr	r2, [pc, #616]	; (8012524 <tcp_input+0x28c>)
 80122ba:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	895b      	ldrh	r3, [r3, #10]
 80122c0:	2b13      	cmp	r3, #19
 80122c2:	f240 83c4 	bls.w	8012a4e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80122c6:	4b98      	ldr	r3, [pc, #608]	; (8012528 <tcp_input+0x290>)
 80122c8:	695b      	ldr	r3, [r3, #20]
 80122ca:	4a97      	ldr	r2, [pc, #604]	; (8012528 <tcp_input+0x290>)
 80122cc:	6812      	ldr	r2, [r2, #0]
 80122ce:	4611      	mov	r1, r2
 80122d0:	4618      	mov	r0, r3
 80122d2:	f007 fd49 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 80122d6:	4603      	mov	r3, r0
 80122d8:	2b00      	cmp	r3, #0
 80122da:	f040 83ba 	bne.w	8012a52 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80122de:	4b92      	ldr	r3, [pc, #584]	; (8012528 <tcp_input+0x290>)
 80122e0:	695b      	ldr	r3, [r3, #20]
 80122e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80122e6:	2be0      	cmp	r3, #224	; 0xe0
 80122e8:	f000 83b3 	beq.w	8012a52 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80122ec:	4b8d      	ldr	r3, [pc, #564]	; (8012524 <tcp_input+0x28c>)
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	899b      	ldrh	r3, [r3, #12]
 80122f2:	b29b      	uxth	r3, r3
 80122f4:	4618      	mov	r0, r3
 80122f6:	f7fc fefb 	bl	800f0f0 <lwip_htons>
 80122fa:	4603      	mov	r3, r0
 80122fc:	0b1b      	lsrs	r3, r3, #12
 80122fe:	b29b      	uxth	r3, r3
 8012300:	b2db      	uxtb	r3, r3
 8012302:	009b      	lsls	r3, r3, #2
 8012304:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012306:	7cbb      	ldrb	r3, [r7, #18]
 8012308:	2b13      	cmp	r3, #19
 801230a:	f240 83a4 	bls.w	8012a56 <tcp_input+0x7be>
 801230e:	7cbb      	ldrb	r3, [r7, #18]
 8012310:	b29a      	uxth	r2, r3
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	891b      	ldrh	r3, [r3, #8]
 8012316:	429a      	cmp	r2, r3
 8012318:	f200 839d 	bhi.w	8012a56 <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801231c:	7cbb      	ldrb	r3, [r7, #18]
 801231e:	b29b      	uxth	r3, r3
 8012320:	3b14      	subs	r3, #20
 8012322:	b29a      	uxth	r2, r3
 8012324:	4b81      	ldr	r3, [pc, #516]	; (801252c <tcp_input+0x294>)
 8012326:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012328:	4b81      	ldr	r3, [pc, #516]	; (8012530 <tcp_input+0x298>)
 801232a:	2200      	movs	r2, #0
 801232c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	895a      	ldrh	r2, [r3, #10]
 8012332:	7cbb      	ldrb	r3, [r7, #18]
 8012334:	b29b      	uxth	r3, r3
 8012336:	429a      	cmp	r2, r3
 8012338:	d309      	bcc.n	801234e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801233a:	4b7c      	ldr	r3, [pc, #496]	; (801252c <tcp_input+0x294>)
 801233c:	881a      	ldrh	r2, [r3, #0]
 801233e:	4b7d      	ldr	r3, [pc, #500]	; (8012534 <tcp_input+0x29c>)
 8012340:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012342:	7cbb      	ldrb	r3, [r7, #18]
 8012344:	4619      	mov	r1, r3
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f7fe f8e8 	bl	801051c <pbuf_remove_header>
 801234c:	e04e      	b.n	80123ec <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d105      	bne.n	8012362 <tcp_input+0xca>
 8012356:	4b70      	ldr	r3, [pc, #448]	; (8012518 <tcp_input+0x280>)
 8012358:	22c2      	movs	r2, #194	; 0xc2
 801235a:	4977      	ldr	r1, [pc, #476]	; (8012538 <tcp_input+0x2a0>)
 801235c:	4870      	ldr	r0, [pc, #448]	; (8012520 <tcp_input+0x288>)
 801235e:	f009 f9e1 	bl	801b724 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012362:	2114      	movs	r1, #20
 8012364:	6878      	ldr	r0, [r7, #4]
 8012366:	f7fe f8d9 	bl	801051c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	895a      	ldrh	r2, [r3, #10]
 801236e:	4b71      	ldr	r3, [pc, #452]	; (8012534 <tcp_input+0x29c>)
 8012370:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012372:	4b6e      	ldr	r3, [pc, #440]	; (801252c <tcp_input+0x294>)
 8012374:	881a      	ldrh	r2, [r3, #0]
 8012376:	4b6f      	ldr	r3, [pc, #444]	; (8012534 <tcp_input+0x29c>)
 8012378:	881b      	ldrh	r3, [r3, #0]
 801237a:	1ad3      	subs	r3, r2, r3
 801237c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801237e:	4b6d      	ldr	r3, [pc, #436]	; (8012534 <tcp_input+0x29c>)
 8012380:	881b      	ldrh	r3, [r3, #0]
 8012382:	4619      	mov	r1, r3
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f7fe f8c9 	bl	801051c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	895b      	ldrh	r3, [r3, #10]
 8012390:	8a3a      	ldrh	r2, [r7, #16]
 8012392:	429a      	cmp	r2, r3
 8012394:	f200 8361 	bhi.w	8012a5a <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	685b      	ldr	r3, [r3, #4]
 801239e:	4a64      	ldr	r2, [pc, #400]	; (8012530 <tcp_input+0x298>)
 80123a0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	8a3a      	ldrh	r2, [r7, #16]
 80123a8:	4611      	mov	r1, r2
 80123aa:	4618      	mov	r0, r3
 80123ac:	f7fe f8b6 	bl	801051c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	891a      	ldrh	r2, [r3, #8]
 80123b4:	8a3b      	ldrh	r3, [r7, #16]
 80123b6:	1ad3      	subs	r3, r2, r3
 80123b8:	b29a      	uxth	r2, r3
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	895b      	ldrh	r3, [r3, #10]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d005      	beq.n	80123d2 <tcp_input+0x13a>
 80123c6:	4b54      	ldr	r3, [pc, #336]	; (8012518 <tcp_input+0x280>)
 80123c8:	22df      	movs	r2, #223	; 0xdf
 80123ca:	495c      	ldr	r1, [pc, #368]	; (801253c <tcp_input+0x2a4>)
 80123cc:	4854      	ldr	r0, [pc, #336]	; (8012520 <tcp_input+0x288>)
 80123ce:	f009 f9a9 	bl	801b724 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	891a      	ldrh	r2, [r3, #8]
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	891b      	ldrh	r3, [r3, #8]
 80123dc:	429a      	cmp	r2, r3
 80123de:	d005      	beq.n	80123ec <tcp_input+0x154>
 80123e0:	4b4d      	ldr	r3, [pc, #308]	; (8012518 <tcp_input+0x280>)
 80123e2:	22e0      	movs	r2, #224	; 0xe0
 80123e4:	4956      	ldr	r1, [pc, #344]	; (8012540 <tcp_input+0x2a8>)
 80123e6:	484e      	ldr	r0, [pc, #312]	; (8012520 <tcp_input+0x288>)
 80123e8:	f009 f99c 	bl	801b724 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80123ec:	4b4d      	ldr	r3, [pc, #308]	; (8012524 <tcp_input+0x28c>)
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	881b      	ldrh	r3, [r3, #0]
 80123f2:	b29b      	uxth	r3, r3
 80123f4:	4a4b      	ldr	r2, [pc, #300]	; (8012524 <tcp_input+0x28c>)
 80123f6:	6814      	ldr	r4, [r2, #0]
 80123f8:	4618      	mov	r0, r3
 80123fa:	f7fc fe79 	bl	800f0f0 <lwip_htons>
 80123fe:	4603      	mov	r3, r0
 8012400:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012402:	4b48      	ldr	r3, [pc, #288]	; (8012524 <tcp_input+0x28c>)
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	885b      	ldrh	r3, [r3, #2]
 8012408:	b29b      	uxth	r3, r3
 801240a:	4a46      	ldr	r2, [pc, #280]	; (8012524 <tcp_input+0x28c>)
 801240c:	6814      	ldr	r4, [r2, #0]
 801240e:	4618      	mov	r0, r3
 8012410:	f7fc fe6e 	bl	800f0f0 <lwip_htons>
 8012414:	4603      	mov	r3, r0
 8012416:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012418:	4b42      	ldr	r3, [pc, #264]	; (8012524 <tcp_input+0x28c>)
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	685b      	ldr	r3, [r3, #4]
 801241e:	4a41      	ldr	r2, [pc, #260]	; (8012524 <tcp_input+0x28c>)
 8012420:	6814      	ldr	r4, [r2, #0]
 8012422:	4618      	mov	r0, r3
 8012424:	f7fc fe79 	bl	800f11a <lwip_htonl>
 8012428:	4603      	mov	r3, r0
 801242a:	6063      	str	r3, [r4, #4]
 801242c:	6863      	ldr	r3, [r4, #4]
 801242e:	4a45      	ldr	r2, [pc, #276]	; (8012544 <tcp_input+0x2ac>)
 8012430:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012432:	4b3c      	ldr	r3, [pc, #240]	; (8012524 <tcp_input+0x28c>)
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	689b      	ldr	r3, [r3, #8]
 8012438:	4a3a      	ldr	r2, [pc, #232]	; (8012524 <tcp_input+0x28c>)
 801243a:	6814      	ldr	r4, [r2, #0]
 801243c:	4618      	mov	r0, r3
 801243e:	f7fc fe6c 	bl	800f11a <lwip_htonl>
 8012442:	4603      	mov	r3, r0
 8012444:	60a3      	str	r3, [r4, #8]
 8012446:	68a3      	ldr	r3, [r4, #8]
 8012448:	4a3f      	ldr	r2, [pc, #252]	; (8012548 <tcp_input+0x2b0>)
 801244a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801244c:	4b35      	ldr	r3, [pc, #212]	; (8012524 <tcp_input+0x28c>)
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	89db      	ldrh	r3, [r3, #14]
 8012452:	b29b      	uxth	r3, r3
 8012454:	4a33      	ldr	r2, [pc, #204]	; (8012524 <tcp_input+0x28c>)
 8012456:	6814      	ldr	r4, [r2, #0]
 8012458:	4618      	mov	r0, r3
 801245a:	f7fc fe49 	bl	800f0f0 <lwip_htons>
 801245e:	4603      	mov	r3, r0
 8012460:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012462:	4b30      	ldr	r3, [pc, #192]	; (8012524 <tcp_input+0x28c>)
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	899b      	ldrh	r3, [r3, #12]
 8012468:	b29b      	uxth	r3, r3
 801246a:	4618      	mov	r0, r3
 801246c:	f7fc fe40 	bl	800f0f0 <lwip_htons>
 8012470:	4603      	mov	r3, r0
 8012472:	b2db      	uxtb	r3, r3
 8012474:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012478:	b2da      	uxtb	r2, r3
 801247a:	4b34      	ldr	r3, [pc, #208]	; (801254c <tcp_input+0x2b4>)
 801247c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	891a      	ldrh	r2, [r3, #8]
 8012482:	4b33      	ldr	r3, [pc, #204]	; (8012550 <tcp_input+0x2b8>)
 8012484:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012486:	4b31      	ldr	r3, [pc, #196]	; (801254c <tcp_input+0x2b4>)
 8012488:	781b      	ldrb	r3, [r3, #0]
 801248a:	f003 0303 	and.w	r3, r3, #3
 801248e:	2b00      	cmp	r3, #0
 8012490:	d00c      	beq.n	80124ac <tcp_input+0x214>
    tcplen++;
 8012492:	4b2f      	ldr	r3, [pc, #188]	; (8012550 <tcp_input+0x2b8>)
 8012494:	881b      	ldrh	r3, [r3, #0]
 8012496:	3301      	adds	r3, #1
 8012498:	b29a      	uxth	r2, r3
 801249a:	4b2d      	ldr	r3, [pc, #180]	; (8012550 <tcp_input+0x2b8>)
 801249c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	891a      	ldrh	r2, [r3, #8]
 80124a2:	4b2b      	ldr	r3, [pc, #172]	; (8012550 <tcp_input+0x2b8>)
 80124a4:	881b      	ldrh	r3, [r3, #0]
 80124a6:	429a      	cmp	r2, r3
 80124a8:	f200 82d9 	bhi.w	8012a5e <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80124ac:	2300      	movs	r3, #0
 80124ae:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80124b0:	4b28      	ldr	r3, [pc, #160]	; (8012554 <tcp_input+0x2bc>)
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	61fb      	str	r3, [r7, #28]
 80124b6:	e09d      	b.n	80125f4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80124b8:	69fb      	ldr	r3, [r7, #28]
 80124ba:	7d1b      	ldrb	r3, [r3, #20]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d105      	bne.n	80124cc <tcp_input+0x234>
 80124c0:	4b15      	ldr	r3, [pc, #84]	; (8012518 <tcp_input+0x280>)
 80124c2:	22fb      	movs	r2, #251	; 0xfb
 80124c4:	4924      	ldr	r1, [pc, #144]	; (8012558 <tcp_input+0x2c0>)
 80124c6:	4816      	ldr	r0, [pc, #88]	; (8012520 <tcp_input+0x288>)
 80124c8:	f009 f92c 	bl	801b724 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80124cc:	69fb      	ldr	r3, [r7, #28]
 80124ce:	7d1b      	ldrb	r3, [r3, #20]
 80124d0:	2b0a      	cmp	r3, #10
 80124d2:	d105      	bne.n	80124e0 <tcp_input+0x248>
 80124d4:	4b10      	ldr	r3, [pc, #64]	; (8012518 <tcp_input+0x280>)
 80124d6:	22fc      	movs	r2, #252	; 0xfc
 80124d8:	4920      	ldr	r1, [pc, #128]	; (801255c <tcp_input+0x2c4>)
 80124da:	4811      	ldr	r0, [pc, #68]	; (8012520 <tcp_input+0x288>)
 80124dc:	f009 f922 	bl	801b724 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80124e0:	69fb      	ldr	r3, [r7, #28]
 80124e2:	7d1b      	ldrb	r3, [r3, #20]
 80124e4:	2b01      	cmp	r3, #1
 80124e6:	d105      	bne.n	80124f4 <tcp_input+0x25c>
 80124e8:	4b0b      	ldr	r3, [pc, #44]	; (8012518 <tcp_input+0x280>)
 80124ea:	22fd      	movs	r2, #253	; 0xfd
 80124ec:	491c      	ldr	r1, [pc, #112]	; (8012560 <tcp_input+0x2c8>)
 80124ee:	480c      	ldr	r0, [pc, #48]	; (8012520 <tcp_input+0x288>)
 80124f0:	f009 f918 	bl	801b724 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80124f4:	69fb      	ldr	r3, [r7, #28]
 80124f6:	7a1b      	ldrb	r3, [r3, #8]
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d033      	beq.n	8012564 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80124fc:	69fb      	ldr	r3, [r7, #28]
 80124fe:	7a1a      	ldrb	r2, [r3, #8]
 8012500:	4b09      	ldr	r3, [pc, #36]	; (8012528 <tcp_input+0x290>)
 8012502:	685b      	ldr	r3, [r3, #4]
 8012504:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012508:	3301      	adds	r3, #1
 801250a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801250c:	429a      	cmp	r2, r3
 801250e:	d029      	beq.n	8012564 <tcp_input+0x2cc>
      prev = pcb;
 8012510:	69fb      	ldr	r3, [r7, #28]
 8012512:	61bb      	str	r3, [r7, #24]
      continue;
 8012514:	e06b      	b.n	80125ee <tcp_input+0x356>
 8012516:	bf00      	nop
 8012518:	080220a4 	.word	0x080220a4
 801251c:	080220d8 	.word	0x080220d8
 8012520:	080220f0 	.word	0x080220f0
 8012524:	20000520 	.word	0x20000520
 8012528:	20004720 	.word	0x20004720
 801252c:	20000524 	.word	0x20000524
 8012530:	20000528 	.word	0x20000528
 8012534:	20000526 	.word	0x20000526
 8012538:	08022118 	.word	0x08022118
 801253c:	08022128 	.word	0x08022128
 8012540:	08022134 	.word	0x08022134
 8012544:	20000530 	.word	0x20000530
 8012548:	20000534 	.word	0x20000534
 801254c:	2000053c 	.word	0x2000053c
 8012550:	2000053a 	.word	0x2000053a
 8012554:	20007844 	.word	0x20007844
 8012558:	08022154 	.word	0x08022154
 801255c:	0802217c 	.word	0x0802217c
 8012560:	080221a8 	.word	0x080221a8
    }

    if (pcb->remote_port == tcphdr->src &&
 8012564:	69fb      	ldr	r3, [r7, #28]
 8012566:	8b1a      	ldrh	r2, [r3, #24]
 8012568:	4b94      	ldr	r3, [pc, #592]	; (80127bc <tcp_input+0x524>)
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	881b      	ldrh	r3, [r3, #0]
 801256e:	b29b      	uxth	r3, r3
 8012570:	429a      	cmp	r2, r3
 8012572:	d13a      	bne.n	80125ea <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012574:	69fb      	ldr	r3, [r7, #28]
 8012576:	8ada      	ldrh	r2, [r3, #22]
 8012578:	4b90      	ldr	r3, [pc, #576]	; (80127bc <tcp_input+0x524>)
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	885b      	ldrh	r3, [r3, #2]
 801257e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012580:	429a      	cmp	r2, r3
 8012582:	d132      	bne.n	80125ea <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012584:	69fb      	ldr	r3, [r7, #28]
 8012586:	685a      	ldr	r2, [r3, #4]
 8012588:	4b8d      	ldr	r3, [pc, #564]	; (80127c0 <tcp_input+0x528>)
 801258a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801258c:	429a      	cmp	r2, r3
 801258e:	d12c      	bne.n	80125ea <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012590:	69fb      	ldr	r3, [r7, #28]
 8012592:	681a      	ldr	r2, [r3, #0]
 8012594:	4b8a      	ldr	r3, [pc, #552]	; (80127c0 <tcp_input+0x528>)
 8012596:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012598:	429a      	cmp	r2, r3
 801259a:	d126      	bne.n	80125ea <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801259c:	69fb      	ldr	r3, [r7, #28]
 801259e:	68db      	ldr	r3, [r3, #12]
 80125a0:	69fa      	ldr	r2, [r7, #28]
 80125a2:	429a      	cmp	r2, r3
 80125a4:	d106      	bne.n	80125b4 <tcp_input+0x31c>
 80125a6:	4b87      	ldr	r3, [pc, #540]	; (80127c4 <tcp_input+0x52c>)
 80125a8:	f240 120d 	movw	r2, #269	; 0x10d
 80125ac:	4986      	ldr	r1, [pc, #536]	; (80127c8 <tcp_input+0x530>)
 80125ae:	4887      	ldr	r0, [pc, #540]	; (80127cc <tcp_input+0x534>)
 80125b0:	f009 f8b8 	bl	801b724 <iprintf>
      if (prev != NULL) {
 80125b4:	69bb      	ldr	r3, [r7, #24]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d00a      	beq.n	80125d0 <tcp_input+0x338>
        prev->next = pcb->next;
 80125ba:	69fb      	ldr	r3, [r7, #28]
 80125bc:	68da      	ldr	r2, [r3, #12]
 80125be:	69bb      	ldr	r3, [r7, #24]
 80125c0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80125c2:	4b83      	ldr	r3, [pc, #524]	; (80127d0 <tcp_input+0x538>)
 80125c4:	681a      	ldr	r2, [r3, #0]
 80125c6:	69fb      	ldr	r3, [r7, #28]
 80125c8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80125ca:	4a81      	ldr	r2, [pc, #516]	; (80127d0 <tcp_input+0x538>)
 80125cc:	69fb      	ldr	r3, [r7, #28]
 80125ce:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80125d0:	69fb      	ldr	r3, [r7, #28]
 80125d2:	68db      	ldr	r3, [r3, #12]
 80125d4:	69fa      	ldr	r2, [r7, #28]
 80125d6:	429a      	cmp	r2, r3
 80125d8:	d111      	bne.n	80125fe <tcp_input+0x366>
 80125da:	4b7a      	ldr	r3, [pc, #488]	; (80127c4 <tcp_input+0x52c>)
 80125dc:	f240 1215 	movw	r2, #277	; 0x115
 80125e0:	497c      	ldr	r1, [pc, #496]	; (80127d4 <tcp_input+0x53c>)
 80125e2:	487a      	ldr	r0, [pc, #488]	; (80127cc <tcp_input+0x534>)
 80125e4:	f009 f89e 	bl	801b724 <iprintf>
      break;
 80125e8:	e009      	b.n	80125fe <tcp_input+0x366>
    }
    prev = pcb;
 80125ea:	69fb      	ldr	r3, [r7, #28]
 80125ec:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80125ee:	69fb      	ldr	r3, [r7, #28]
 80125f0:	68db      	ldr	r3, [r3, #12]
 80125f2:	61fb      	str	r3, [r7, #28]
 80125f4:	69fb      	ldr	r3, [r7, #28]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	f47f af5e 	bne.w	80124b8 <tcp_input+0x220>
 80125fc:	e000      	b.n	8012600 <tcp_input+0x368>
      break;
 80125fe:	bf00      	nop
  }

  if (pcb == NULL) {
 8012600:	69fb      	ldr	r3, [r7, #28]
 8012602:	2b00      	cmp	r3, #0
 8012604:	f040 8095 	bne.w	8012732 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012608:	4b73      	ldr	r3, [pc, #460]	; (80127d8 <tcp_input+0x540>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	61fb      	str	r3, [r7, #28]
 801260e:	e03f      	b.n	8012690 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012610:	69fb      	ldr	r3, [r7, #28]
 8012612:	7d1b      	ldrb	r3, [r3, #20]
 8012614:	2b0a      	cmp	r3, #10
 8012616:	d006      	beq.n	8012626 <tcp_input+0x38e>
 8012618:	4b6a      	ldr	r3, [pc, #424]	; (80127c4 <tcp_input+0x52c>)
 801261a:	f240 121f 	movw	r2, #287	; 0x11f
 801261e:	496f      	ldr	r1, [pc, #444]	; (80127dc <tcp_input+0x544>)
 8012620:	486a      	ldr	r0, [pc, #424]	; (80127cc <tcp_input+0x534>)
 8012622:	f009 f87f 	bl	801b724 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012626:	69fb      	ldr	r3, [r7, #28]
 8012628:	7a1b      	ldrb	r3, [r3, #8]
 801262a:	2b00      	cmp	r3, #0
 801262c:	d009      	beq.n	8012642 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801262e:	69fb      	ldr	r3, [r7, #28]
 8012630:	7a1a      	ldrb	r2, [r3, #8]
 8012632:	4b63      	ldr	r3, [pc, #396]	; (80127c0 <tcp_input+0x528>)
 8012634:	685b      	ldr	r3, [r3, #4]
 8012636:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801263a:	3301      	adds	r3, #1
 801263c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801263e:	429a      	cmp	r2, r3
 8012640:	d122      	bne.n	8012688 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012642:	69fb      	ldr	r3, [r7, #28]
 8012644:	8b1a      	ldrh	r2, [r3, #24]
 8012646:	4b5d      	ldr	r3, [pc, #372]	; (80127bc <tcp_input+0x524>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	881b      	ldrh	r3, [r3, #0]
 801264c:	b29b      	uxth	r3, r3
 801264e:	429a      	cmp	r2, r3
 8012650:	d11b      	bne.n	801268a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012652:	69fb      	ldr	r3, [r7, #28]
 8012654:	8ada      	ldrh	r2, [r3, #22]
 8012656:	4b59      	ldr	r3, [pc, #356]	; (80127bc <tcp_input+0x524>)
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	885b      	ldrh	r3, [r3, #2]
 801265c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801265e:	429a      	cmp	r2, r3
 8012660:	d113      	bne.n	801268a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012662:	69fb      	ldr	r3, [r7, #28]
 8012664:	685a      	ldr	r2, [r3, #4]
 8012666:	4b56      	ldr	r3, [pc, #344]	; (80127c0 <tcp_input+0x528>)
 8012668:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801266a:	429a      	cmp	r2, r3
 801266c:	d10d      	bne.n	801268a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801266e:	69fb      	ldr	r3, [r7, #28]
 8012670:	681a      	ldr	r2, [r3, #0]
 8012672:	4b53      	ldr	r3, [pc, #332]	; (80127c0 <tcp_input+0x528>)
 8012674:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012676:	429a      	cmp	r2, r3
 8012678:	d107      	bne.n	801268a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801267a:	69f8      	ldr	r0, [r7, #28]
 801267c:	f000 fb54 	bl	8012d28 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012680:	6878      	ldr	r0, [r7, #4]
 8012682:	f7fd ffd1 	bl	8010628 <pbuf_free>
        return;
 8012686:	e1f0      	b.n	8012a6a <tcp_input+0x7d2>
        continue;
 8012688:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801268a:	69fb      	ldr	r3, [r7, #28]
 801268c:	68db      	ldr	r3, [r3, #12]
 801268e:	61fb      	str	r3, [r7, #28]
 8012690:	69fb      	ldr	r3, [r7, #28]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d1bc      	bne.n	8012610 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012696:	2300      	movs	r3, #0
 8012698:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801269a:	4b51      	ldr	r3, [pc, #324]	; (80127e0 <tcp_input+0x548>)
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	617b      	str	r3, [r7, #20]
 80126a0:	e02a      	b.n	80126f8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80126a2:	697b      	ldr	r3, [r7, #20]
 80126a4:	7a1b      	ldrb	r3, [r3, #8]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d00c      	beq.n	80126c4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80126aa:	697b      	ldr	r3, [r7, #20]
 80126ac:	7a1a      	ldrb	r2, [r3, #8]
 80126ae:	4b44      	ldr	r3, [pc, #272]	; (80127c0 <tcp_input+0x528>)
 80126b0:	685b      	ldr	r3, [r3, #4]
 80126b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80126b6:	3301      	adds	r3, #1
 80126b8:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80126ba:	429a      	cmp	r2, r3
 80126bc:	d002      	beq.n	80126c4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80126be:	697b      	ldr	r3, [r7, #20]
 80126c0:	61bb      	str	r3, [r7, #24]
        continue;
 80126c2:	e016      	b.n	80126f2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80126c4:	697b      	ldr	r3, [r7, #20]
 80126c6:	8ada      	ldrh	r2, [r3, #22]
 80126c8:	4b3c      	ldr	r3, [pc, #240]	; (80127bc <tcp_input+0x524>)
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	885b      	ldrh	r3, [r3, #2]
 80126ce:	b29b      	uxth	r3, r3
 80126d0:	429a      	cmp	r2, r3
 80126d2:	d10c      	bne.n	80126ee <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80126d4:	697b      	ldr	r3, [r7, #20]
 80126d6:	681a      	ldr	r2, [r3, #0]
 80126d8:	4b39      	ldr	r3, [pc, #228]	; (80127c0 <tcp_input+0x528>)
 80126da:	695b      	ldr	r3, [r3, #20]
 80126dc:	429a      	cmp	r2, r3
 80126de:	d00f      	beq.n	8012700 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80126e0:	697b      	ldr	r3, [r7, #20]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d00d      	beq.n	8012702 <tcp_input+0x46a>
 80126e6:	697b      	ldr	r3, [r7, #20]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d009      	beq.n	8012702 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80126f2:	697b      	ldr	r3, [r7, #20]
 80126f4:	68db      	ldr	r3, [r3, #12]
 80126f6:	617b      	str	r3, [r7, #20]
 80126f8:	697b      	ldr	r3, [r7, #20]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d1d1      	bne.n	80126a2 <tcp_input+0x40a>
 80126fe:	e000      	b.n	8012702 <tcp_input+0x46a>
            break;
 8012700:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012702:	697b      	ldr	r3, [r7, #20]
 8012704:	2b00      	cmp	r3, #0
 8012706:	d014      	beq.n	8012732 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012708:	69bb      	ldr	r3, [r7, #24]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d00a      	beq.n	8012724 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801270e:	697b      	ldr	r3, [r7, #20]
 8012710:	68da      	ldr	r2, [r3, #12]
 8012712:	69bb      	ldr	r3, [r7, #24]
 8012714:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012716:	4b32      	ldr	r3, [pc, #200]	; (80127e0 <tcp_input+0x548>)
 8012718:	681a      	ldr	r2, [r3, #0]
 801271a:	697b      	ldr	r3, [r7, #20]
 801271c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801271e:	4a30      	ldr	r2, [pc, #192]	; (80127e0 <tcp_input+0x548>)
 8012720:	697b      	ldr	r3, [r7, #20]
 8012722:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012724:	6978      	ldr	r0, [r7, #20]
 8012726:	f000 fa01 	bl	8012b2c <tcp_listen_input>
      }
      pbuf_free(p);
 801272a:	6878      	ldr	r0, [r7, #4]
 801272c:	f7fd ff7c 	bl	8010628 <pbuf_free>
      return;
 8012730:	e19b      	b.n	8012a6a <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012732:	69fb      	ldr	r3, [r7, #28]
 8012734:	2b00      	cmp	r3, #0
 8012736:	f000 8160 	beq.w	80129fa <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801273a:	4b2a      	ldr	r3, [pc, #168]	; (80127e4 <tcp_input+0x54c>)
 801273c:	2200      	movs	r2, #0
 801273e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	891a      	ldrh	r2, [r3, #8]
 8012744:	4b27      	ldr	r3, [pc, #156]	; (80127e4 <tcp_input+0x54c>)
 8012746:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012748:	4a26      	ldr	r2, [pc, #152]	; (80127e4 <tcp_input+0x54c>)
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801274e:	4b1b      	ldr	r3, [pc, #108]	; (80127bc <tcp_input+0x524>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	4a24      	ldr	r2, [pc, #144]	; (80127e4 <tcp_input+0x54c>)
 8012754:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012756:	4b24      	ldr	r3, [pc, #144]	; (80127e8 <tcp_input+0x550>)
 8012758:	2200      	movs	r2, #0
 801275a:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801275c:	4b23      	ldr	r3, [pc, #140]	; (80127ec <tcp_input+0x554>)
 801275e:	2200      	movs	r2, #0
 8012760:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012762:	4b23      	ldr	r3, [pc, #140]	; (80127f0 <tcp_input+0x558>)
 8012764:	2200      	movs	r2, #0
 8012766:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012768:	4b22      	ldr	r3, [pc, #136]	; (80127f4 <tcp_input+0x55c>)
 801276a:	781b      	ldrb	r3, [r3, #0]
 801276c:	f003 0308 	and.w	r3, r3, #8
 8012770:	2b00      	cmp	r3, #0
 8012772:	d006      	beq.n	8012782 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	7b5b      	ldrb	r3, [r3, #13]
 8012778:	f043 0301 	orr.w	r3, r3, #1
 801277c:	b2da      	uxtb	r2, r3
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012782:	69fb      	ldr	r3, [r7, #28]
 8012784:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012786:	2b00      	cmp	r3, #0
 8012788:	d038      	beq.n	80127fc <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801278a:	69f8      	ldr	r0, [r7, #28]
 801278c:	f7ff f93e 	bl	8011a0c <tcp_process_refused_data>
 8012790:	4603      	mov	r3, r0
 8012792:	f113 0f0d 	cmn.w	r3, #13
 8012796:	d007      	beq.n	80127a8 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012798:	69fb      	ldr	r3, [r7, #28]
 801279a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801279c:	2b00      	cmp	r3, #0
 801279e:	d02d      	beq.n	80127fc <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80127a0:	4b15      	ldr	r3, [pc, #84]	; (80127f8 <tcp_input+0x560>)
 80127a2:	881b      	ldrh	r3, [r3, #0]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d029      	beq.n	80127fc <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80127a8:	69fb      	ldr	r3, [r7, #28]
 80127aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	f040 8104 	bne.w	80129ba <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80127b2:	69f8      	ldr	r0, [r7, #28]
 80127b4:	f003 f9bc 	bl	8015b30 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80127b8:	e0ff      	b.n	80129ba <tcp_input+0x722>
 80127ba:	bf00      	nop
 80127bc:	20000520 	.word	0x20000520
 80127c0:	20004720 	.word	0x20004720
 80127c4:	080220a4 	.word	0x080220a4
 80127c8:	080221d0 	.word	0x080221d0
 80127cc:	080220f0 	.word	0x080220f0
 80127d0:	20007844 	.word	0x20007844
 80127d4:	080221fc 	.word	0x080221fc
 80127d8:	20007854 	.word	0x20007854
 80127dc:	08022228 	.word	0x08022228
 80127e0:	2000784c 	.word	0x2000784c
 80127e4:	20000510 	.word	0x20000510
 80127e8:	20000540 	.word	0x20000540
 80127ec:	2000053d 	.word	0x2000053d
 80127f0:	20000538 	.word	0x20000538
 80127f4:	2000053c 	.word	0x2000053c
 80127f8:	2000053a 	.word	0x2000053a
      }
    }
    tcp_input_pcb = pcb;
 80127fc:	4a9c      	ldr	r2, [pc, #624]	; (8012a70 <tcp_input+0x7d8>)
 80127fe:	69fb      	ldr	r3, [r7, #28]
 8012800:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012802:	69f8      	ldr	r0, [r7, #28]
 8012804:	f000 fb0a 	bl	8012e1c <tcp_process>
 8012808:	4603      	mov	r3, r0
 801280a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801280c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012810:	f113 0f0d 	cmn.w	r3, #13
 8012814:	f000 80d3 	beq.w	80129be <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8012818:	4b96      	ldr	r3, [pc, #600]	; (8012a74 <tcp_input+0x7dc>)
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	f003 0308 	and.w	r3, r3, #8
 8012820:	2b00      	cmp	r3, #0
 8012822:	d015      	beq.n	8012850 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012824:	69fb      	ldr	r3, [r7, #28]
 8012826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801282a:	2b00      	cmp	r3, #0
 801282c:	d008      	beq.n	8012840 <tcp_input+0x5a8>
 801282e:	69fb      	ldr	r3, [r7, #28]
 8012830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012834:	69fa      	ldr	r2, [r7, #28]
 8012836:	6912      	ldr	r2, [r2, #16]
 8012838:	f06f 010d 	mvn.w	r1, #13
 801283c:	4610      	mov	r0, r2
 801283e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012840:	69f9      	ldr	r1, [r7, #28]
 8012842:	488d      	ldr	r0, [pc, #564]	; (8012a78 <tcp_input+0x7e0>)
 8012844:	f7ff fbb0 	bl	8011fa8 <tcp_pcb_remove>
        tcp_free(pcb);
 8012848:	69f8      	ldr	r0, [r7, #28]
 801284a:	f7fe f99d 	bl	8010b88 <tcp_free>
 801284e:	e0c1      	b.n	80129d4 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8012850:	2300      	movs	r3, #0
 8012852:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012854:	4b89      	ldr	r3, [pc, #548]	; (8012a7c <tcp_input+0x7e4>)
 8012856:	881b      	ldrh	r3, [r3, #0]
 8012858:	2b00      	cmp	r3, #0
 801285a:	d01d      	beq.n	8012898 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801285c:	4b87      	ldr	r3, [pc, #540]	; (8012a7c <tcp_input+0x7e4>)
 801285e:	881b      	ldrh	r3, [r3, #0]
 8012860:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012862:	69fb      	ldr	r3, [r7, #28]
 8012864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012868:	2b00      	cmp	r3, #0
 801286a:	d00a      	beq.n	8012882 <tcp_input+0x5ea>
 801286c:	69fb      	ldr	r3, [r7, #28]
 801286e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012872:	69fa      	ldr	r2, [r7, #28]
 8012874:	6910      	ldr	r0, [r2, #16]
 8012876:	89fa      	ldrh	r2, [r7, #14]
 8012878:	69f9      	ldr	r1, [r7, #28]
 801287a:	4798      	blx	r3
 801287c:	4603      	mov	r3, r0
 801287e:	74fb      	strb	r3, [r7, #19]
 8012880:	e001      	b.n	8012886 <tcp_input+0x5ee>
 8012882:	2300      	movs	r3, #0
 8012884:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012886:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801288a:	f113 0f0d 	cmn.w	r3, #13
 801288e:	f000 8098 	beq.w	80129c2 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012892:	4b7a      	ldr	r3, [pc, #488]	; (8012a7c <tcp_input+0x7e4>)
 8012894:	2200      	movs	r2, #0
 8012896:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012898:	69f8      	ldr	r0, [r7, #28]
 801289a:	f000 f907 	bl	8012aac <tcp_input_delayed_close>
 801289e:	4603      	mov	r3, r0
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	f040 8090 	bne.w	80129c6 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80128a6:	4b76      	ldr	r3, [pc, #472]	; (8012a80 <tcp_input+0x7e8>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d041      	beq.n	8012932 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80128ae:	69fb      	ldr	r3, [r7, #28]
 80128b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d006      	beq.n	80128c4 <tcp_input+0x62c>
 80128b6:	4b73      	ldr	r3, [pc, #460]	; (8012a84 <tcp_input+0x7ec>)
 80128b8:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80128bc:	4972      	ldr	r1, [pc, #456]	; (8012a88 <tcp_input+0x7f0>)
 80128be:	4873      	ldr	r0, [pc, #460]	; (8012a8c <tcp_input+0x7f4>)
 80128c0:	f008 ff30 	bl	801b724 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80128c4:	69fb      	ldr	r3, [r7, #28]
 80128c6:	8b5b      	ldrh	r3, [r3, #26]
 80128c8:	f003 0310 	and.w	r3, r3, #16
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d008      	beq.n	80128e2 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80128d0:	4b6b      	ldr	r3, [pc, #428]	; (8012a80 <tcp_input+0x7e8>)
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	4618      	mov	r0, r3
 80128d6:	f7fd fea7 	bl	8010628 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80128da:	69f8      	ldr	r0, [r7, #28]
 80128dc:	f7fe fc3c 	bl	8011158 <tcp_abort>
            goto aborted;
 80128e0:	e078      	b.n	80129d4 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80128e2:	69fb      	ldr	r3, [r7, #28]
 80128e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d00c      	beq.n	8012906 <tcp_input+0x66e>
 80128ec:	69fb      	ldr	r3, [r7, #28]
 80128ee:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80128f2:	69fb      	ldr	r3, [r7, #28]
 80128f4:	6918      	ldr	r0, [r3, #16]
 80128f6:	4b62      	ldr	r3, [pc, #392]	; (8012a80 <tcp_input+0x7e8>)
 80128f8:	681a      	ldr	r2, [r3, #0]
 80128fa:	2300      	movs	r3, #0
 80128fc:	69f9      	ldr	r1, [r7, #28]
 80128fe:	47a0      	blx	r4
 8012900:	4603      	mov	r3, r0
 8012902:	74fb      	strb	r3, [r7, #19]
 8012904:	e008      	b.n	8012918 <tcp_input+0x680>
 8012906:	4b5e      	ldr	r3, [pc, #376]	; (8012a80 <tcp_input+0x7e8>)
 8012908:	681a      	ldr	r2, [r3, #0]
 801290a:	2300      	movs	r3, #0
 801290c:	69f9      	ldr	r1, [r7, #28]
 801290e:	2000      	movs	r0, #0
 8012910:	f7ff f952 	bl	8011bb8 <tcp_recv_null>
 8012914:	4603      	mov	r3, r0
 8012916:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012918:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801291c:	f113 0f0d 	cmn.w	r3, #13
 8012920:	d053      	beq.n	80129ca <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012922:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d003      	beq.n	8012932 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801292a:	4b55      	ldr	r3, [pc, #340]	; (8012a80 <tcp_input+0x7e8>)
 801292c:	681a      	ldr	r2, [r3, #0]
 801292e:	69fb      	ldr	r3, [r7, #28]
 8012930:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012932:	4b50      	ldr	r3, [pc, #320]	; (8012a74 <tcp_input+0x7dc>)
 8012934:	781b      	ldrb	r3, [r3, #0]
 8012936:	f003 0320 	and.w	r3, r3, #32
 801293a:	2b00      	cmp	r3, #0
 801293c:	d030      	beq.n	80129a0 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 801293e:	69fb      	ldr	r3, [r7, #28]
 8012940:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012942:	2b00      	cmp	r3, #0
 8012944:	d009      	beq.n	801295a <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012946:	69fb      	ldr	r3, [r7, #28]
 8012948:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801294a:	7b5a      	ldrb	r2, [r3, #13]
 801294c:	69fb      	ldr	r3, [r7, #28]
 801294e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012950:	f042 0220 	orr.w	r2, r2, #32
 8012954:	b2d2      	uxtb	r2, r2
 8012956:	735a      	strb	r2, [r3, #13]
 8012958:	e022      	b.n	80129a0 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801295a:	69fb      	ldr	r3, [r7, #28]
 801295c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801295e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012962:	d005      	beq.n	8012970 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8012964:	69fb      	ldr	r3, [r7, #28]
 8012966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012968:	3301      	adds	r3, #1
 801296a:	b29a      	uxth	r2, r3
 801296c:	69fb      	ldr	r3, [r7, #28]
 801296e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012970:	69fb      	ldr	r3, [r7, #28]
 8012972:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012976:	2b00      	cmp	r3, #0
 8012978:	d00b      	beq.n	8012992 <tcp_input+0x6fa>
 801297a:	69fb      	ldr	r3, [r7, #28]
 801297c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012980:	69fb      	ldr	r3, [r7, #28]
 8012982:	6918      	ldr	r0, [r3, #16]
 8012984:	2300      	movs	r3, #0
 8012986:	2200      	movs	r2, #0
 8012988:	69f9      	ldr	r1, [r7, #28]
 801298a:	47a0      	blx	r4
 801298c:	4603      	mov	r3, r0
 801298e:	74fb      	strb	r3, [r7, #19]
 8012990:	e001      	b.n	8012996 <tcp_input+0x6fe>
 8012992:	2300      	movs	r3, #0
 8012994:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012996:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801299a:	f113 0f0d 	cmn.w	r3, #13
 801299e:	d016      	beq.n	80129ce <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80129a0:	4b33      	ldr	r3, [pc, #204]	; (8012a70 <tcp_input+0x7d8>)
 80129a2:	2200      	movs	r2, #0
 80129a4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80129a6:	69f8      	ldr	r0, [r7, #28]
 80129a8:	f000 f880 	bl	8012aac <tcp_input_delayed_close>
 80129ac:	4603      	mov	r3, r0
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d10f      	bne.n	80129d2 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80129b2:	69f8      	ldr	r0, [r7, #28]
 80129b4:	f002 fab8 	bl	8014f28 <tcp_output>
 80129b8:	e00c      	b.n	80129d4 <tcp_input+0x73c>
        goto aborted;
 80129ba:	bf00      	nop
 80129bc:	e00a      	b.n	80129d4 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80129be:	bf00      	nop
 80129c0:	e008      	b.n	80129d4 <tcp_input+0x73c>
              goto aborted;
 80129c2:	bf00      	nop
 80129c4:	e006      	b.n	80129d4 <tcp_input+0x73c>
          goto aborted;
 80129c6:	bf00      	nop
 80129c8:	e004      	b.n	80129d4 <tcp_input+0x73c>
            goto aborted;
 80129ca:	bf00      	nop
 80129cc:	e002      	b.n	80129d4 <tcp_input+0x73c>
              goto aborted;
 80129ce:	bf00      	nop
 80129d0:	e000      	b.n	80129d4 <tcp_input+0x73c>
          goto aborted;
 80129d2:	bf00      	nop
    tcp_input_pcb = NULL;
 80129d4:	4b26      	ldr	r3, [pc, #152]	; (8012a70 <tcp_input+0x7d8>)
 80129d6:	2200      	movs	r2, #0
 80129d8:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80129da:	4b29      	ldr	r3, [pc, #164]	; (8012a80 <tcp_input+0x7e8>)
 80129dc:	2200      	movs	r2, #0
 80129de:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80129e0:	4b2b      	ldr	r3, [pc, #172]	; (8012a90 <tcp_input+0x7f8>)
 80129e2:	685b      	ldr	r3, [r3, #4]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d03f      	beq.n	8012a68 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 80129e8:	4b29      	ldr	r3, [pc, #164]	; (8012a90 <tcp_input+0x7f8>)
 80129ea:	685b      	ldr	r3, [r3, #4]
 80129ec:	4618      	mov	r0, r3
 80129ee:	f7fd fe1b 	bl	8010628 <pbuf_free>
      inseg.p = NULL;
 80129f2:	4b27      	ldr	r3, [pc, #156]	; (8012a90 <tcp_input+0x7f8>)
 80129f4:	2200      	movs	r2, #0
 80129f6:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80129f8:	e036      	b.n	8012a68 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80129fa:	4b26      	ldr	r3, [pc, #152]	; (8012a94 <tcp_input+0x7fc>)
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	899b      	ldrh	r3, [r3, #12]
 8012a00:	b29b      	uxth	r3, r3
 8012a02:	4618      	mov	r0, r3
 8012a04:	f7fc fb74 	bl	800f0f0 <lwip_htons>
 8012a08:	4603      	mov	r3, r0
 8012a0a:	b2db      	uxtb	r3, r3
 8012a0c:	f003 0304 	and.w	r3, r3, #4
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d118      	bne.n	8012a46 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a14:	4b20      	ldr	r3, [pc, #128]	; (8012a98 <tcp_input+0x800>)
 8012a16:	6819      	ldr	r1, [r3, #0]
 8012a18:	4b20      	ldr	r3, [pc, #128]	; (8012a9c <tcp_input+0x804>)
 8012a1a:	881b      	ldrh	r3, [r3, #0]
 8012a1c:	461a      	mov	r2, r3
 8012a1e:	4b20      	ldr	r3, [pc, #128]	; (8012aa0 <tcp_input+0x808>)
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012a24:	4b1b      	ldr	r3, [pc, #108]	; (8012a94 <tcp_input+0x7fc>)
 8012a26:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a28:	885b      	ldrh	r3, [r3, #2]
 8012a2a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012a2c:	4a19      	ldr	r2, [pc, #100]	; (8012a94 <tcp_input+0x7fc>)
 8012a2e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a30:	8812      	ldrh	r2, [r2, #0]
 8012a32:	b292      	uxth	r2, r2
 8012a34:	9202      	str	r2, [sp, #8]
 8012a36:	9301      	str	r3, [sp, #4]
 8012a38:	4b1a      	ldr	r3, [pc, #104]	; (8012aa4 <tcp_input+0x80c>)
 8012a3a:	9300      	str	r3, [sp, #0]
 8012a3c:	4b1a      	ldr	r3, [pc, #104]	; (8012aa8 <tcp_input+0x810>)
 8012a3e:	4602      	mov	r2, r0
 8012a40:	2000      	movs	r0, #0
 8012a42:	f003 f825 	bl	8015a90 <tcp_rst>
    pbuf_free(p);
 8012a46:	6878      	ldr	r0, [r7, #4]
 8012a48:	f7fd fdee 	bl	8010628 <pbuf_free>
  return;
 8012a4c:	e00c      	b.n	8012a68 <tcp_input+0x7d0>
    goto dropped;
 8012a4e:	bf00      	nop
 8012a50:	e006      	b.n	8012a60 <tcp_input+0x7c8>
    goto dropped;
 8012a52:	bf00      	nop
 8012a54:	e004      	b.n	8012a60 <tcp_input+0x7c8>
    goto dropped;
 8012a56:	bf00      	nop
 8012a58:	e002      	b.n	8012a60 <tcp_input+0x7c8>
      goto dropped;
 8012a5a:	bf00      	nop
 8012a5c:	e000      	b.n	8012a60 <tcp_input+0x7c8>
      goto dropped;
 8012a5e:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012a60:	6878      	ldr	r0, [r7, #4]
 8012a62:	f7fd fde1 	bl	8010628 <pbuf_free>
 8012a66:	e000      	b.n	8012a6a <tcp_input+0x7d2>
  return;
 8012a68:	bf00      	nop
}
 8012a6a:	3724      	adds	r7, #36	; 0x24
 8012a6c:	46bd      	mov	sp, r7
 8012a6e:	bd90      	pop	{r4, r7, pc}
 8012a70:	20007858 	.word	0x20007858
 8012a74:	2000053d 	.word	0x2000053d
 8012a78:	20007844 	.word	0x20007844
 8012a7c:	20000538 	.word	0x20000538
 8012a80:	20000540 	.word	0x20000540
 8012a84:	080220a4 	.word	0x080220a4
 8012a88:	08022258 	.word	0x08022258
 8012a8c:	080220f0 	.word	0x080220f0
 8012a90:	20000510 	.word	0x20000510
 8012a94:	20000520 	.word	0x20000520
 8012a98:	20000534 	.word	0x20000534
 8012a9c:	2000053a 	.word	0x2000053a
 8012aa0:	20000530 	.word	0x20000530
 8012aa4:	20004730 	.word	0x20004730
 8012aa8:	20004734 	.word	0x20004734

08012aac <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012aac:	b580      	push	{r7, lr}
 8012aae:	b082      	sub	sp, #8
 8012ab0:	af00      	add	r7, sp, #0
 8012ab2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d106      	bne.n	8012ac8 <tcp_input_delayed_close+0x1c>
 8012aba:	4b17      	ldr	r3, [pc, #92]	; (8012b18 <tcp_input_delayed_close+0x6c>)
 8012abc:	f240 225a 	movw	r2, #602	; 0x25a
 8012ac0:	4916      	ldr	r1, [pc, #88]	; (8012b1c <tcp_input_delayed_close+0x70>)
 8012ac2:	4817      	ldr	r0, [pc, #92]	; (8012b20 <tcp_input_delayed_close+0x74>)
 8012ac4:	f008 fe2e 	bl	801b724 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012ac8:	4b16      	ldr	r3, [pc, #88]	; (8012b24 <tcp_input_delayed_close+0x78>)
 8012aca:	781b      	ldrb	r3, [r3, #0]
 8012acc:	f003 0310 	and.w	r3, r3, #16
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d01c      	beq.n	8012b0e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	8b5b      	ldrh	r3, [r3, #26]
 8012ad8:	f003 0310 	and.w	r3, r3, #16
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d10d      	bne.n	8012afc <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d008      	beq.n	8012afc <tcp_input_delayed_close+0x50>
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012af0:	687a      	ldr	r2, [r7, #4]
 8012af2:	6912      	ldr	r2, [r2, #16]
 8012af4:	f06f 010e 	mvn.w	r1, #14
 8012af8:	4610      	mov	r0, r2
 8012afa:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012afc:	6879      	ldr	r1, [r7, #4]
 8012afe:	480a      	ldr	r0, [pc, #40]	; (8012b28 <tcp_input_delayed_close+0x7c>)
 8012b00:	f7ff fa52 	bl	8011fa8 <tcp_pcb_remove>
    tcp_free(pcb);
 8012b04:	6878      	ldr	r0, [r7, #4]
 8012b06:	f7fe f83f 	bl	8010b88 <tcp_free>
    return 1;
 8012b0a:	2301      	movs	r3, #1
 8012b0c:	e000      	b.n	8012b10 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012b0e:	2300      	movs	r3, #0
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	3708      	adds	r7, #8
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}
 8012b18:	080220a4 	.word	0x080220a4
 8012b1c:	08022274 	.word	0x08022274
 8012b20:	080220f0 	.word	0x080220f0
 8012b24:	2000053d 	.word	0x2000053d
 8012b28:	20007844 	.word	0x20007844

08012b2c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012b2c:	b590      	push	{r4, r7, lr}
 8012b2e:	b08b      	sub	sp, #44	; 0x2c
 8012b30:	af04      	add	r7, sp, #16
 8012b32:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012b34:	4b6f      	ldr	r3, [pc, #444]	; (8012cf4 <tcp_listen_input+0x1c8>)
 8012b36:	781b      	ldrb	r3, [r3, #0]
 8012b38:	f003 0304 	and.w	r3, r3, #4
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	f040 80d2 	bne.w	8012ce6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d106      	bne.n	8012b56 <tcp_listen_input+0x2a>
 8012b48:	4b6b      	ldr	r3, [pc, #428]	; (8012cf8 <tcp_listen_input+0x1cc>)
 8012b4a:	f240 2281 	movw	r2, #641	; 0x281
 8012b4e:	496b      	ldr	r1, [pc, #428]	; (8012cfc <tcp_listen_input+0x1d0>)
 8012b50:	486b      	ldr	r0, [pc, #428]	; (8012d00 <tcp_listen_input+0x1d4>)
 8012b52:	f008 fde7 	bl	801b724 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012b56:	4b67      	ldr	r3, [pc, #412]	; (8012cf4 <tcp_listen_input+0x1c8>)
 8012b58:	781b      	ldrb	r3, [r3, #0]
 8012b5a:	f003 0310 	and.w	r3, r3, #16
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d019      	beq.n	8012b96 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b62:	4b68      	ldr	r3, [pc, #416]	; (8012d04 <tcp_listen_input+0x1d8>)
 8012b64:	6819      	ldr	r1, [r3, #0]
 8012b66:	4b68      	ldr	r3, [pc, #416]	; (8012d08 <tcp_listen_input+0x1dc>)
 8012b68:	881b      	ldrh	r3, [r3, #0]
 8012b6a:	461a      	mov	r2, r3
 8012b6c:	4b67      	ldr	r3, [pc, #412]	; (8012d0c <tcp_listen_input+0x1e0>)
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012b72:	4b67      	ldr	r3, [pc, #412]	; (8012d10 <tcp_listen_input+0x1e4>)
 8012b74:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b76:	885b      	ldrh	r3, [r3, #2]
 8012b78:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012b7a:	4a65      	ldr	r2, [pc, #404]	; (8012d10 <tcp_listen_input+0x1e4>)
 8012b7c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b7e:	8812      	ldrh	r2, [r2, #0]
 8012b80:	b292      	uxth	r2, r2
 8012b82:	9202      	str	r2, [sp, #8]
 8012b84:	9301      	str	r3, [sp, #4]
 8012b86:	4b63      	ldr	r3, [pc, #396]	; (8012d14 <tcp_listen_input+0x1e8>)
 8012b88:	9300      	str	r3, [sp, #0]
 8012b8a:	4b63      	ldr	r3, [pc, #396]	; (8012d18 <tcp_listen_input+0x1ec>)
 8012b8c:	4602      	mov	r2, r0
 8012b8e:	6878      	ldr	r0, [r7, #4]
 8012b90:	f002 ff7e 	bl	8015a90 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012b94:	e0a9      	b.n	8012cea <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8012b96:	4b57      	ldr	r3, [pc, #348]	; (8012cf4 <tcp_listen_input+0x1c8>)
 8012b98:	781b      	ldrb	r3, [r3, #0]
 8012b9a:	f003 0302 	and.w	r3, r3, #2
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	f000 80a3 	beq.w	8012cea <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	7d5b      	ldrb	r3, [r3, #21]
 8012ba8:	4618      	mov	r0, r3
 8012baa:	f7ff f929 	bl	8011e00 <tcp_alloc>
 8012bae:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d111      	bne.n	8012bda <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	699b      	ldr	r3, [r3, #24]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d00a      	beq.n	8012bd4 <tcp_listen_input+0xa8>
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	699b      	ldr	r3, [r3, #24]
 8012bc2:	687a      	ldr	r2, [r7, #4]
 8012bc4:	6910      	ldr	r0, [r2, #16]
 8012bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8012bca:	2100      	movs	r1, #0
 8012bcc:	4798      	blx	r3
 8012bce:	4603      	mov	r3, r0
 8012bd0:	73bb      	strb	r3, [r7, #14]
      return;
 8012bd2:	e08b      	b.n	8012cec <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012bd4:	23f0      	movs	r3, #240	; 0xf0
 8012bd6:	73bb      	strb	r3, [r7, #14]
      return;
 8012bd8:	e088      	b.n	8012cec <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012bda:	4b50      	ldr	r3, [pc, #320]	; (8012d1c <tcp_listen_input+0x1f0>)
 8012bdc:	695a      	ldr	r2, [r3, #20]
 8012bde:	697b      	ldr	r3, [r7, #20]
 8012be0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012be2:	4b4e      	ldr	r3, [pc, #312]	; (8012d1c <tcp_listen_input+0x1f0>)
 8012be4:	691a      	ldr	r2, [r3, #16]
 8012be6:	697b      	ldr	r3, [r7, #20]
 8012be8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	8ada      	ldrh	r2, [r3, #22]
 8012bee:	697b      	ldr	r3, [r7, #20]
 8012bf0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012bf2:	4b47      	ldr	r3, [pc, #284]	; (8012d10 <tcp_listen_input+0x1e4>)
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	881b      	ldrh	r3, [r3, #0]
 8012bf8:	b29a      	uxth	r2, r3
 8012bfa:	697b      	ldr	r3, [r7, #20]
 8012bfc:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	2203      	movs	r2, #3
 8012c02:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012c04:	4b41      	ldr	r3, [pc, #260]	; (8012d0c <tcp_listen_input+0x1e0>)
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	1c5a      	adds	r2, r3, #1
 8012c0a:	697b      	ldr	r3, [r7, #20]
 8012c0c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012c0e:	697b      	ldr	r3, [r7, #20]
 8012c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012c12:	697b      	ldr	r3, [r7, #20]
 8012c14:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012c16:	6978      	ldr	r0, [r7, #20]
 8012c18:	f7ff fa5a 	bl	80120d0 <tcp_next_iss>
 8012c1c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012c1e:	697b      	ldr	r3, [r7, #20]
 8012c20:	693a      	ldr	r2, [r7, #16]
 8012c22:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012c24:	697b      	ldr	r3, [r7, #20]
 8012c26:	693a      	ldr	r2, [r7, #16]
 8012c28:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012c2a:	697b      	ldr	r3, [r7, #20]
 8012c2c:	693a      	ldr	r2, [r7, #16]
 8012c2e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012c30:	697b      	ldr	r3, [r7, #20]
 8012c32:	693a      	ldr	r2, [r7, #16]
 8012c34:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012c36:	4b35      	ldr	r3, [pc, #212]	; (8012d0c <tcp_listen_input+0x1e0>)
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	1e5a      	subs	r2, r3, #1
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	691a      	ldr	r2, [r3, #16]
 8012c44:	697b      	ldr	r3, [r7, #20]
 8012c46:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012c48:	697b      	ldr	r3, [r7, #20]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	7a5b      	ldrb	r3, [r3, #9]
 8012c52:	f003 030c 	and.w	r3, r3, #12
 8012c56:	b2da      	uxtb	r2, r3
 8012c58:	697b      	ldr	r3, [r7, #20]
 8012c5a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	7a1a      	ldrb	r2, [r3, #8]
 8012c60:	697b      	ldr	r3, [r7, #20]
 8012c62:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012c64:	4b2e      	ldr	r3, [pc, #184]	; (8012d20 <tcp_listen_input+0x1f4>)
 8012c66:	681a      	ldr	r2, [r3, #0]
 8012c68:	697b      	ldr	r3, [r7, #20]
 8012c6a:	60da      	str	r2, [r3, #12]
 8012c6c:	4a2c      	ldr	r2, [pc, #176]	; (8012d20 <tcp_listen_input+0x1f4>)
 8012c6e:	697b      	ldr	r3, [r7, #20]
 8012c70:	6013      	str	r3, [r2, #0]
 8012c72:	f003 f8cd 	bl	8015e10 <tcp_timer_needed>
 8012c76:	4b2b      	ldr	r3, [pc, #172]	; (8012d24 <tcp_listen_input+0x1f8>)
 8012c78:	2201      	movs	r2, #1
 8012c7a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012c7c:	6978      	ldr	r0, [r7, #20]
 8012c7e:	f001 fd8d 	bl	801479c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012c82:	4b23      	ldr	r3, [pc, #140]	; (8012d10 <tcp_listen_input+0x1e4>)
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	89db      	ldrh	r3, [r3, #14]
 8012c88:	b29a      	uxth	r2, r3
 8012c8a:	697b      	ldr	r3, [r7, #20]
 8012c8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012c90:	697b      	ldr	r3, [r7, #20]
 8012c92:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012c9c:	697b      	ldr	r3, [r7, #20]
 8012c9e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012ca0:	697b      	ldr	r3, [r7, #20]
 8012ca2:	3304      	adds	r3, #4
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	f006 fdab 	bl	8019800 <ip4_route>
 8012caa:	4601      	mov	r1, r0
 8012cac:	697b      	ldr	r3, [r7, #20]
 8012cae:	3304      	adds	r3, #4
 8012cb0:	461a      	mov	r2, r3
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	f7ff fa32 	bl	801211c <tcp_eff_send_mss_netif>
 8012cb8:	4603      	mov	r3, r0
 8012cba:	461a      	mov	r2, r3
 8012cbc:	697b      	ldr	r3, [r7, #20]
 8012cbe:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012cc0:	2112      	movs	r1, #18
 8012cc2:	6978      	ldr	r0, [r7, #20]
 8012cc4:	f002 f842 	bl	8014d4c <tcp_enqueue_flags>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012ccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d004      	beq.n	8012cde <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012cd4:	2100      	movs	r1, #0
 8012cd6:	6978      	ldr	r0, [r7, #20]
 8012cd8:	f7fe f980 	bl	8010fdc <tcp_abandon>
      return;
 8012cdc:	e006      	b.n	8012cec <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8012cde:	6978      	ldr	r0, [r7, #20]
 8012ce0:	f002 f922 	bl	8014f28 <tcp_output>
  return;
 8012ce4:	e001      	b.n	8012cea <tcp_listen_input+0x1be>
    return;
 8012ce6:	bf00      	nop
 8012ce8:	e000      	b.n	8012cec <tcp_listen_input+0x1c0>
  return;
 8012cea:	bf00      	nop
}
 8012cec:	371c      	adds	r7, #28
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	bd90      	pop	{r4, r7, pc}
 8012cf2:	bf00      	nop
 8012cf4:	2000053c 	.word	0x2000053c
 8012cf8:	080220a4 	.word	0x080220a4
 8012cfc:	0802229c 	.word	0x0802229c
 8012d00:	080220f0 	.word	0x080220f0
 8012d04:	20000534 	.word	0x20000534
 8012d08:	2000053a 	.word	0x2000053a
 8012d0c:	20000530 	.word	0x20000530
 8012d10:	20000520 	.word	0x20000520
 8012d14:	20004730 	.word	0x20004730
 8012d18:	20004734 	.word	0x20004734
 8012d1c:	20004720 	.word	0x20004720
 8012d20:	20007844 	.word	0x20007844
 8012d24:	20007840 	.word	0x20007840

08012d28 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012d28:	b580      	push	{r7, lr}
 8012d2a:	b086      	sub	sp, #24
 8012d2c:	af04      	add	r7, sp, #16
 8012d2e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012d30:	4b2f      	ldr	r3, [pc, #188]	; (8012df0 <tcp_timewait_input+0xc8>)
 8012d32:	781b      	ldrb	r3, [r3, #0]
 8012d34:	f003 0304 	and.w	r3, r3, #4
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d153      	bne.n	8012de4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d106      	bne.n	8012d50 <tcp_timewait_input+0x28>
 8012d42:	4b2c      	ldr	r3, [pc, #176]	; (8012df4 <tcp_timewait_input+0xcc>)
 8012d44:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012d48:	492b      	ldr	r1, [pc, #172]	; (8012df8 <tcp_timewait_input+0xd0>)
 8012d4a:	482c      	ldr	r0, [pc, #176]	; (8012dfc <tcp_timewait_input+0xd4>)
 8012d4c:	f008 fcea 	bl	801b724 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012d50:	4b27      	ldr	r3, [pc, #156]	; (8012df0 <tcp_timewait_input+0xc8>)
 8012d52:	781b      	ldrb	r3, [r3, #0]
 8012d54:	f003 0302 	and.w	r3, r3, #2
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d02a      	beq.n	8012db2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012d5c:	4b28      	ldr	r3, [pc, #160]	; (8012e00 <tcp_timewait_input+0xd8>)
 8012d5e:	681a      	ldr	r2, [r3, #0]
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d64:	1ad3      	subs	r3, r2, r3
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	db2d      	blt.n	8012dc6 <tcp_timewait_input+0x9e>
 8012d6a:	4b25      	ldr	r3, [pc, #148]	; (8012e00 <tcp_timewait_input+0xd8>)
 8012d6c:	681a      	ldr	r2, [r3, #0]
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d72:	6879      	ldr	r1, [r7, #4]
 8012d74:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012d76:	440b      	add	r3, r1
 8012d78:	1ad3      	subs	r3, r2, r3
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	dc23      	bgt.n	8012dc6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d7e:	4b21      	ldr	r3, [pc, #132]	; (8012e04 <tcp_timewait_input+0xdc>)
 8012d80:	6819      	ldr	r1, [r3, #0]
 8012d82:	4b21      	ldr	r3, [pc, #132]	; (8012e08 <tcp_timewait_input+0xe0>)
 8012d84:	881b      	ldrh	r3, [r3, #0]
 8012d86:	461a      	mov	r2, r3
 8012d88:	4b1d      	ldr	r3, [pc, #116]	; (8012e00 <tcp_timewait_input+0xd8>)
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012d8e:	4b1f      	ldr	r3, [pc, #124]	; (8012e0c <tcp_timewait_input+0xe4>)
 8012d90:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d92:	885b      	ldrh	r3, [r3, #2]
 8012d94:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012d96:	4a1d      	ldr	r2, [pc, #116]	; (8012e0c <tcp_timewait_input+0xe4>)
 8012d98:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d9a:	8812      	ldrh	r2, [r2, #0]
 8012d9c:	b292      	uxth	r2, r2
 8012d9e:	9202      	str	r2, [sp, #8]
 8012da0:	9301      	str	r3, [sp, #4]
 8012da2:	4b1b      	ldr	r3, [pc, #108]	; (8012e10 <tcp_timewait_input+0xe8>)
 8012da4:	9300      	str	r3, [sp, #0]
 8012da6:	4b1b      	ldr	r3, [pc, #108]	; (8012e14 <tcp_timewait_input+0xec>)
 8012da8:	4602      	mov	r2, r0
 8012daa:	6878      	ldr	r0, [r7, #4]
 8012dac:	f002 fe70 	bl	8015a90 <tcp_rst>
      return;
 8012db0:	e01b      	b.n	8012dea <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8012db2:	4b0f      	ldr	r3, [pc, #60]	; (8012df0 <tcp_timewait_input+0xc8>)
 8012db4:	781b      	ldrb	r3, [r3, #0]
 8012db6:	f003 0301 	and.w	r3, r3, #1
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d003      	beq.n	8012dc6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012dbe:	4b16      	ldr	r3, [pc, #88]	; (8012e18 <tcp_timewait_input+0xf0>)
 8012dc0:	681a      	ldr	r2, [r3, #0]
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012dc6:	4b10      	ldr	r3, [pc, #64]	; (8012e08 <tcp_timewait_input+0xe0>)
 8012dc8:	881b      	ldrh	r3, [r3, #0]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d00c      	beq.n	8012de8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	8b5b      	ldrh	r3, [r3, #26]
 8012dd2:	f043 0302 	orr.w	r3, r3, #2
 8012dd6:	b29a      	uxth	r2, r3
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012ddc:	6878      	ldr	r0, [r7, #4]
 8012dde:	f002 f8a3 	bl	8014f28 <tcp_output>
  }
  return;
 8012de2:	e001      	b.n	8012de8 <tcp_timewait_input+0xc0>
    return;
 8012de4:	bf00      	nop
 8012de6:	e000      	b.n	8012dea <tcp_timewait_input+0xc2>
  return;
 8012de8:	bf00      	nop
}
 8012dea:	3708      	adds	r7, #8
 8012dec:	46bd      	mov	sp, r7
 8012dee:	bd80      	pop	{r7, pc}
 8012df0:	2000053c 	.word	0x2000053c
 8012df4:	080220a4 	.word	0x080220a4
 8012df8:	080222bc 	.word	0x080222bc
 8012dfc:	080220f0 	.word	0x080220f0
 8012e00:	20000530 	.word	0x20000530
 8012e04:	20000534 	.word	0x20000534
 8012e08:	2000053a 	.word	0x2000053a
 8012e0c:	20000520 	.word	0x20000520
 8012e10:	20004730 	.word	0x20004730
 8012e14:	20004734 	.word	0x20004734
 8012e18:	20007848 	.word	0x20007848

08012e1c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012e1c:	b590      	push	{r4, r7, lr}
 8012e1e:	b08d      	sub	sp, #52	; 0x34
 8012e20:	af04      	add	r7, sp, #16
 8012e22:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012e24:	2300      	movs	r3, #0
 8012e26:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012e28:	2300      	movs	r3, #0
 8012e2a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d106      	bne.n	8012e40 <tcp_process+0x24>
 8012e32:	4ba5      	ldr	r3, [pc, #660]	; (80130c8 <tcp_process+0x2ac>)
 8012e34:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012e38:	49a4      	ldr	r1, [pc, #656]	; (80130cc <tcp_process+0x2b0>)
 8012e3a:	48a5      	ldr	r0, [pc, #660]	; (80130d0 <tcp_process+0x2b4>)
 8012e3c:	f008 fc72 	bl	801b724 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012e40:	4ba4      	ldr	r3, [pc, #656]	; (80130d4 <tcp_process+0x2b8>)
 8012e42:	781b      	ldrb	r3, [r3, #0]
 8012e44:	f003 0304 	and.w	r3, r3, #4
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d04e      	beq.n	8012eea <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	7d1b      	ldrb	r3, [r3, #20]
 8012e50:	2b02      	cmp	r3, #2
 8012e52:	d108      	bne.n	8012e66 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012e58:	4b9f      	ldr	r3, [pc, #636]	; (80130d8 <tcp_process+0x2bc>)
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	429a      	cmp	r2, r3
 8012e5e:	d123      	bne.n	8012ea8 <tcp_process+0x8c>
        acceptable = 1;
 8012e60:	2301      	movs	r3, #1
 8012e62:	76fb      	strb	r3, [r7, #27]
 8012e64:	e020      	b.n	8012ea8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012e6a:	4b9c      	ldr	r3, [pc, #624]	; (80130dc <tcp_process+0x2c0>)
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	429a      	cmp	r2, r3
 8012e70:	d102      	bne.n	8012e78 <tcp_process+0x5c>
        acceptable = 1;
 8012e72:	2301      	movs	r3, #1
 8012e74:	76fb      	strb	r3, [r7, #27]
 8012e76:	e017      	b.n	8012ea8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012e78:	4b98      	ldr	r3, [pc, #608]	; (80130dc <tcp_process+0x2c0>)
 8012e7a:	681a      	ldr	r2, [r3, #0]
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e80:	1ad3      	subs	r3, r2, r3
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	db10      	blt.n	8012ea8 <tcp_process+0x8c>
 8012e86:	4b95      	ldr	r3, [pc, #596]	; (80130dc <tcp_process+0x2c0>)
 8012e88:	681a      	ldr	r2, [r3, #0]
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e8e:	6879      	ldr	r1, [r7, #4]
 8012e90:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012e92:	440b      	add	r3, r1
 8012e94:	1ad3      	subs	r3, r2, r3
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	dc06      	bgt.n	8012ea8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	8b5b      	ldrh	r3, [r3, #26]
 8012e9e:	f043 0302 	orr.w	r3, r3, #2
 8012ea2:	b29a      	uxth	r2, r3
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012ea8:	7efb      	ldrb	r3, [r7, #27]
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d01b      	beq.n	8012ee6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	7d1b      	ldrb	r3, [r3, #20]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d106      	bne.n	8012ec4 <tcp_process+0xa8>
 8012eb6:	4b84      	ldr	r3, [pc, #528]	; (80130c8 <tcp_process+0x2ac>)
 8012eb8:	f44f 724e 	mov.w	r2, #824	; 0x338
 8012ebc:	4988      	ldr	r1, [pc, #544]	; (80130e0 <tcp_process+0x2c4>)
 8012ebe:	4884      	ldr	r0, [pc, #528]	; (80130d0 <tcp_process+0x2b4>)
 8012ec0:	f008 fc30 	bl	801b724 <iprintf>
      recv_flags |= TF_RESET;
 8012ec4:	4b87      	ldr	r3, [pc, #540]	; (80130e4 <tcp_process+0x2c8>)
 8012ec6:	781b      	ldrb	r3, [r3, #0]
 8012ec8:	f043 0308 	orr.w	r3, r3, #8
 8012ecc:	b2da      	uxtb	r2, r3
 8012ece:	4b85      	ldr	r3, [pc, #532]	; (80130e4 <tcp_process+0x2c8>)
 8012ed0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	8b5b      	ldrh	r3, [r3, #26]
 8012ed6:	f023 0301 	bic.w	r3, r3, #1
 8012eda:	b29a      	uxth	r2, r3
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012ee0:	f06f 030d 	mvn.w	r3, #13
 8012ee4:	e37a      	b.n	80135dc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	e378      	b.n	80135dc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012eea:	4b7a      	ldr	r3, [pc, #488]	; (80130d4 <tcp_process+0x2b8>)
 8012eec:	781b      	ldrb	r3, [r3, #0]
 8012eee:	f003 0302 	and.w	r3, r3, #2
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d010      	beq.n	8012f18 <tcp_process+0xfc>
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	7d1b      	ldrb	r3, [r3, #20]
 8012efa:	2b02      	cmp	r3, #2
 8012efc:	d00c      	beq.n	8012f18 <tcp_process+0xfc>
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	7d1b      	ldrb	r3, [r3, #20]
 8012f02:	2b03      	cmp	r3, #3
 8012f04:	d008      	beq.n	8012f18 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	8b5b      	ldrh	r3, [r3, #26]
 8012f0a:	f043 0302 	orr.w	r3, r3, #2
 8012f0e:	b29a      	uxth	r2, r3
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8012f14:	2300      	movs	r3, #0
 8012f16:	e361      	b.n	80135dc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	8b5b      	ldrh	r3, [r3, #26]
 8012f1c:	f003 0310 	and.w	r3, r3, #16
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d103      	bne.n	8012f2c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012f24:	4b70      	ldr	r3, [pc, #448]	; (80130e8 <tcp_process+0x2cc>)
 8012f26:	681a      	ldr	r2, [r3, #0]
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	2200      	movs	r2, #0
 8012f30:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	2200      	movs	r2, #0
 8012f38:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012f3c:	6878      	ldr	r0, [r7, #4]
 8012f3e:	f001 fc2d 	bl	801479c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	7d1b      	ldrb	r3, [r3, #20]
 8012f46:	3b02      	subs	r3, #2
 8012f48:	2b07      	cmp	r3, #7
 8012f4a:	f200 8337 	bhi.w	80135bc <tcp_process+0x7a0>
 8012f4e:	a201      	add	r2, pc, #4	; (adr r2, 8012f54 <tcp_process+0x138>)
 8012f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f54:	08012f75 	.word	0x08012f75
 8012f58:	080131a5 	.word	0x080131a5
 8012f5c:	0801331d 	.word	0x0801331d
 8012f60:	08013347 	.word	0x08013347
 8012f64:	0801346b 	.word	0x0801346b
 8012f68:	0801331d 	.word	0x0801331d
 8012f6c:	080134f7 	.word	0x080134f7
 8012f70:	08013587 	.word	0x08013587
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8012f74:	4b57      	ldr	r3, [pc, #348]	; (80130d4 <tcp_process+0x2b8>)
 8012f76:	781b      	ldrb	r3, [r3, #0]
 8012f78:	f003 0310 	and.w	r3, r3, #16
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	f000 80e4 	beq.w	801314a <tcp_process+0x32e>
 8012f82:	4b54      	ldr	r3, [pc, #336]	; (80130d4 <tcp_process+0x2b8>)
 8012f84:	781b      	ldrb	r3, [r3, #0]
 8012f86:	f003 0302 	and.w	r3, r3, #2
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	f000 80dd 	beq.w	801314a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012f94:	1c5a      	adds	r2, r3, #1
 8012f96:	4b50      	ldr	r3, [pc, #320]	; (80130d8 <tcp_process+0x2bc>)
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	429a      	cmp	r2, r3
 8012f9c:	f040 80d5 	bne.w	801314a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8012fa0:	4b4e      	ldr	r3, [pc, #312]	; (80130dc <tcp_process+0x2c0>)
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	1c5a      	adds	r2, r3, #1
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8012fb2:	4b49      	ldr	r3, [pc, #292]	; (80130d8 <tcp_process+0x2bc>)
 8012fb4:	681a      	ldr	r2, [r3, #0]
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8012fba:	4b4c      	ldr	r3, [pc, #304]	; (80130ec <tcp_process+0x2d0>)
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	89db      	ldrh	r3, [r3, #14]
 8012fc0:	b29a      	uxth	r2, r3
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8012fd4:	4b41      	ldr	r3, [pc, #260]	; (80130dc <tcp_process+0x2c0>)
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	1e5a      	subs	r2, r3, #1
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	2204      	movs	r2, #4
 8012fe2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	3304      	adds	r3, #4
 8012fec:	4618      	mov	r0, r3
 8012fee:	f006 fc07 	bl	8019800 <ip4_route>
 8012ff2:	4601      	mov	r1, r0
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	3304      	adds	r3, #4
 8012ff8:	461a      	mov	r2, r3
 8012ffa:	4620      	mov	r0, r4
 8012ffc:	f7ff f88e 	bl	801211c <tcp_eff_send_mss_netif>
 8013000:	4603      	mov	r3, r0
 8013002:	461a      	mov	r2, r3
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801300c:	009a      	lsls	r2, r3, #2
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013012:	005b      	lsls	r3, r3, #1
 8013014:	f241 111c 	movw	r1, #4380	; 0x111c
 8013018:	428b      	cmp	r3, r1
 801301a:	bf38      	it	cc
 801301c:	460b      	movcc	r3, r1
 801301e:	429a      	cmp	r2, r3
 8013020:	d204      	bcs.n	801302c <tcp_process+0x210>
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013026:	009b      	lsls	r3, r3, #2
 8013028:	b29b      	uxth	r3, r3
 801302a:	e00d      	b.n	8013048 <tcp_process+0x22c>
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013030:	005b      	lsls	r3, r3, #1
 8013032:	f241 121c 	movw	r2, #4380	; 0x111c
 8013036:	4293      	cmp	r3, r2
 8013038:	d904      	bls.n	8013044 <tcp_process+0x228>
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801303e:	005b      	lsls	r3, r3, #1
 8013040:	b29b      	uxth	r3, r3
 8013042:	e001      	b.n	8013048 <tcp_process+0x22c>
 8013044:	f241 131c 	movw	r3, #4380	; 0x111c
 8013048:	687a      	ldr	r2, [r7, #4]
 801304a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013054:	2b00      	cmp	r3, #0
 8013056:	d106      	bne.n	8013066 <tcp_process+0x24a>
 8013058:	4b1b      	ldr	r3, [pc, #108]	; (80130c8 <tcp_process+0x2ac>)
 801305a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801305e:	4924      	ldr	r1, [pc, #144]	; (80130f0 <tcp_process+0x2d4>)
 8013060:	481b      	ldr	r0, [pc, #108]	; (80130d0 <tcp_process+0x2b4>)
 8013062:	f008 fb5f 	bl	801b724 <iprintf>
        --pcb->snd_queuelen;
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801306c:	3b01      	subs	r3, #1
 801306e:	b29a      	uxth	r2, r3
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801307a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801307c:	69fb      	ldr	r3, [r7, #28]
 801307e:	2b00      	cmp	r3, #0
 8013080:	d111      	bne.n	80130a6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013086:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d106      	bne.n	801309c <tcp_process+0x280>
 801308e:	4b0e      	ldr	r3, [pc, #56]	; (80130c8 <tcp_process+0x2ac>)
 8013090:	f44f 725d 	mov.w	r2, #884	; 0x374
 8013094:	4917      	ldr	r1, [pc, #92]	; (80130f4 <tcp_process+0x2d8>)
 8013096:	480e      	ldr	r0, [pc, #56]	; (80130d0 <tcp_process+0x2b4>)
 8013098:	f008 fb44 	bl	801b724 <iprintf>
          pcb->unsent = rseg->next;
 801309c:	69fb      	ldr	r3, [r7, #28]
 801309e:	681a      	ldr	r2, [r3, #0]
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	66da      	str	r2, [r3, #108]	; 0x6c
 80130a4:	e003      	b.n	80130ae <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80130a6:	69fb      	ldr	r3, [r7, #28]
 80130a8:	681a      	ldr	r2, [r3, #0]
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80130ae:	69f8      	ldr	r0, [r7, #28]
 80130b0:	f7fe fd3d 	bl	8011b2e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d11d      	bne.n	80130f8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80130c2:	861a      	strh	r2, [r3, #48]	; 0x30
 80130c4:	e01f      	b.n	8013106 <tcp_process+0x2ea>
 80130c6:	bf00      	nop
 80130c8:	080220a4 	.word	0x080220a4
 80130cc:	080222dc 	.word	0x080222dc
 80130d0:	080220f0 	.word	0x080220f0
 80130d4:	2000053c 	.word	0x2000053c
 80130d8:	20000534 	.word	0x20000534
 80130dc:	20000530 	.word	0x20000530
 80130e0:	080222f8 	.word	0x080222f8
 80130e4:	2000053d 	.word	0x2000053d
 80130e8:	20007848 	.word	0x20007848
 80130ec:	20000520 	.word	0x20000520
 80130f0:	08022318 	.word	0x08022318
 80130f4:	08022330 	.word	0x08022330
        } else {
          pcb->rtime = 0;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	2200      	movs	r2, #0
 80130fc:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	2200      	movs	r2, #0
 8013102:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801310c:	2b00      	cmp	r3, #0
 801310e:	d00a      	beq.n	8013126 <tcp_process+0x30a>
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013116:	687a      	ldr	r2, [r7, #4]
 8013118:	6910      	ldr	r0, [r2, #16]
 801311a:	2200      	movs	r2, #0
 801311c:	6879      	ldr	r1, [r7, #4]
 801311e:	4798      	blx	r3
 8013120:	4603      	mov	r3, r0
 8013122:	76bb      	strb	r3, [r7, #26]
 8013124:	e001      	b.n	801312a <tcp_process+0x30e>
 8013126:	2300      	movs	r3, #0
 8013128:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801312a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801312e:	f113 0f0d 	cmn.w	r3, #13
 8013132:	d102      	bne.n	801313a <tcp_process+0x31e>
          return ERR_ABRT;
 8013134:	f06f 030c 	mvn.w	r3, #12
 8013138:	e250      	b.n	80135dc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	8b5b      	ldrh	r3, [r3, #26]
 801313e:	f043 0302 	orr.w	r3, r3, #2
 8013142:	b29a      	uxth	r2, r3
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013148:	e23a      	b.n	80135c0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801314a:	4b9d      	ldr	r3, [pc, #628]	; (80133c0 <tcp_process+0x5a4>)
 801314c:	781b      	ldrb	r3, [r3, #0]
 801314e:	f003 0310 	and.w	r3, r3, #16
 8013152:	2b00      	cmp	r3, #0
 8013154:	f000 8234 	beq.w	80135c0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013158:	4b9a      	ldr	r3, [pc, #616]	; (80133c4 <tcp_process+0x5a8>)
 801315a:	6819      	ldr	r1, [r3, #0]
 801315c:	4b9a      	ldr	r3, [pc, #616]	; (80133c8 <tcp_process+0x5ac>)
 801315e:	881b      	ldrh	r3, [r3, #0]
 8013160:	461a      	mov	r2, r3
 8013162:	4b9a      	ldr	r3, [pc, #616]	; (80133cc <tcp_process+0x5b0>)
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013168:	4b99      	ldr	r3, [pc, #612]	; (80133d0 <tcp_process+0x5b4>)
 801316a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801316c:	885b      	ldrh	r3, [r3, #2]
 801316e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013170:	4a97      	ldr	r2, [pc, #604]	; (80133d0 <tcp_process+0x5b4>)
 8013172:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013174:	8812      	ldrh	r2, [r2, #0]
 8013176:	b292      	uxth	r2, r2
 8013178:	9202      	str	r2, [sp, #8]
 801317a:	9301      	str	r3, [sp, #4]
 801317c:	4b95      	ldr	r3, [pc, #596]	; (80133d4 <tcp_process+0x5b8>)
 801317e:	9300      	str	r3, [sp, #0]
 8013180:	4b95      	ldr	r3, [pc, #596]	; (80133d8 <tcp_process+0x5bc>)
 8013182:	4602      	mov	r2, r0
 8013184:	6878      	ldr	r0, [r7, #4]
 8013186:	f002 fc83 	bl	8015a90 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013190:	2b05      	cmp	r3, #5
 8013192:	f200 8215 	bhi.w	80135c0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	2200      	movs	r2, #0
 801319a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801319c:	6878      	ldr	r0, [r7, #4]
 801319e:	f002 fa4d 	bl	801563c <tcp_rexmit_rto>
      break;
 80131a2:	e20d      	b.n	80135c0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80131a4:	4b86      	ldr	r3, [pc, #536]	; (80133c0 <tcp_process+0x5a4>)
 80131a6:	781b      	ldrb	r3, [r3, #0]
 80131a8:	f003 0310 	and.w	r3, r3, #16
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	f000 80a1 	beq.w	80132f4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80131b2:	4b84      	ldr	r3, [pc, #528]	; (80133c4 <tcp_process+0x5a8>)
 80131b4:	681a      	ldr	r2, [r3, #0]
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80131ba:	1ad3      	subs	r3, r2, r3
 80131bc:	3b01      	subs	r3, #1
 80131be:	2b00      	cmp	r3, #0
 80131c0:	db7e      	blt.n	80132c0 <tcp_process+0x4a4>
 80131c2:	4b80      	ldr	r3, [pc, #512]	; (80133c4 <tcp_process+0x5a8>)
 80131c4:	681a      	ldr	r2, [r3, #0]
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80131ca:	1ad3      	subs	r3, r2, r3
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	dc77      	bgt.n	80132c0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	2204      	movs	r2, #4
 80131d4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d102      	bne.n	80131e4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80131de:	23fa      	movs	r3, #250	; 0xfa
 80131e0:	76bb      	strb	r3, [r7, #26]
 80131e2:	e01d      	b.n	8013220 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80131e8:	699b      	ldr	r3, [r3, #24]
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d106      	bne.n	80131fc <tcp_process+0x3e0>
 80131ee:	4b7b      	ldr	r3, [pc, #492]	; (80133dc <tcp_process+0x5c0>)
 80131f0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80131f4:	497a      	ldr	r1, [pc, #488]	; (80133e0 <tcp_process+0x5c4>)
 80131f6:	487b      	ldr	r0, [pc, #492]	; (80133e4 <tcp_process+0x5c8>)
 80131f8:	f008 fa94 	bl	801b724 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013200:	699b      	ldr	r3, [r3, #24]
 8013202:	2b00      	cmp	r3, #0
 8013204:	d00a      	beq.n	801321c <tcp_process+0x400>
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801320a:	699b      	ldr	r3, [r3, #24]
 801320c:	687a      	ldr	r2, [r7, #4]
 801320e:	6910      	ldr	r0, [r2, #16]
 8013210:	2200      	movs	r2, #0
 8013212:	6879      	ldr	r1, [r7, #4]
 8013214:	4798      	blx	r3
 8013216:	4603      	mov	r3, r0
 8013218:	76bb      	strb	r3, [r7, #26]
 801321a:	e001      	b.n	8013220 <tcp_process+0x404>
 801321c:	23f0      	movs	r3, #240	; 0xf0
 801321e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013220:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d00a      	beq.n	801323e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013228:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801322c:	f113 0f0d 	cmn.w	r3, #13
 8013230:	d002      	beq.n	8013238 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013232:	6878      	ldr	r0, [r7, #4]
 8013234:	f7fd ff90 	bl	8011158 <tcp_abort>
            }
            return ERR_ABRT;
 8013238:	f06f 030c 	mvn.w	r3, #12
 801323c:	e1ce      	b.n	80135dc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801323e:	6878      	ldr	r0, [r7, #4]
 8013240:	f000 fae0 	bl	8013804 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013244:	4b68      	ldr	r3, [pc, #416]	; (80133e8 <tcp_process+0x5cc>)
 8013246:	881b      	ldrh	r3, [r3, #0]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d005      	beq.n	8013258 <tcp_process+0x43c>
            recv_acked--;
 801324c:	4b66      	ldr	r3, [pc, #408]	; (80133e8 <tcp_process+0x5cc>)
 801324e:	881b      	ldrh	r3, [r3, #0]
 8013250:	3b01      	subs	r3, #1
 8013252:	b29a      	uxth	r2, r3
 8013254:	4b64      	ldr	r3, [pc, #400]	; (80133e8 <tcp_process+0x5cc>)
 8013256:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801325c:	009a      	lsls	r2, r3, #2
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013262:	005b      	lsls	r3, r3, #1
 8013264:	f241 111c 	movw	r1, #4380	; 0x111c
 8013268:	428b      	cmp	r3, r1
 801326a:	bf38      	it	cc
 801326c:	460b      	movcc	r3, r1
 801326e:	429a      	cmp	r2, r3
 8013270:	d204      	bcs.n	801327c <tcp_process+0x460>
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013276:	009b      	lsls	r3, r3, #2
 8013278:	b29b      	uxth	r3, r3
 801327a:	e00d      	b.n	8013298 <tcp_process+0x47c>
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013280:	005b      	lsls	r3, r3, #1
 8013282:	f241 121c 	movw	r2, #4380	; 0x111c
 8013286:	4293      	cmp	r3, r2
 8013288:	d904      	bls.n	8013294 <tcp_process+0x478>
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801328e:	005b      	lsls	r3, r3, #1
 8013290:	b29b      	uxth	r3, r3
 8013292:	e001      	b.n	8013298 <tcp_process+0x47c>
 8013294:	f241 131c 	movw	r3, #4380	; 0x111c
 8013298:	687a      	ldr	r2, [r7, #4]
 801329a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801329e:	4b53      	ldr	r3, [pc, #332]	; (80133ec <tcp_process+0x5d0>)
 80132a0:	781b      	ldrb	r3, [r3, #0]
 80132a2:	f003 0320 	and.w	r3, r3, #32
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d037      	beq.n	801331a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	8b5b      	ldrh	r3, [r3, #26]
 80132ae:	f043 0302 	orr.w	r3, r3, #2
 80132b2:	b29a      	uxth	r2, r3
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	2207      	movs	r2, #7
 80132bc:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80132be:	e02c      	b.n	801331a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80132c0:	4b40      	ldr	r3, [pc, #256]	; (80133c4 <tcp_process+0x5a8>)
 80132c2:	6819      	ldr	r1, [r3, #0]
 80132c4:	4b40      	ldr	r3, [pc, #256]	; (80133c8 <tcp_process+0x5ac>)
 80132c6:	881b      	ldrh	r3, [r3, #0]
 80132c8:	461a      	mov	r2, r3
 80132ca:	4b40      	ldr	r3, [pc, #256]	; (80133cc <tcp_process+0x5b0>)
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80132d0:	4b3f      	ldr	r3, [pc, #252]	; (80133d0 <tcp_process+0x5b4>)
 80132d2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80132d4:	885b      	ldrh	r3, [r3, #2]
 80132d6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80132d8:	4a3d      	ldr	r2, [pc, #244]	; (80133d0 <tcp_process+0x5b4>)
 80132da:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80132dc:	8812      	ldrh	r2, [r2, #0]
 80132de:	b292      	uxth	r2, r2
 80132e0:	9202      	str	r2, [sp, #8]
 80132e2:	9301      	str	r3, [sp, #4]
 80132e4:	4b3b      	ldr	r3, [pc, #236]	; (80133d4 <tcp_process+0x5b8>)
 80132e6:	9300      	str	r3, [sp, #0]
 80132e8:	4b3b      	ldr	r3, [pc, #236]	; (80133d8 <tcp_process+0x5bc>)
 80132ea:	4602      	mov	r2, r0
 80132ec:	6878      	ldr	r0, [r7, #4]
 80132ee:	f002 fbcf 	bl	8015a90 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80132f2:	e167      	b.n	80135c4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80132f4:	4b32      	ldr	r3, [pc, #200]	; (80133c0 <tcp_process+0x5a4>)
 80132f6:	781b      	ldrb	r3, [r3, #0]
 80132f8:	f003 0302 	and.w	r3, r3, #2
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	f000 8161 	beq.w	80135c4 <tcp_process+0x7a8>
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013306:	1e5a      	subs	r2, r3, #1
 8013308:	4b30      	ldr	r3, [pc, #192]	; (80133cc <tcp_process+0x5b0>)
 801330a:	681b      	ldr	r3, [r3, #0]
 801330c:	429a      	cmp	r2, r3
 801330e:	f040 8159 	bne.w	80135c4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f002 f9b4 	bl	8015680 <tcp_rexmit>
      break;
 8013318:	e154      	b.n	80135c4 <tcp_process+0x7a8>
 801331a:	e153      	b.n	80135c4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801331c:	6878      	ldr	r0, [r7, #4]
 801331e:	f000 fa71 	bl	8013804 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013322:	4b32      	ldr	r3, [pc, #200]	; (80133ec <tcp_process+0x5d0>)
 8013324:	781b      	ldrb	r3, [r3, #0]
 8013326:	f003 0320 	and.w	r3, r3, #32
 801332a:	2b00      	cmp	r3, #0
 801332c:	f000 814c 	beq.w	80135c8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	8b5b      	ldrh	r3, [r3, #26]
 8013334:	f043 0302 	orr.w	r3, r3, #2
 8013338:	b29a      	uxth	r2, r3
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	2207      	movs	r2, #7
 8013342:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013344:	e140      	b.n	80135c8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013346:	6878      	ldr	r0, [r7, #4]
 8013348:	f000 fa5c 	bl	8013804 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801334c:	4b27      	ldr	r3, [pc, #156]	; (80133ec <tcp_process+0x5d0>)
 801334e:	781b      	ldrb	r3, [r3, #0]
 8013350:	f003 0320 	and.w	r3, r3, #32
 8013354:	2b00      	cmp	r3, #0
 8013356:	d071      	beq.n	801343c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013358:	4b19      	ldr	r3, [pc, #100]	; (80133c0 <tcp_process+0x5a4>)
 801335a:	781b      	ldrb	r3, [r3, #0]
 801335c:	f003 0310 	and.w	r3, r3, #16
 8013360:	2b00      	cmp	r3, #0
 8013362:	d060      	beq.n	8013426 <tcp_process+0x60a>
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013368:	4b16      	ldr	r3, [pc, #88]	; (80133c4 <tcp_process+0x5a8>)
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	429a      	cmp	r2, r3
 801336e:	d15a      	bne.n	8013426 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013374:	2b00      	cmp	r3, #0
 8013376:	d156      	bne.n	8013426 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	8b5b      	ldrh	r3, [r3, #26]
 801337c:	f043 0302 	orr.w	r3, r3, #2
 8013380:	b29a      	uxth	r2, r3
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8013386:	6878      	ldr	r0, [r7, #4]
 8013388:	f7fe fdbe 	bl	8011f08 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801338c:	4b18      	ldr	r3, [pc, #96]	; (80133f0 <tcp_process+0x5d4>)
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	687a      	ldr	r2, [r7, #4]
 8013392:	429a      	cmp	r2, r3
 8013394:	d105      	bne.n	80133a2 <tcp_process+0x586>
 8013396:	4b16      	ldr	r3, [pc, #88]	; (80133f0 <tcp_process+0x5d4>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	68db      	ldr	r3, [r3, #12]
 801339c:	4a14      	ldr	r2, [pc, #80]	; (80133f0 <tcp_process+0x5d4>)
 801339e:	6013      	str	r3, [r2, #0]
 80133a0:	e02e      	b.n	8013400 <tcp_process+0x5e4>
 80133a2:	4b13      	ldr	r3, [pc, #76]	; (80133f0 <tcp_process+0x5d4>)
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	617b      	str	r3, [r7, #20]
 80133a8:	e027      	b.n	80133fa <tcp_process+0x5de>
 80133aa:	697b      	ldr	r3, [r7, #20]
 80133ac:	68db      	ldr	r3, [r3, #12]
 80133ae:	687a      	ldr	r2, [r7, #4]
 80133b0:	429a      	cmp	r2, r3
 80133b2:	d11f      	bne.n	80133f4 <tcp_process+0x5d8>
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	68da      	ldr	r2, [r3, #12]
 80133b8:	697b      	ldr	r3, [r7, #20]
 80133ba:	60da      	str	r2, [r3, #12]
 80133bc:	e020      	b.n	8013400 <tcp_process+0x5e4>
 80133be:	bf00      	nop
 80133c0:	2000053c 	.word	0x2000053c
 80133c4:	20000534 	.word	0x20000534
 80133c8:	2000053a 	.word	0x2000053a
 80133cc:	20000530 	.word	0x20000530
 80133d0:	20000520 	.word	0x20000520
 80133d4:	20004730 	.word	0x20004730
 80133d8:	20004734 	.word	0x20004734
 80133dc:	080220a4 	.word	0x080220a4
 80133e0:	08022344 	.word	0x08022344
 80133e4:	080220f0 	.word	0x080220f0
 80133e8:	20000538 	.word	0x20000538
 80133ec:	2000053d 	.word	0x2000053d
 80133f0:	20007844 	.word	0x20007844
 80133f4:	697b      	ldr	r3, [r7, #20]
 80133f6:	68db      	ldr	r3, [r3, #12]
 80133f8:	617b      	str	r3, [r7, #20]
 80133fa:	697b      	ldr	r3, [r7, #20]
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d1d4      	bne.n	80133aa <tcp_process+0x58e>
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	2200      	movs	r2, #0
 8013404:	60da      	str	r2, [r3, #12]
 8013406:	4b77      	ldr	r3, [pc, #476]	; (80135e4 <tcp_process+0x7c8>)
 8013408:	2201      	movs	r2, #1
 801340a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	220a      	movs	r2, #10
 8013410:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013412:	4b75      	ldr	r3, [pc, #468]	; (80135e8 <tcp_process+0x7cc>)
 8013414:	681a      	ldr	r2, [r3, #0]
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	60da      	str	r2, [r3, #12]
 801341a:	4a73      	ldr	r2, [pc, #460]	; (80135e8 <tcp_process+0x7cc>)
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	6013      	str	r3, [r2, #0]
 8013420:	f002 fcf6 	bl	8015e10 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013424:	e0d2      	b.n	80135cc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	8b5b      	ldrh	r3, [r3, #26]
 801342a:	f043 0302 	orr.w	r3, r3, #2
 801342e:	b29a      	uxth	r2, r3
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	2208      	movs	r2, #8
 8013438:	751a      	strb	r2, [r3, #20]
      break;
 801343a:	e0c7      	b.n	80135cc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801343c:	4b6b      	ldr	r3, [pc, #428]	; (80135ec <tcp_process+0x7d0>)
 801343e:	781b      	ldrb	r3, [r3, #0]
 8013440:	f003 0310 	and.w	r3, r3, #16
 8013444:	2b00      	cmp	r3, #0
 8013446:	f000 80c1 	beq.w	80135cc <tcp_process+0x7b0>
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801344e:	4b68      	ldr	r3, [pc, #416]	; (80135f0 <tcp_process+0x7d4>)
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	429a      	cmp	r2, r3
 8013454:	f040 80ba 	bne.w	80135cc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801345c:	2b00      	cmp	r3, #0
 801345e:	f040 80b5 	bne.w	80135cc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	2206      	movs	r2, #6
 8013466:	751a      	strb	r2, [r3, #20]
      break;
 8013468:	e0b0      	b.n	80135cc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801346a:	6878      	ldr	r0, [r7, #4]
 801346c:	f000 f9ca 	bl	8013804 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013470:	4b60      	ldr	r3, [pc, #384]	; (80135f4 <tcp_process+0x7d8>)
 8013472:	781b      	ldrb	r3, [r3, #0]
 8013474:	f003 0320 	and.w	r3, r3, #32
 8013478:	2b00      	cmp	r3, #0
 801347a:	f000 80a9 	beq.w	80135d0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	8b5b      	ldrh	r3, [r3, #26]
 8013482:	f043 0302 	orr.w	r3, r3, #2
 8013486:	b29a      	uxth	r2, r3
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f7fe fd3b 	bl	8011f08 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013492:	4b59      	ldr	r3, [pc, #356]	; (80135f8 <tcp_process+0x7dc>)
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	687a      	ldr	r2, [r7, #4]
 8013498:	429a      	cmp	r2, r3
 801349a:	d105      	bne.n	80134a8 <tcp_process+0x68c>
 801349c:	4b56      	ldr	r3, [pc, #344]	; (80135f8 <tcp_process+0x7dc>)
 801349e:	681b      	ldr	r3, [r3, #0]
 80134a0:	68db      	ldr	r3, [r3, #12]
 80134a2:	4a55      	ldr	r2, [pc, #340]	; (80135f8 <tcp_process+0x7dc>)
 80134a4:	6013      	str	r3, [r2, #0]
 80134a6:	e013      	b.n	80134d0 <tcp_process+0x6b4>
 80134a8:	4b53      	ldr	r3, [pc, #332]	; (80135f8 <tcp_process+0x7dc>)
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	613b      	str	r3, [r7, #16]
 80134ae:	e00c      	b.n	80134ca <tcp_process+0x6ae>
 80134b0:	693b      	ldr	r3, [r7, #16]
 80134b2:	68db      	ldr	r3, [r3, #12]
 80134b4:	687a      	ldr	r2, [r7, #4]
 80134b6:	429a      	cmp	r2, r3
 80134b8:	d104      	bne.n	80134c4 <tcp_process+0x6a8>
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	68da      	ldr	r2, [r3, #12]
 80134be:	693b      	ldr	r3, [r7, #16]
 80134c0:	60da      	str	r2, [r3, #12]
 80134c2:	e005      	b.n	80134d0 <tcp_process+0x6b4>
 80134c4:	693b      	ldr	r3, [r7, #16]
 80134c6:	68db      	ldr	r3, [r3, #12]
 80134c8:	613b      	str	r3, [r7, #16]
 80134ca:	693b      	ldr	r3, [r7, #16]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d1ef      	bne.n	80134b0 <tcp_process+0x694>
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2200      	movs	r2, #0
 80134d4:	60da      	str	r2, [r3, #12]
 80134d6:	4b43      	ldr	r3, [pc, #268]	; (80135e4 <tcp_process+0x7c8>)
 80134d8:	2201      	movs	r2, #1
 80134da:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	220a      	movs	r2, #10
 80134e0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80134e2:	4b41      	ldr	r3, [pc, #260]	; (80135e8 <tcp_process+0x7cc>)
 80134e4:	681a      	ldr	r2, [r3, #0]
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	60da      	str	r2, [r3, #12]
 80134ea:	4a3f      	ldr	r2, [pc, #252]	; (80135e8 <tcp_process+0x7cc>)
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	6013      	str	r3, [r2, #0]
 80134f0:	f002 fc8e 	bl	8015e10 <tcp_timer_needed>
      }
      break;
 80134f4:	e06c      	b.n	80135d0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80134f6:	6878      	ldr	r0, [r7, #4]
 80134f8:	f000 f984 	bl	8013804 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80134fc:	4b3b      	ldr	r3, [pc, #236]	; (80135ec <tcp_process+0x7d0>)
 80134fe:	781b      	ldrb	r3, [r3, #0]
 8013500:	f003 0310 	and.w	r3, r3, #16
 8013504:	2b00      	cmp	r3, #0
 8013506:	d065      	beq.n	80135d4 <tcp_process+0x7b8>
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801350c:	4b38      	ldr	r3, [pc, #224]	; (80135f0 <tcp_process+0x7d4>)
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	429a      	cmp	r2, r3
 8013512:	d15f      	bne.n	80135d4 <tcp_process+0x7b8>
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013518:	2b00      	cmp	r3, #0
 801351a:	d15b      	bne.n	80135d4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801351c:	6878      	ldr	r0, [r7, #4]
 801351e:	f7fe fcf3 	bl	8011f08 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013522:	4b35      	ldr	r3, [pc, #212]	; (80135f8 <tcp_process+0x7dc>)
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	687a      	ldr	r2, [r7, #4]
 8013528:	429a      	cmp	r2, r3
 801352a:	d105      	bne.n	8013538 <tcp_process+0x71c>
 801352c:	4b32      	ldr	r3, [pc, #200]	; (80135f8 <tcp_process+0x7dc>)
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	68db      	ldr	r3, [r3, #12]
 8013532:	4a31      	ldr	r2, [pc, #196]	; (80135f8 <tcp_process+0x7dc>)
 8013534:	6013      	str	r3, [r2, #0]
 8013536:	e013      	b.n	8013560 <tcp_process+0x744>
 8013538:	4b2f      	ldr	r3, [pc, #188]	; (80135f8 <tcp_process+0x7dc>)
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	60fb      	str	r3, [r7, #12]
 801353e:	e00c      	b.n	801355a <tcp_process+0x73e>
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	68db      	ldr	r3, [r3, #12]
 8013544:	687a      	ldr	r2, [r7, #4]
 8013546:	429a      	cmp	r2, r3
 8013548:	d104      	bne.n	8013554 <tcp_process+0x738>
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	68da      	ldr	r2, [r3, #12]
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	60da      	str	r2, [r3, #12]
 8013552:	e005      	b.n	8013560 <tcp_process+0x744>
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	68db      	ldr	r3, [r3, #12]
 8013558:	60fb      	str	r3, [r7, #12]
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d1ef      	bne.n	8013540 <tcp_process+0x724>
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	2200      	movs	r2, #0
 8013564:	60da      	str	r2, [r3, #12]
 8013566:	4b1f      	ldr	r3, [pc, #124]	; (80135e4 <tcp_process+0x7c8>)
 8013568:	2201      	movs	r2, #1
 801356a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	220a      	movs	r2, #10
 8013570:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013572:	4b1d      	ldr	r3, [pc, #116]	; (80135e8 <tcp_process+0x7cc>)
 8013574:	681a      	ldr	r2, [r3, #0]
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	60da      	str	r2, [r3, #12]
 801357a:	4a1b      	ldr	r2, [pc, #108]	; (80135e8 <tcp_process+0x7cc>)
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	6013      	str	r3, [r2, #0]
 8013580:	f002 fc46 	bl	8015e10 <tcp_timer_needed>
      }
      break;
 8013584:	e026      	b.n	80135d4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013586:	6878      	ldr	r0, [r7, #4]
 8013588:	f000 f93c 	bl	8013804 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801358c:	4b17      	ldr	r3, [pc, #92]	; (80135ec <tcp_process+0x7d0>)
 801358e:	781b      	ldrb	r3, [r3, #0]
 8013590:	f003 0310 	and.w	r3, r3, #16
 8013594:	2b00      	cmp	r3, #0
 8013596:	d01f      	beq.n	80135d8 <tcp_process+0x7bc>
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801359c:	4b14      	ldr	r3, [pc, #80]	; (80135f0 <tcp_process+0x7d4>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	429a      	cmp	r2, r3
 80135a2:	d119      	bne.n	80135d8 <tcp_process+0x7bc>
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d115      	bne.n	80135d8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80135ac:	4b11      	ldr	r3, [pc, #68]	; (80135f4 <tcp_process+0x7d8>)
 80135ae:	781b      	ldrb	r3, [r3, #0]
 80135b0:	f043 0310 	orr.w	r3, r3, #16
 80135b4:	b2da      	uxtb	r2, r3
 80135b6:	4b0f      	ldr	r3, [pc, #60]	; (80135f4 <tcp_process+0x7d8>)
 80135b8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80135ba:	e00d      	b.n	80135d8 <tcp_process+0x7bc>
    default:
      break;
 80135bc:	bf00      	nop
 80135be:	e00c      	b.n	80135da <tcp_process+0x7be>
      break;
 80135c0:	bf00      	nop
 80135c2:	e00a      	b.n	80135da <tcp_process+0x7be>
      break;
 80135c4:	bf00      	nop
 80135c6:	e008      	b.n	80135da <tcp_process+0x7be>
      break;
 80135c8:	bf00      	nop
 80135ca:	e006      	b.n	80135da <tcp_process+0x7be>
      break;
 80135cc:	bf00      	nop
 80135ce:	e004      	b.n	80135da <tcp_process+0x7be>
      break;
 80135d0:	bf00      	nop
 80135d2:	e002      	b.n	80135da <tcp_process+0x7be>
      break;
 80135d4:	bf00      	nop
 80135d6:	e000      	b.n	80135da <tcp_process+0x7be>
      break;
 80135d8:	bf00      	nop
  }
  return ERR_OK;
 80135da:	2300      	movs	r3, #0
}
 80135dc:	4618      	mov	r0, r3
 80135de:	3724      	adds	r7, #36	; 0x24
 80135e0:	46bd      	mov	sp, r7
 80135e2:	bd90      	pop	{r4, r7, pc}
 80135e4:	20007840 	.word	0x20007840
 80135e8:	20007854 	.word	0x20007854
 80135ec:	2000053c 	.word	0x2000053c
 80135f0:	20000534 	.word	0x20000534
 80135f4:	2000053d 	.word	0x2000053d
 80135f8:	20007844 	.word	0x20007844

080135fc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80135fc:	b590      	push	{r4, r7, lr}
 80135fe:	b085      	sub	sp, #20
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
 8013604:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	2b00      	cmp	r3, #0
 801360a:	d106      	bne.n	801361a <tcp_oos_insert_segment+0x1e>
 801360c:	4b3b      	ldr	r3, [pc, #236]	; (80136fc <tcp_oos_insert_segment+0x100>)
 801360e:	f240 421f 	movw	r2, #1055	; 0x41f
 8013612:	493b      	ldr	r1, [pc, #236]	; (8013700 <tcp_oos_insert_segment+0x104>)
 8013614:	483b      	ldr	r0, [pc, #236]	; (8013704 <tcp_oos_insert_segment+0x108>)
 8013616:	f008 f885 	bl	801b724 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	68db      	ldr	r3, [r3, #12]
 801361e:	899b      	ldrh	r3, [r3, #12]
 8013620:	b29b      	uxth	r3, r3
 8013622:	4618      	mov	r0, r3
 8013624:	f7fb fd64 	bl	800f0f0 <lwip_htons>
 8013628:	4603      	mov	r3, r0
 801362a:	b2db      	uxtb	r3, r3
 801362c:	f003 0301 	and.w	r3, r3, #1
 8013630:	2b00      	cmp	r3, #0
 8013632:	d028      	beq.n	8013686 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013634:	6838      	ldr	r0, [r7, #0]
 8013636:	f7fe fa65 	bl	8011b04 <tcp_segs_free>
    next = NULL;
 801363a:	2300      	movs	r3, #0
 801363c:	603b      	str	r3, [r7, #0]
 801363e:	e056      	b.n	80136ee <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013640:	683b      	ldr	r3, [r7, #0]
 8013642:	68db      	ldr	r3, [r3, #12]
 8013644:	899b      	ldrh	r3, [r3, #12]
 8013646:	b29b      	uxth	r3, r3
 8013648:	4618      	mov	r0, r3
 801364a:	f7fb fd51 	bl	800f0f0 <lwip_htons>
 801364e:	4603      	mov	r3, r0
 8013650:	b2db      	uxtb	r3, r3
 8013652:	f003 0301 	and.w	r3, r3, #1
 8013656:	2b00      	cmp	r3, #0
 8013658:	d00d      	beq.n	8013676 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	68db      	ldr	r3, [r3, #12]
 801365e:	899b      	ldrh	r3, [r3, #12]
 8013660:	b29c      	uxth	r4, r3
 8013662:	2001      	movs	r0, #1
 8013664:	f7fb fd44 	bl	800f0f0 <lwip_htons>
 8013668:	4603      	mov	r3, r0
 801366a:	461a      	mov	r2, r3
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	68db      	ldr	r3, [r3, #12]
 8013670:	4322      	orrs	r2, r4
 8013672:	b292      	uxth	r2, r2
 8013674:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013676:	683b      	ldr	r3, [r7, #0]
 8013678:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801367a:	683b      	ldr	r3, [r7, #0]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013680:	68f8      	ldr	r0, [r7, #12]
 8013682:	f7fe fa54 	bl	8011b2e <tcp_seg_free>
    while (next &&
 8013686:	683b      	ldr	r3, [r7, #0]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d00e      	beq.n	80136aa <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	891b      	ldrh	r3, [r3, #8]
 8013690:	461a      	mov	r2, r3
 8013692:	4b1d      	ldr	r3, [pc, #116]	; (8013708 <tcp_oos_insert_segment+0x10c>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	441a      	add	r2, r3
 8013698:	683b      	ldr	r3, [r7, #0]
 801369a:	68db      	ldr	r3, [r3, #12]
 801369c:	685b      	ldr	r3, [r3, #4]
 801369e:	6839      	ldr	r1, [r7, #0]
 80136a0:	8909      	ldrh	r1, [r1, #8]
 80136a2:	440b      	add	r3, r1
 80136a4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	daca      	bge.n	8013640 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80136aa:	683b      	ldr	r3, [r7, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d01e      	beq.n	80136ee <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	891b      	ldrh	r3, [r3, #8]
 80136b4:	461a      	mov	r2, r3
 80136b6:	4b14      	ldr	r3, [pc, #80]	; (8013708 <tcp_oos_insert_segment+0x10c>)
 80136b8:	681b      	ldr	r3, [r3, #0]
 80136ba:	441a      	add	r2, r3
 80136bc:	683b      	ldr	r3, [r7, #0]
 80136be:	68db      	ldr	r3, [r3, #12]
 80136c0:	685b      	ldr	r3, [r3, #4]
 80136c2:	1ad3      	subs	r3, r2, r3
    if (next &&
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	dd12      	ble.n	80136ee <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80136c8:	683b      	ldr	r3, [r7, #0]
 80136ca:	68db      	ldr	r3, [r3, #12]
 80136cc:	685b      	ldr	r3, [r3, #4]
 80136ce:	b29a      	uxth	r2, r3
 80136d0:	4b0d      	ldr	r3, [pc, #52]	; (8013708 <tcp_oos_insert_segment+0x10c>)
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	b29b      	uxth	r3, r3
 80136d6:	1ad3      	subs	r3, r2, r3
 80136d8:	b29a      	uxth	r2, r3
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	685a      	ldr	r2, [r3, #4]
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	891b      	ldrh	r3, [r3, #8]
 80136e6:	4619      	mov	r1, r3
 80136e8:	4610      	mov	r0, r2
 80136ea:	f7fc fe17 	bl	801031c <pbuf_realloc>
    }
  }
  cseg->next = next;
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	683a      	ldr	r2, [r7, #0]
 80136f2:	601a      	str	r2, [r3, #0]
}
 80136f4:	bf00      	nop
 80136f6:	3714      	adds	r7, #20
 80136f8:	46bd      	mov	sp, r7
 80136fa:	bd90      	pop	{r4, r7, pc}
 80136fc:	080220a4 	.word	0x080220a4
 8013700:	08022364 	.word	0x08022364
 8013704:	080220f0 	.word	0x080220f0
 8013708:	20000530 	.word	0x20000530

0801370c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801370c:	b5b0      	push	{r4, r5, r7, lr}
 801370e:	b086      	sub	sp, #24
 8013710:	af00      	add	r7, sp, #0
 8013712:	60f8      	str	r0, [r7, #12]
 8013714:	60b9      	str	r1, [r7, #8]
 8013716:	607a      	str	r2, [r7, #4]
 8013718:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801371a:	e03e      	b.n	801379a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801371c:	68bb      	ldr	r3, [r7, #8]
 801371e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013720:	68bb      	ldr	r3, [r7, #8]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013726:	697b      	ldr	r3, [r7, #20]
 8013728:	685b      	ldr	r3, [r3, #4]
 801372a:	4618      	mov	r0, r3
 801372c:	f7fd f804 	bl	8010738 <pbuf_clen>
 8013730:	4603      	mov	r3, r0
 8013732:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801373a:	8a7a      	ldrh	r2, [r7, #18]
 801373c:	429a      	cmp	r2, r3
 801373e:	d906      	bls.n	801374e <tcp_free_acked_segments+0x42>
 8013740:	4b2a      	ldr	r3, [pc, #168]	; (80137ec <tcp_free_acked_segments+0xe0>)
 8013742:	f240 4257 	movw	r2, #1111	; 0x457
 8013746:	492a      	ldr	r1, [pc, #168]	; (80137f0 <tcp_free_acked_segments+0xe4>)
 8013748:	482a      	ldr	r0, [pc, #168]	; (80137f4 <tcp_free_acked_segments+0xe8>)
 801374a:	f007 ffeb 	bl	801b724 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013754:	8a7b      	ldrh	r3, [r7, #18]
 8013756:	1ad3      	subs	r3, r2, r3
 8013758:	b29a      	uxth	r2, r3
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013760:	697b      	ldr	r3, [r7, #20]
 8013762:	891a      	ldrh	r2, [r3, #8]
 8013764:	4b24      	ldr	r3, [pc, #144]	; (80137f8 <tcp_free_acked_segments+0xec>)
 8013766:	881b      	ldrh	r3, [r3, #0]
 8013768:	4413      	add	r3, r2
 801376a:	b29a      	uxth	r2, r3
 801376c:	4b22      	ldr	r3, [pc, #136]	; (80137f8 <tcp_free_acked_segments+0xec>)
 801376e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013770:	6978      	ldr	r0, [r7, #20]
 8013772:	f7fe f9dc 	bl	8011b2e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801377c:	2b00      	cmp	r3, #0
 801377e:	d00c      	beq.n	801379a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013780:	68bb      	ldr	r3, [r7, #8]
 8013782:	2b00      	cmp	r3, #0
 8013784:	d109      	bne.n	801379a <tcp_free_acked_segments+0x8e>
 8013786:	683b      	ldr	r3, [r7, #0]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d106      	bne.n	801379a <tcp_free_acked_segments+0x8e>
 801378c:	4b17      	ldr	r3, [pc, #92]	; (80137ec <tcp_free_acked_segments+0xe0>)
 801378e:	f240 4261 	movw	r2, #1121	; 0x461
 8013792:	491a      	ldr	r1, [pc, #104]	; (80137fc <tcp_free_acked_segments+0xf0>)
 8013794:	4817      	ldr	r0, [pc, #92]	; (80137f4 <tcp_free_acked_segments+0xe8>)
 8013796:	f007 ffc5 	bl	801b724 <iprintf>
  while (seg_list != NULL &&
 801379a:	68bb      	ldr	r3, [r7, #8]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d020      	beq.n	80137e2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80137a0:	68bb      	ldr	r3, [r7, #8]
 80137a2:	68db      	ldr	r3, [r3, #12]
 80137a4:	685b      	ldr	r3, [r3, #4]
 80137a6:	4618      	mov	r0, r3
 80137a8:	f7fb fcb7 	bl	800f11a <lwip_htonl>
 80137ac:	4604      	mov	r4, r0
 80137ae:	68bb      	ldr	r3, [r7, #8]
 80137b0:	891b      	ldrh	r3, [r3, #8]
 80137b2:	461d      	mov	r5, r3
 80137b4:	68bb      	ldr	r3, [r7, #8]
 80137b6:	68db      	ldr	r3, [r3, #12]
 80137b8:	899b      	ldrh	r3, [r3, #12]
 80137ba:	b29b      	uxth	r3, r3
 80137bc:	4618      	mov	r0, r3
 80137be:	f7fb fc97 	bl	800f0f0 <lwip_htons>
 80137c2:	4603      	mov	r3, r0
 80137c4:	b2db      	uxtb	r3, r3
 80137c6:	f003 0303 	and.w	r3, r3, #3
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d001      	beq.n	80137d2 <tcp_free_acked_segments+0xc6>
 80137ce:	2301      	movs	r3, #1
 80137d0:	e000      	b.n	80137d4 <tcp_free_acked_segments+0xc8>
 80137d2:	2300      	movs	r3, #0
 80137d4:	442b      	add	r3, r5
 80137d6:	18e2      	adds	r2, r4, r3
 80137d8:	4b09      	ldr	r3, [pc, #36]	; (8013800 <tcp_free_acked_segments+0xf4>)
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80137de:	2b00      	cmp	r3, #0
 80137e0:	dd9c      	ble.n	801371c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80137e2:	68bb      	ldr	r3, [r7, #8]
}
 80137e4:	4618      	mov	r0, r3
 80137e6:	3718      	adds	r7, #24
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bdb0      	pop	{r4, r5, r7, pc}
 80137ec:	080220a4 	.word	0x080220a4
 80137f0:	0802238c 	.word	0x0802238c
 80137f4:	080220f0 	.word	0x080220f0
 80137f8:	20000538 	.word	0x20000538
 80137fc:	080223b4 	.word	0x080223b4
 8013800:	20000534 	.word	0x20000534

08013804 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013804:	b5b0      	push	{r4, r5, r7, lr}
 8013806:	b094      	sub	sp, #80	; 0x50
 8013808:	af00      	add	r7, sp, #0
 801380a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801380c:	2300      	movs	r3, #0
 801380e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d106      	bne.n	8013824 <tcp_receive+0x20>
 8013816:	4ba6      	ldr	r3, [pc, #664]	; (8013ab0 <tcp_receive+0x2ac>)
 8013818:	f240 427b 	movw	r2, #1147	; 0x47b
 801381c:	49a5      	ldr	r1, [pc, #660]	; (8013ab4 <tcp_receive+0x2b0>)
 801381e:	48a6      	ldr	r0, [pc, #664]	; (8013ab8 <tcp_receive+0x2b4>)
 8013820:	f007 ff80 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	7d1b      	ldrb	r3, [r3, #20]
 8013828:	2b03      	cmp	r3, #3
 801382a:	d806      	bhi.n	801383a <tcp_receive+0x36>
 801382c:	4ba0      	ldr	r3, [pc, #640]	; (8013ab0 <tcp_receive+0x2ac>)
 801382e:	f240 427c 	movw	r2, #1148	; 0x47c
 8013832:	49a2      	ldr	r1, [pc, #648]	; (8013abc <tcp_receive+0x2b8>)
 8013834:	48a0      	ldr	r0, [pc, #640]	; (8013ab8 <tcp_receive+0x2b4>)
 8013836:	f007 ff75 	bl	801b724 <iprintf>

  if (flags & TCP_ACK) {
 801383a:	4ba1      	ldr	r3, [pc, #644]	; (8013ac0 <tcp_receive+0x2bc>)
 801383c:	781b      	ldrb	r3, [r3, #0]
 801383e:	f003 0310 	and.w	r3, r3, #16
 8013842:	2b00      	cmp	r3, #0
 8013844:	f000 8263 	beq.w	8013d0e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801384e:	461a      	mov	r2, r3
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013854:	4413      	add	r3, r2
 8013856:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801385c:	4b99      	ldr	r3, [pc, #612]	; (8013ac4 <tcp_receive+0x2c0>)
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	1ad3      	subs	r3, r2, r3
 8013862:	2b00      	cmp	r3, #0
 8013864:	db1b      	blt.n	801389e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801386a:	4b96      	ldr	r3, [pc, #600]	; (8013ac4 <tcp_receive+0x2c0>)
 801386c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801386e:	429a      	cmp	r2, r3
 8013870:	d106      	bne.n	8013880 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013876:	4b94      	ldr	r3, [pc, #592]	; (8013ac8 <tcp_receive+0x2c4>)
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	1ad3      	subs	r3, r2, r3
 801387c:	2b00      	cmp	r3, #0
 801387e:	db0e      	blt.n	801389e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013884:	4b90      	ldr	r3, [pc, #576]	; (8013ac8 <tcp_receive+0x2c4>)
 8013886:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013888:	429a      	cmp	r2, r3
 801388a:	d125      	bne.n	80138d8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801388c:	4b8f      	ldr	r3, [pc, #572]	; (8013acc <tcp_receive+0x2c8>)
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	89db      	ldrh	r3, [r3, #14]
 8013892:	b29a      	uxth	r2, r3
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801389a:	429a      	cmp	r2, r3
 801389c:	d91c      	bls.n	80138d8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801389e:	4b8b      	ldr	r3, [pc, #556]	; (8013acc <tcp_receive+0x2c8>)
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	89db      	ldrh	r3, [r3, #14]
 80138a4:	b29a      	uxth	r2, r3
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80138b8:	429a      	cmp	r2, r3
 80138ba:	d205      	bcs.n	80138c8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 80138c8:	4b7e      	ldr	r3, [pc, #504]	; (8013ac4 <tcp_receive+0x2c0>)
 80138ca:	681a      	ldr	r2, [r3, #0]
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80138d0:	4b7d      	ldr	r3, [pc, #500]	; (8013ac8 <tcp_receive+0x2c4>)
 80138d2:	681a      	ldr	r2, [r3, #0]
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80138d8:	4b7b      	ldr	r3, [pc, #492]	; (8013ac8 <tcp_receive+0x2c4>)
 80138da:	681a      	ldr	r2, [r3, #0]
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80138e0:	1ad3      	subs	r3, r2, r3
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	dc58      	bgt.n	8013998 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80138e6:	4b7a      	ldr	r3, [pc, #488]	; (8013ad0 <tcp_receive+0x2cc>)
 80138e8:	881b      	ldrh	r3, [r3, #0]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d14b      	bne.n	8013986 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80138f2:	687a      	ldr	r2, [r7, #4]
 80138f4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80138f8:	4413      	add	r3, r2
 80138fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80138fc:	429a      	cmp	r2, r3
 80138fe:	d142      	bne.n	8013986 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013906:	2b00      	cmp	r3, #0
 8013908:	db3d      	blt.n	8013986 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801390e:	4b6e      	ldr	r3, [pc, #440]	; (8013ac8 <tcp_receive+0x2c4>)
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	429a      	cmp	r2, r3
 8013914:	d137      	bne.n	8013986 <tcp_receive+0x182>
              found_dupack = 1;
 8013916:	2301      	movs	r3, #1
 8013918:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013920:	2bff      	cmp	r3, #255	; 0xff
 8013922:	d007      	beq.n	8013934 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801392a:	3301      	adds	r3, #1
 801392c:	b2da      	uxtb	r2, r3
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801393a:	2b03      	cmp	r3, #3
 801393c:	d91b      	bls.n	8013976 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013948:	4413      	add	r3, r2
 801394a:	b29a      	uxth	r2, r3
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013952:	429a      	cmp	r2, r3
 8013954:	d30a      	bcc.n	801396c <tcp_receive+0x168>
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013960:	4413      	add	r3, r2
 8013962:	b29a      	uxth	r2, r3
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801396a:	e004      	b.n	8013976 <tcp_receive+0x172>
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013972:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801397c:	2b02      	cmp	r3, #2
 801397e:	d902      	bls.n	8013986 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013980:	6878      	ldr	r0, [r7, #4]
 8013982:	f001 fee9 	bl	8015758 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013986:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013988:	2b00      	cmp	r3, #0
 801398a:	f040 8160 	bne.w	8013c4e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	2200      	movs	r2, #0
 8013992:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013996:	e15a      	b.n	8013c4e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013998:	4b4b      	ldr	r3, [pc, #300]	; (8013ac8 <tcp_receive+0x2c4>)
 801399a:	681a      	ldr	r2, [r3, #0]
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80139a0:	1ad3      	subs	r3, r2, r3
 80139a2:	3b01      	subs	r3, #1
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	f2c0 814d 	blt.w	8013c44 <tcp_receive+0x440>
 80139aa:	4b47      	ldr	r3, [pc, #284]	; (8013ac8 <tcp_receive+0x2c4>)
 80139ac:	681a      	ldr	r2, [r3, #0]
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80139b2:	1ad3      	subs	r3, r2, r3
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	f300 8145 	bgt.w	8013c44 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	8b5b      	ldrh	r3, [r3, #26]
 80139be:	f003 0304 	and.w	r3, r3, #4
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d010      	beq.n	80139e8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	8b5b      	ldrh	r3, [r3, #26]
 80139ca:	f023 0304 	bic.w	r3, r3, #4
 80139ce:	b29a      	uxth	r2, r3
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	2200      	movs	r2, #0
 80139e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	2200      	movs	r2, #0
 80139ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80139f6:	10db      	asrs	r3, r3, #3
 80139f8:	b21b      	sxth	r3, r3
 80139fa:	b29a      	uxth	r2, r3
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013a02:	b29b      	uxth	r3, r3
 8013a04:	4413      	add	r3, r2
 8013a06:	b29b      	uxth	r3, r3
 8013a08:	b21a      	sxth	r2, r3
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013a10:	4b2d      	ldr	r3, [pc, #180]	; (8013ac8 <tcp_receive+0x2c4>)
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	b29a      	uxth	r2, r3
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013a1a:	b29b      	uxth	r3, r3
 8013a1c:	1ad3      	subs	r3, r2, r3
 8013a1e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	2200      	movs	r2, #0
 8013a24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013a28:	4b27      	ldr	r3, [pc, #156]	; (8013ac8 <tcp_receive+0x2c4>)
 8013a2a:	681a      	ldr	r2, [r3, #0]
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	7d1b      	ldrb	r3, [r3, #20]
 8013a34:	2b03      	cmp	r3, #3
 8013a36:	f240 8096 	bls.w	8013b66 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013a46:	429a      	cmp	r2, r3
 8013a48:	d244      	bcs.n	8013ad4 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	8b5b      	ldrh	r3, [r3, #26]
 8013a4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d001      	beq.n	8013a5a <tcp_receive+0x256>
 8013a56:	2301      	movs	r3, #1
 8013a58:	e000      	b.n	8013a5c <tcp_receive+0x258>
 8013a5a:	2302      	movs	r3, #2
 8013a5c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8013a60:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8013a64:	b29a      	uxth	r2, r3
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a6a:	fb12 f303 	smulbb	r3, r2, r3
 8013a6e:	b29b      	uxth	r3, r3
 8013a70:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013a72:	4293      	cmp	r3, r2
 8013a74:	bf28      	it	cs
 8013a76:	4613      	movcs	r3, r2
 8013a78:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a80:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013a82:	4413      	add	r3, r2
 8013a84:	b29a      	uxth	r2, r3
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a8c:	429a      	cmp	r2, r3
 8013a8e:	d309      	bcc.n	8013aa4 <tcp_receive+0x2a0>
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a96:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013a98:	4413      	add	r3, r2
 8013a9a:	b29a      	uxth	r2, r3
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013aa2:	e060      	b.n	8013b66 <tcp_receive+0x362>
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013aaa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013aae:	e05a      	b.n	8013b66 <tcp_receive+0x362>
 8013ab0:	080220a4 	.word	0x080220a4
 8013ab4:	080223d4 	.word	0x080223d4
 8013ab8:	080220f0 	.word	0x080220f0
 8013abc:	080223f0 	.word	0x080223f0
 8013ac0:	2000053c 	.word	0x2000053c
 8013ac4:	20000530 	.word	0x20000530
 8013ac8:	20000534 	.word	0x20000534
 8013acc:	20000520 	.word	0x20000520
 8013ad0:	2000053a 	.word	0x2000053a
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013ada:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013adc:	4413      	add	r3, r2
 8013ade:	b29a      	uxth	r2, r3
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8013ae6:	429a      	cmp	r2, r3
 8013ae8:	d309      	bcc.n	8013afe <tcp_receive+0x2fa>
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013af0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013af2:	4413      	add	r3, r2
 8013af4:	b29a      	uxth	r2, r3
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013afc:	e004      	b.n	8013b08 <tcp_receive+0x304>
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b14:	429a      	cmp	r2, r3
 8013b16:	d326      	bcc.n	8013b66 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b24:	1ad3      	subs	r3, r2, r3
 8013b26:	b29a      	uxth	r2, r3
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b38:	4413      	add	r3, r2
 8013b3a:	b29a      	uxth	r2, r3
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b42:	429a      	cmp	r2, r3
 8013b44:	d30a      	bcc.n	8013b5c <tcp_receive+0x358>
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b50:	4413      	add	r3, r2
 8013b52:	b29a      	uxth	r2, r3
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013b5a:	e004      	b.n	8013b66 <tcp_receive+0x362>
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b62:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b6e:	4a98      	ldr	r2, [pc, #608]	; (8013dd0 <tcp_receive+0x5cc>)
 8013b70:	6878      	ldr	r0, [r7, #4]
 8013b72:	f7ff fdcb 	bl	801370c <tcp_free_acked_segments>
 8013b76:	4602      	mov	r2, r0
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b84:	4a93      	ldr	r2, [pc, #588]	; (8013dd4 <tcp_receive+0x5d0>)
 8013b86:	6878      	ldr	r0, [r7, #4]
 8013b88:	f7ff fdc0 	bl	801370c <tcp_free_acked_segments>
 8013b8c:	4602      	mov	r2, r0
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d104      	bne.n	8013ba4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013ba0:	861a      	strh	r2, [r3, #48]	; 0x30
 8013ba2:	e002      	b.n	8013baa <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	2200      	movs	r2, #0
 8013bae:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	d103      	bne.n	8013bc0 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	2200      	movs	r2, #0
 8013bbc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013bc6:	4b84      	ldr	r3, [pc, #528]	; (8013dd8 <tcp_receive+0x5d4>)
 8013bc8:	881b      	ldrh	r3, [r3, #0]
 8013bca:	4413      	add	r3, r2
 8013bcc:	b29a      	uxth	r2, r3
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	8b5b      	ldrh	r3, [r3, #26]
 8013bd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d035      	beq.n	8013c4c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	d118      	bne.n	8013c1a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d00c      	beq.n	8013c0a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bf8:	68db      	ldr	r3, [r3, #12]
 8013bfa:	685b      	ldr	r3, [r3, #4]
 8013bfc:	4618      	mov	r0, r3
 8013bfe:	f7fb fa8c 	bl	800f11a <lwip_htonl>
 8013c02:	4603      	mov	r3, r0
 8013c04:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	dc20      	bgt.n	8013c4c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	8b5b      	ldrh	r3, [r3, #26]
 8013c0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013c12:	b29a      	uxth	r2, r3
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013c18:	e018      	b.n	8013c4c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013c22:	68db      	ldr	r3, [r3, #12]
 8013c24:	685b      	ldr	r3, [r3, #4]
 8013c26:	4618      	mov	r0, r3
 8013c28:	f7fb fa77 	bl	800f11a <lwip_htonl>
 8013c2c:	4603      	mov	r3, r0
 8013c2e:	1ae3      	subs	r3, r4, r3
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	dc0b      	bgt.n	8013c4c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	8b5b      	ldrh	r3, [r3, #26]
 8013c38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013c3c:	b29a      	uxth	r2, r3
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013c42:	e003      	b.n	8013c4c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013c44:	6878      	ldr	r0, [r7, #4]
 8013c46:	f001 ff73 	bl	8015b30 <tcp_send_empty_ack>
 8013c4a:	e000      	b.n	8013c4e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013c4c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d05b      	beq.n	8013d0e <tcp_receive+0x50a>
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013c5a:	4b60      	ldr	r3, [pc, #384]	; (8013ddc <tcp_receive+0x5d8>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	1ad3      	subs	r3, r2, r3
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	da54      	bge.n	8013d0e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013c64:	4b5e      	ldr	r3, [pc, #376]	; (8013de0 <tcp_receive+0x5dc>)
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	b29a      	uxth	r2, r3
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c6e:	b29b      	uxth	r3, r3
 8013c70:	1ad3      	subs	r3, r2, r3
 8013c72:	b29b      	uxth	r3, r3
 8013c74:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013c78:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c82:	10db      	asrs	r3, r3, #3
 8013c84:	b21b      	sxth	r3, r3
 8013c86:	b29b      	uxth	r3, r3
 8013c88:	1ad3      	subs	r3, r2, r3
 8013c8a:	b29b      	uxth	r3, r3
 8013c8c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c96:	b29a      	uxth	r2, r3
 8013c98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013c9c:	4413      	add	r3, r2
 8013c9e:	b29b      	uxth	r3, r3
 8013ca0:	b21a      	sxth	r2, r3
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013ca6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	da05      	bge.n	8013cba <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8013cae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013cb2:	425b      	negs	r3, r3
 8013cb4:	b29b      	uxth	r3, r3
 8013cb6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013cba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013cc4:	109b      	asrs	r3, r3, #2
 8013cc6:	b21b      	sxth	r3, r3
 8013cc8:	b29b      	uxth	r3, r3
 8013cca:	1ad3      	subs	r3, r2, r3
 8013ccc:	b29b      	uxth	r3, r3
 8013cce:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013cd8:	b29a      	uxth	r2, r3
 8013cda:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013cde:	4413      	add	r3, r2
 8013ce0:	b29b      	uxth	r3, r3
 8013ce2:	b21a      	sxth	r2, r3
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013cee:	10db      	asrs	r3, r3, #3
 8013cf0:	b21b      	sxth	r3, r3
 8013cf2:	b29a      	uxth	r2, r3
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013cfa:	b29b      	uxth	r3, r3
 8013cfc:	4413      	add	r3, r2
 8013cfe:	b29b      	uxth	r3, r3
 8013d00:	b21a      	sxth	r2, r3
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	2200      	movs	r2, #0
 8013d0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013d0e:	4b35      	ldr	r3, [pc, #212]	; (8013de4 <tcp_receive+0x5e0>)
 8013d10:	881b      	ldrh	r3, [r3, #0]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	f000 84e1 	beq.w	80146da <tcp_receive+0xed6>
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	7d1b      	ldrb	r3, [r3, #20]
 8013d1c:	2b06      	cmp	r3, #6
 8013d1e:	f200 84dc 	bhi.w	80146da <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d26:	4b30      	ldr	r3, [pc, #192]	; (8013de8 <tcp_receive+0x5e4>)
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	1ad3      	subs	r3, r2, r3
 8013d2c:	3b01      	subs	r3, #1
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	f2c0 808e 	blt.w	8013e50 <tcp_receive+0x64c>
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d38:	4b2a      	ldr	r3, [pc, #168]	; (8013de4 <tcp_receive+0x5e0>)
 8013d3a:	881b      	ldrh	r3, [r3, #0]
 8013d3c:	4619      	mov	r1, r3
 8013d3e:	4b2a      	ldr	r3, [pc, #168]	; (8013de8 <tcp_receive+0x5e4>)
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	440b      	add	r3, r1
 8013d44:	1ad3      	subs	r3, r2, r3
 8013d46:	3301      	adds	r3, #1
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	f300 8081 	bgt.w	8013e50 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013d4e:	4b27      	ldr	r3, [pc, #156]	; (8013dec <tcp_receive+0x5e8>)
 8013d50:	685b      	ldr	r3, [r3, #4]
 8013d52:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d58:	4b23      	ldr	r3, [pc, #140]	; (8013de8 <tcp_receive+0x5e4>)
 8013d5a:	681b      	ldr	r3, [r3, #0]
 8013d5c:	1ad3      	subs	r3, r2, r3
 8013d5e:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013d60:	4b22      	ldr	r3, [pc, #136]	; (8013dec <tcp_receive+0x5e8>)
 8013d62:	685b      	ldr	r3, [r3, #4]
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d106      	bne.n	8013d76 <tcp_receive+0x572>
 8013d68:	4b21      	ldr	r3, [pc, #132]	; (8013df0 <tcp_receive+0x5ec>)
 8013d6a:	f240 5294 	movw	r2, #1428	; 0x594
 8013d6e:	4921      	ldr	r1, [pc, #132]	; (8013df4 <tcp_receive+0x5f0>)
 8013d70:	4821      	ldr	r0, [pc, #132]	; (8013df8 <tcp_receive+0x5f4>)
 8013d72:	f007 fcd7 	bl	801b724 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d78:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8013d7c:	4293      	cmp	r3, r2
 8013d7e:	d906      	bls.n	8013d8e <tcp_receive+0x58a>
 8013d80:	4b1b      	ldr	r3, [pc, #108]	; (8013df0 <tcp_receive+0x5ec>)
 8013d82:	f240 5295 	movw	r2, #1429	; 0x595
 8013d86:	491d      	ldr	r1, [pc, #116]	; (8013dfc <tcp_receive+0x5f8>)
 8013d88:	481b      	ldr	r0, [pc, #108]	; (8013df8 <tcp_receive+0x5f4>)
 8013d8a:	f007 fccb 	bl	801b724 <iprintf>
      off = (u16_t)off32;
 8013d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d90:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013d94:	4b15      	ldr	r3, [pc, #84]	; (8013dec <tcp_receive+0x5e8>)
 8013d96:	685b      	ldr	r3, [r3, #4]
 8013d98:	891b      	ldrh	r3, [r3, #8]
 8013d9a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013d9e:	429a      	cmp	r2, r3
 8013da0:	d906      	bls.n	8013db0 <tcp_receive+0x5ac>
 8013da2:	4b13      	ldr	r3, [pc, #76]	; (8013df0 <tcp_receive+0x5ec>)
 8013da4:	f240 5297 	movw	r2, #1431	; 0x597
 8013da8:	4915      	ldr	r1, [pc, #84]	; (8013e00 <tcp_receive+0x5fc>)
 8013daa:	4813      	ldr	r0, [pc, #76]	; (8013df8 <tcp_receive+0x5f4>)
 8013dac:	f007 fcba 	bl	801b724 <iprintf>
      inseg.len -= off;
 8013db0:	4b0e      	ldr	r3, [pc, #56]	; (8013dec <tcp_receive+0x5e8>)
 8013db2:	891a      	ldrh	r2, [r3, #8]
 8013db4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013db8:	1ad3      	subs	r3, r2, r3
 8013dba:	b29a      	uxth	r2, r3
 8013dbc:	4b0b      	ldr	r3, [pc, #44]	; (8013dec <tcp_receive+0x5e8>)
 8013dbe:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013dc0:	4b0a      	ldr	r3, [pc, #40]	; (8013dec <tcp_receive+0x5e8>)
 8013dc2:	685b      	ldr	r3, [r3, #4]
 8013dc4:	891a      	ldrh	r2, [r3, #8]
 8013dc6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013dca:	1ad3      	subs	r3, r2, r3
 8013dcc:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8013dce:	e029      	b.n	8013e24 <tcp_receive+0x620>
 8013dd0:	0802240c 	.word	0x0802240c
 8013dd4:	08022414 	.word	0x08022414
 8013dd8:	20000538 	.word	0x20000538
 8013ddc:	20000534 	.word	0x20000534
 8013de0:	20007848 	.word	0x20007848
 8013de4:	2000053a 	.word	0x2000053a
 8013de8:	20000530 	.word	0x20000530
 8013dec:	20000510 	.word	0x20000510
 8013df0:	080220a4 	.word	0x080220a4
 8013df4:	0802241c 	.word	0x0802241c
 8013df8:	080220f0 	.word	0x080220f0
 8013dfc:	0802242c 	.word	0x0802242c
 8013e00:	0802243c 	.word	0x0802243c
        off -= p->len;
 8013e04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e06:	895b      	ldrh	r3, [r3, #10]
 8013e08:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013e0c:	1ad3      	subs	r3, r2, r3
 8013e0e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8013e12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e14:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013e16:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013e18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8013e1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8013e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e26:	895b      	ldrh	r3, [r3, #10]
 8013e28:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013e2c:	429a      	cmp	r2, r3
 8013e2e:	d8e9      	bhi.n	8013e04 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8013e30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013e34:	4619      	mov	r1, r3
 8013e36:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013e38:	f7fc fb70 	bl	801051c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e40:	4a91      	ldr	r2, [pc, #580]	; (8014088 <tcp_receive+0x884>)
 8013e42:	6013      	str	r3, [r2, #0]
 8013e44:	4b91      	ldr	r3, [pc, #580]	; (801408c <tcp_receive+0x888>)
 8013e46:	68db      	ldr	r3, [r3, #12]
 8013e48:	4a8f      	ldr	r2, [pc, #572]	; (8014088 <tcp_receive+0x884>)
 8013e4a:	6812      	ldr	r2, [r2, #0]
 8013e4c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013e4e:	e00d      	b.n	8013e6c <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013e50:	4b8d      	ldr	r3, [pc, #564]	; (8014088 <tcp_receive+0x884>)
 8013e52:	681a      	ldr	r2, [r3, #0]
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e58:	1ad3      	subs	r3, r2, r3
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	da06      	bge.n	8013e6c <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	8b5b      	ldrh	r3, [r3, #26]
 8013e62:	f043 0302 	orr.w	r3, r3, #2
 8013e66:	b29a      	uxth	r2, r3
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013e6c:	4b86      	ldr	r3, [pc, #536]	; (8014088 <tcp_receive+0x884>)
 8013e6e:	681a      	ldr	r2, [r3, #0]
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e74:	1ad3      	subs	r3, r2, r3
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	f2c0 842a 	blt.w	80146d0 <tcp_receive+0xecc>
 8013e7c:	4b82      	ldr	r3, [pc, #520]	; (8014088 <tcp_receive+0x884>)
 8013e7e:	681a      	ldr	r2, [r3, #0]
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e84:	6879      	ldr	r1, [r7, #4]
 8013e86:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013e88:	440b      	add	r3, r1
 8013e8a:	1ad3      	subs	r3, r2, r3
 8013e8c:	3301      	adds	r3, #1
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	f300 841e 	bgt.w	80146d0 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013e98:	4b7b      	ldr	r3, [pc, #492]	; (8014088 <tcp_receive+0x884>)
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	f040 829a 	bne.w	80143d6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013ea2:	4b7a      	ldr	r3, [pc, #488]	; (801408c <tcp_receive+0x888>)
 8013ea4:	891c      	ldrh	r4, [r3, #8]
 8013ea6:	4b79      	ldr	r3, [pc, #484]	; (801408c <tcp_receive+0x888>)
 8013ea8:	68db      	ldr	r3, [r3, #12]
 8013eaa:	899b      	ldrh	r3, [r3, #12]
 8013eac:	b29b      	uxth	r3, r3
 8013eae:	4618      	mov	r0, r3
 8013eb0:	f7fb f91e 	bl	800f0f0 <lwip_htons>
 8013eb4:	4603      	mov	r3, r0
 8013eb6:	b2db      	uxtb	r3, r3
 8013eb8:	f003 0303 	and.w	r3, r3, #3
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d001      	beq.n	8013ec4 <tcp_receive+0x6c0>
 8013ec0:	2301      	movs	r3, #1
 8013ec2:	e000      	b.n	8013ec6 <tcp_receive+0x6c2>
 8013ec4:	2300      	movs	r3, #0
 8013ec6:	4423      	add	r3, r4
 8013ec8:	b29a      	uxth	r2, r3
 8013eca:	4b71      	ldr	r3, [pc, #452]	; (8014090 <tcp_receive+0x88c>)
 8013ecc:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013ed2:	4b6f      	ldr	r3, [pc, #444]	; (8014090 <tcp_receive+0x88c>)
 8013ed4:	881b      	ldrh	r3, [r3, #0]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d275      	bcs.n	8013fc6 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013eda:	4b6c      	ldr	r3, [pc, #432]	; (801408c <tcp_receive+0x888>)
 8013edc:	68db      	ldr	r3, [r3, #12]
 8013ede:	899b      	ldrh	r3, [r3, #12]
 8013ee0:	b29b      	uxth	r3, r3
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	f7fb f904 	bl	800f0f0 <lwip_htons>
 8013ee8:	4603      	mov	r3, r0
 8013eea:	b2db      	uxtb	r3, r3
 8013eec:	f003 0301 	and.w	r3, r3, #1
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d01f      	beq.n	8013f34 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013ef4:	4b65      	ldr	r3, [pc, #404]	; (801408c <tcp_receive+0x888>)
 8013ef6:	68db      	ldr	r3, [r3, #12]
 8013ef8:	899b      	ldrh	r3, [r3, #12]
 8013efa:	b29b      	uxth	r3, r3
 8013efc:	b21b      	sxth	r3, r3
 8013efe:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013f02:	b21c      	sxth	r4, r3
 8013f04:	4b61      	ldr	r3, [pc, #388]	; (801408c <tcp_receive+0x888>)
 8013f06:	68db      	ldr	r3, [r3, #12]
 8013f08:	899b      	ldrh	r3, [r3, #12]
 8013f0a:	b29b      	uxth	r3, r3
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	f7fb f8ef 	bl	800f0f0 <lwip_htons>
 8013f12:	4603      	mov	r3, r0
 8013f14:	b2db      	uxtb	r3, r3
 8013f16:	b29b      	uxth	r3, r3
 8013f18:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013f1c:	b29b      	uxth	r3, r3
 8013f1e:	4618      	mov	r0, r3
 8013f20:	f7fb f8e6 	bl	800f0f0 <lwip_htons>
 8013f24:	4603      	mov	r3, r0
 8013f26:	b21b      	sxth	r3, r3
 8013f28:	4323      	orrs	r3, r4
 8013f2a:	b21a      	sxth	r2, r3
 8013f2c:	4b57      	ldr	r3, [pc, #348]	; (801408c <tcp_receive+0x888>)
 8013f2e:	68db      	ldr	r3, [r3, #12]
 8013f30:	b292      	uxth	r2, r2
 8013f32:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013f38:	4b54      	ldr	r3, [pc, #336]	; (801408c <tcp_receive+0x888>)
 8013f3a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013f3c:	4b53      	ldr	r3, [pc, #332]	; (801408c <tcp_receive+0x888>)
 8013f3e:	68db      	ldr	r3, [r3, #12]
 8013f40:	899b      	ldrh	r3, [r3, #12]
 8013f42:	b29b      	uxth	r3, r3
 8013f44:	4618      	mov	r0, r3
 8013f46:	f7fb f8d3 	bl	800f0f0 <lwip_htons>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	b2db      	uxtb	r3, r3
 8013f4e:	f003 0302 	and.w	r3, r3, #2
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d005      	beq.n	8013f62 <tcp_receive+0x75e>
            inseg.len -= 1;
 8013f56:	4b4d      	ldr	r3, [pc, #308]	; (801408c <tcp_receive+0x888>)
 8013f58:	891b      	ldrh	r3, [r3, #8]
 8013f5a:	3b01      	subs	r3, #1
 8013f5c:	b29a      	uxth	r2, r3
 8013f5e:	4b4b      	ldr	r3, [pc, #300]	; (801408c <tcp_receive+0x888>)
 8013f60:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013f62:	4b4a      	ldr	r3, [pc, #296]	; (801408c <tcp_receive+0x888>)
 8013f64:	685b      	ldr	r3, [r3, #4]
 8013f66:	4a49      	ldr	r2, [pc, #292]	; (801408c <tcp_receive+0x888>)
 8013f68:	8912      	ldrh	r2, [r2, #8]
 8013f6a:	4611      	mov	r1, r2
 8013f6c:	4618      	mov	r0, r3
 8013f6e:	f7fc f9d5 	bl	801031c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013f72:	4b46      	ldr	r3, [pc, #280]	; (801408c <tcp_receive+0x888>)
 8013f74:	891c      	ldrh	r4, [r3, #8]
 8013f76:	4b45      	ldr	r3, [pc, #276]	; (801408c <tcp_receive+0x888>)
 8013f78:	68db      	ldr	r3, [r3, #12]
 8013f7a:	899b      	ldrh	r3, [r3, #12]
 8013f7c:	b29b      	uxth	r3, r3
 8013f7e:	4618      	mov	r0, r3
 8013f80:	f7fb f8b6 	bl	800f0f0 <lwip_htons>
 8013f84:	4603      	mov	r3, r0
 8013f86:	b2db      	uxtb	r3, r3
 8013f88:	f003 0303 	and.w	r3, r3, #3
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d001      	beq.n	8013f94 <tcp_receive+0x790>
 8013f90:	2301      	movs	r3, #1
 8013f92:	e000      	b.n	8013f96 <tcp_receive+0x792>
 8013f94:	2300      	movs	r3, #0
 8013f96:	4423      	add	r3, r4
 8013f98:	b29a      	uxth	r2, r3
 8013f9a:	4b3d      	ldr	r3, [pc, #244]	; (8014090 <tcp_receive+0x88c>)
 8013f9c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013f9e:	4b3c      	ldr	r3, [pc, #240]	; (8014090 <tcp_receive+0x88c>)
 8013fa0:	881b      	ldrh	r3, [r3, #0]
 8013fa2:	461a      	mov	r2, r3
 8013fa4:	4b38      	ldr	r3, [pc, #224]	; (8014088 <tcp_receive+0x884>)
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	441a      	add	r2, r3
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013fae:	6879      	ldr	r1, [r7, #4]
 8013fb0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013fb2:	440b      	add	r3, r1
 8013fb4:	429a      	cmp	r2, r3
 8013fb6:	d006      	beq.n	8013fc6 <tcp_receive+0x7c2>
 8013fb8:	4b36      	ldr	r3, [pc, #216]	; (8014094 <tcp_receive+0x890>)
 8013fba:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8013fbe:	4936      	ldr	r1, [pc, #216]	; (8014098 <tcp_receive+0x894>)
 8013fc0:	4836      	ldr	r0, [pc, #216]	; (801409c <tcp_receive+0x898>)
 8013fc2:	f007 fbaf 	bl	801b724 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	f000 80e7 	beq.w	801419e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013fd0:	4b2e      	ldr	r3, [pc, #184]	; (801408c <tcp_receive+0x888>)
 8013fd2:	68db      	ldr	r3, [r3, #12]
 8013fd4:	899b      	ldrh	r3, [r3, #12]
 8013fd6:	b29b      	uxth	r3, r3
 8013fd8:	4618      	mov	r0, r3
 8013fda:	f7fb f889 	bl	800f0f0 <lwip_htons>
 8013fde:	4603      	mov	r3, r0
 8013fe0:	b2db      	uxtb	r3, r3
 8013fe2:	f003 0301 	and.w	r3, r3, #1
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d010      	beq.n	801400c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8013fea:	e00a      	b.n	8014002 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013ff0:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013ff6:	681a      	ldr	r2, [r3, #0]
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8013ffc:	68f8      	ldr	r0, [r7, #12]
 8013ffe:	f7fd fd96 	bl	8011b2e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014006:	2b00      	cmp	r3, #0
 8014008:	d1f0      	bne.n	8013fec <tcp_receive+0x7e8>
 801400a:	e0c8      	b.n	801419e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014010:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014012:	e052      	b.n	80140ba <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014016:	68db      	ldr	r3, [r3, #12]
 8014018:	899b      	ldrh	r3, [r3, #12]
 801401a:	b29b      	uxth	r3, r3
 801401c:	4618      	mov	r0, r3
 801401e:	f7fb f867 	bl	800f0f0 <lwip_htons>
 8014022:	4603      	mov	r3, r0
 8014024:	b2db      	uxtb	r3, r3
 8014026:	f003 0301 	and.w	r3, r3, #1
 801402a:	2b00      	cmp	r3, #0
 801402c:	d03d      	beq.n	80140aa <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801402e:	4b17      	ldr	r3, [pc, #92]	; (801408c <tcp_receive+0x888>)
 8014030:	68db      	ldr	r3, [r3, #12]
 8014032:	899b      	ldrh	r3, [r3, #12]
 8014034:	b29b      	uxth	r3, r3
 8014036:	4618      	mov	r0, r3
 8014038:	f7fb f85a 	bl	800f0f0 <lwip_htons>
 801403c:	4603      	mov	r3, r0
 801403e:	b2db      	uxtb	r3, r3
 8014040:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014044:	2b00      	cmp	r3, #0
 8014046:	d130      	bne.n	80140aa <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014048:	4b10      	ldr	r3, [pc, #64]	; (801408c <tcp_receive+0x888>)
 801404a:	68db      	ldr	r3, [r3, #12]
 801404c:	899b      	ldrh	r3, [r3, #12]
 801404e:	b29c      	uxth	r4, r3
 8014050:	2001      	movs	r0, #1
 8014052:	f7fb f84d 	bl	800f0f0 <lwip_htons>
 8014056:	4603      	mov	r3, r0
 8014058:	461a      	mov	r2, r3
 801405a:	4b0c      	ldr	r3, [pc, #48]	; (801408c <tcp_receive+0x888>)
 801405c:	68db      	ldr	r3, [r3, #12]
 801405e:	4322      	orrs	r2, r4
 8014060:	b292      	uxth	r2, r2
 8014062:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014064:	4b09      	ldr	r3, [pc, #36]	; (801408c <tcp_receive+0x888>)
 8014066:	891c      	ldrh	r4, [r3, #8]
 8014068:	4b08      	ldr	r3, [pc, #32]	; (801408c <tcp_receive+0x888>)
 801406a:	68db      	ldr	r3, [r3, #12]
 801406c:	899b      	ldrh	r3, [r3, #12]
 801406e:	b29b      	uxth	r3, r3
 8014070:	4618      	mov	r0, r3
 8014072:	f7fb f83d 	bl	800f0f0 <lwip_htons>
 8014076:	4603      	mov	r3, r0
 8014078:	b2db      	uxtb	r3, r3
 801407a:	f003 0303 	and.w	r3, r3, #3
 801407e:	2b00      	cmp	r3, #0
 8014080:	d00e      	beq.n	80140a0 <tcp_receive+0x89c>
 8014082:	2301      	movs	r3, #1
 8014084:	e00d      	b.n	80140a2 <tcp_receive+0x89e>
 8014086:	bf00      	nop
 8014088:	20000530 	.word	0x20000530
 801408c:	20000510 	.word	0x20000510
 8014090:	2000053a 	.word	0x2000053a
 8014094:	080220a4 	.word	0x080220a4
 8014098:	0802244c 	.word	0x0802244c
 801409c:	080220f0 	.word	0x080220f0
 80140a0:	2300      	movs	r3, #0
 80140a2:	4423      	add	r3, r4
 80140a4:	b29a      	uxth	r2, r3
 80140a6:	4b98      	ldr	r3, [pc, #608]	; (8014308 <tcp_receive+0xb04>)
 80140a8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80140aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140ac:	613b      	str	r3, [r7, #16]
              next = next->next;
 80140ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140b0:	681b      	ldr	r3, [r3, #0]
 80140b2:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80140b4:	6938      	ldr	r0, [r7, #16]
 80140b6:	f7fd fd3a 	bl	8011b2e <tcp_seg_free>
            while (next &&
 80140ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d00e      	beq.n	80140de <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80140c0:	4b91      	ldr	r3, [pc, #580]	; (8014308 <tcp_receive+0xb04>)
 80140c2:	881b      	ldrh	r3, [r3, #0]
 80140c4:	461a      	mov	r2, r3
 80140c6:	4b91      	ldr	r3, [pc, #580]	; (801430c <tcp_receive+0xb08>)
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	441a      	add	r2, r3
 80140cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140ce:	68db      	ldr	r3, [r3, #12]
 80140d0:	685b      	ldr	r3, [r3, #4]
 80140d2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80140d4:	8909      	ldrh	r1, [r1, #8]
 80140d6:	440b      	add	r3, r1
 80140d8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80140da:	2b00      	cmp	r3, #0
 80140dc:	da9a      	bge.n	8014014 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80140de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d059      	beq.n	8014198 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80140e4:	4b88      	ldr	r3, [pc, #544]	; (8014308 <tcp_receive+0xb04>)
 80140e6:	881b      	ldrh	r3, [r3, #0]
 80140e8:	461a      	mov	r2, r3
 80140ea:	4b88      	ldr	r3, [pc, #544]	; (801430c <tcp_receive+0xb08>)
 80140ec:	681b      	ldr	r3, [r3, #0]
 80140ee:	441a      	add	r2, r3
 80140f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140f2:	68db      	ldr	r3, [r3, #12]
 80140f4:	685b      	ldr	r3, [r3, #4]
 80140f6:	1ad3      	subs	r3, r2, r3
            if (next &&
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	dd4d      	ble.n	8014198 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80140fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140fe:	68db      	ldr	r3, [r3, #12]
 8014100:	685b      	ldr	r3, [r3, #4]
 8014102:	b29a      	uxth	r2, r3
 8014104:	4b81      	ldr	r3, [pc, #516]	; (801430c <tcp_receive+0xb08>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	b29b      	uxth	r3, r3
 801410a:	1ad3      	subs	r3, r2, r3
 801410c:	b29a      	uxth	r2, r3
 801410e:	4b80      	ldr	r3, [pc, #512]	; (8014310 <tcp_receive+0xb0c>)
 8014110:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014112:	4b7f      	ldr	r3, [pc, #508]	; (8014310 <tcp_receive+0xb0c>)
 8014114:	68db      	ldr	r3, [r3, #12]
 8014116:	899b      	ldrh	r3, [r3, #12]
 8014118:	b29b      	uxth	r3, r3
 801411a:	4618      	mov	r0, r3
 801411c:	f7fa ffe8 	bl	800f0f0 <lwip_htons>
 8014120:	4603      	mov	r3, r0
 8014122:	b2db      	uxtb	r3, r3
 8014124:	f003 0302 	and.w	r3, r3, #2
 8014128:	2b00      	cmp	r3, #0
 801412a:	d005      	beq.n	8014138 <tcp_receive+0x934>
                inseg.len -= 1;
 801412c:	4b78      	ldr	r3, [pc, #480]	; (8014310 <tcp_receive+0xb0c>)
 801412e:	891b      	ldrh	r3, [r3, #8]
 8014130:	3b01      	subs	r3, #1
 8014132:	b29a      	uxth	r2, r3
 8014134:	4b76      	ldr	r3, [pc, #472]	; (8014310 <tcp_receive+0xb0c>)
 8014136:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014138:	4b75      	ldr	r3, [pc, #468]	; (8014310 <tcp_receive+0xb0c>)
 801413a:	685b      	ldr	r3, [r3, #4]
 801413c:	4a74      	ldr	r2, [pc, #464]	; (8014310 <tcp_receive+0xb0c>)
 801413e:	8912      	ldrh	r2, [r2, #8]
 8014140:	4611      	mov	r1, r2
 8014142:	4618      	mov	r0, r3
 8014144:	f7fc f8ea 	bl	801031c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014148:	4b71      	ldr	r3, [pc, #452]	; (8014310 <tcp_receive+0xb0c>)
 801414a:	891c      	ldrh	r4, [r3, #8]
 801414c:	4b70      	ldr	r3, [pc, #448]	; (8014310 <tcp_receive+0xb0c>)
 801414e:	68db      	ldr	r3, [r3, #12]
 8014150:	899b      	ldrh	r3, [r3, #12]
 8014152:	b29b      	uxth	r3, r3
 8014154:	4618      	mov	r0, r3
 8014156:	f7fa ffcb 	bl	800f0f0 <lwip_htons>
 801415a:	4603      	mov	r3, r0
 801415c:	b2db      	uxtb	r3, r3
 801415e:	f003 0303 	and.w	r3, r3, #3
 8014162:	2b00      	cmp	r3, #0
 8014164:	d001      	beq.n	801416a <tcp_receive+0x966>
 8014166:	2301      	movs	r3, #1
 8014168:	e000      	b.n	801416c <tcp_receive+0x968>
 801416a:	2300      	movs	r3, #0
 801416c:	4423      	add	r3, r4
 801416e:	b29a      	uxth	r2, r3
 8014170:	4b65      	ldr	r3, [pc, #404]	; (8014308 <tcp_receive+0xb04>)
 8014172:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014174:	4b64      	ldr	r3, [pc, #400]	; (8014308 <tcp_receive+0xb04>)
 8014176:	881b      	ldrh	r3, [r3, #0]
 8014178:	461a      	mov	r2, r3
 801417a:	4b64      	ldr	r3, [pc, #400]	; (801430c <tcp_receive+0xb08>)
 801417c:	681b      	ldr	r3, [r3, #0]
 801417e:	441a      	add	r2, r3
 8014180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014182:	68db      	ldr	r3, [r3, #12]
 8014184:	685b      	ldr	r3, [r3, #4]
 8014186:	429a      	cmp	r2, r3
 8014188:	d006      	beq.n	8014198 <tcp_receive+0x994>
 801418a:	4b62      	ldr	r3, [pc, #392]	; (8014314 <tcp_receive+0xb10>)
 801418c:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8014190:	4961      	ldr	r1, [pc, #388]	; (8014318 <tcp_receive+0xb14>)
 8014192:	4862      	ldr	r0, [pc, #392]	; (801431c <tcp_receive+0xb18>)
 8014194:	f007 fac6 	bl	801b724 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801419c:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801419e:	4b5a      	ldr	r3, [pc, #360]	; (8014308 <tcp_receive+0xb04>)
 80141a0:	881b      	ldrh	r3, [r3, #0]
 80141a2:	461a      	mov	r2, r3
 80141a4:	4b59      	ldr	r3, [pc, #356]	; (801430c <tcp_receive+0xb08>)
 80141a6:	681b      	ldr	r3, [r3, #0]
 80141a8:	441a      	add	r2, r3
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80141b2:	4b55      	ldr	r3, [pc, #340]	; (8014308 <tcp_receive+0xb04>)
 80141b4:	881b      	ldrh	r3, [r3, #0]
 80141b6:	429a      	cmp	r2, r3
 80141b8:	d206      	bcs.n	80141c8 <tcp_receive+0x9c4>
 80141ba:	4b56      	ldr	r3, [pc, #344]	; (8014314 <tcp_receive+0xb10>)
 80141bc:	f240 6207 	movw	r2, #1543	; 0x607
 80141c0:	4957      	ldr	r1, [pc, #348]	; (8014320 <tcp_receive+0xb1c>)
 80141c2:	4856      	ldr	r0, [pc, #344]	; (801431c <tcp_receive+0xb18>)
 80141c4:	f007 faae 	bl	801b724 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80141cc:	4b4e      	ldr	r3, [pc, #312]	; (8014308 <tcp_receive+0xb04>)
 80141ce:	881b      	ldrh	r3, [r3, #0]
 80141d0:	1ad3      	subs	r3, r2, r3
 80141d2:	b29a      	uxth	r2, r3
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80141d8:	6878      	ldr	r0, [r7, #4]
 80141da:	f7fc ffc9 	bl	8011170 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80141de:	4b4c      	ldr	r3, [pc, #304]	; (8014310 <tcp_receive+0xb0c>)
 80141e0:	685b      	ldr	r3, [r3, #4]
 80141e2:	891b      	ldrh	r3, [r3, #8]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d006      	beq.n	80141f6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80141e8:	4b49      	ldr	r3, [pc, #292]	; (8014310 <tcp_receive+0xb0c>)
 80141ea:	685b      	ldr	r3, [r3, #4]
 80141ec:	4a4d      	ldr	r2, [pc, #308]	; (8014324 <tcp_receive+0xb20>)
 80141ee:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80141f0:	4b47      	ldr	r3, [pc, #284]	; (8014310 <tcp_receive+0xb0c>)
 80141f2:	2200      	movs	r2, #0
 80141f4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80141f6:	4b46      	ldr	r3, [pc, #280]	; (8014310 <tcp_receive+0xb0c>)
 80141f8:	68db      	ldr	r3, [r3, #12]
 80141fa:	899b      	ldrh	r3, [r3, #12]
 80141fc:	b29b      	uxth	r3, r3
 80141fe:	4618      	mov	r0, r3
 8014200:	f7fa ff76 	bl	800f0f0 <lwip_htons>
 8014204:	4603      	mov	r3, r0
 8014206:	b2db      	uxtb	r3, r3
 8014208:	f003 0301 	and.w	r3, r3, #1
 801420c:	2b00      	cmp	r3, #0
 801420e:	f000 80b8 	beq.w	8014382 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014212:	4b45      	ldr	r3, [pc, #276]	; (8014328 <tcp_receive+0xb24>)
 8014214:	781b      	ldrb	r3, [r3, #0]
 8014216:	f043 0320 	orr.w	r3, r3, #32
 801421a:	b2da      	uxtb	r2, r3
 801421c:	4b42      	ldr	r3, [pc, #264]	; (8014328 <tcp_receive+0xb24>)
 801421e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014220:	e0af      	b.n	8014382 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014226:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801422c:	68db      	ldr	r3, [r3, #12]
 801422e:	685b      	ldr	r3, [r3, #4]
 8014230:	4a36      	ldr	r2, [pc, #216]	; (801430c <tcp_receive+0xb08>)
 8014232:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014234:	68bb      	ldr	r3, [r7, #8]
 8014236:	891b      	ldrh	r3, [r3, #8]
 8014238:	461c      	mov	r4, r3
 801423a:	68bb      	ldr	r3, [r7, #8]
 801423c:	68db      	ldr	r3, [r3, #12]
 801423e:	899b      	ldrh	r3, [r3, #12]
 8014240:	b29b      	uxth	r3, r3
 8014242:	4618      	mov	r0, r3
 8014244:	f7fa ff54 	bl	800f0f0 <lwip_htons>
 8014248:	4603      	mov	r3, r0
 801424a:	b2db      	uxtb	r3, r3
 801424c:	f003 0303 	and.w	r3, r3, #3
 8014250:	2b00      	cmp	r3, #0
 8014252:	d001      	beq.n	8014258 <tcp_receive+0xa54>
 8014254:	2301      	movs	r3, #1
 8014256:	e000      	b.n	801425a <tcp_receive+0xa56>
 8014258:	2300      	movs	r3, #0
 801425a:	191a      	adds	r2, r3, r4
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014260:	441a      	add	r2, r3
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801426a:	461c      	mov	r4, r3
 801426c:	68bb      	ldr	r3, [r7, #8]
 801426e:	891b      	ldrh	r3, [r3, #8]
 8014270:	461d      	mov	r5, r3
 8014272:	68bb      	ldr	r3, [r7, #8]
 8014274:	68db      	ldr	r3, [r3, #12]
 8014276:	899b      	ldrh	r3, [r3, #12]
 8014278:	b29b      	uxth	r3, r3
 801427a:	4618      	mov	r0, r3
 801427c:	f7fa ff38 	bl	800f0f0 <lwip_htons>
 8014280:	4603      	mov	r3, r0
 8014282:	b2db      	uxtb	r3, r3
 8014284:	f003 0303 	and.w	r3, r3, #3
 8014288:	2b00      	cmp	r3, #0
 801428a:	d001      	beq.n	8014290 <tcp_receive+0xa8c>
 801428c:	2301      	movs	r3, #1
 801428e:	e000      	b.n	8014292 <tcp_receive+0xa8e>
 8014290:	2300      	movs	r3, #0
 8014292:	442b      	add	r3, r5
 8014294:	429c      	cmp	r4, r3
 8014296:	d206      	bcs.n	80142a6 <tcp_receive+0xaa2>
 8014298:	4b1e      	ldr	r3, [pc, #120]	; (8014314 <tcp_receive+0xb10>)
 801429a:	f240 622b 	movw	r2, #1579	; 0x62b
 801429e:	4923      	ldr	r1, [pc, #140]	; (801432c <tcp_receive+0xb28>)
 80142a0:	481e      	ldr	r0, [pc, #120]	; (801431c <tcp_receive+0xb18>)
 80142a2:	f007 fa3f 	bl	801b724 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80142a6:	68bb      	ldr	r3, [r7, #8]
 80142a8:	891b      	ldrh	r3, [r3, #8]
 80142aa:	461c      	mov	r4, r3
 80142ac:	68bb      	ldr	r3, [r7, #8]
 80142ae:	68db      	ldr	r3, [r3, #12]
 80142b0:	899b      	ldrh	r3, [r3, #12]
 80142b2:	b29b      	uxth	r3, r3
 80142b4:	4618      	mov	r0, r3
 80142b6:	f7fa ff1b 	bl	800f0f0 <lwip_htons>
 80142ba:	4603      	mov	r3, r0
 80142bc:	b2db      	uxtb	r3, r3
 80142be:	f003 0303 	and.w	r3, r3, #3
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d001      	beq.n	80142ca <tcp_receive+0xac6>
 80142c6:	2301      	movs	r3, #1
 80142c8:	e000      	b.n	80142cc <tcp_receive+0xac8>
 80142ca:	2300      	movs	r3, #0
 80142cc:	1919      	adds	r1, r3, r4
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80142d2:	b28b      	uxth	r3, r1
 80142d4:	1ad3      	subs	r3, r2, r3
 80142d6:	b29a      	uxth	r2, r3
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80142dc:	6878      	ldr	r0, [r7, #4]
 80142de:	f7fc ff47 	bl	8011170 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	685b      	ldr	r3, [r3, #4]
 80142e6:	891b      	ldrh	r3, [r3, #8]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d028      	beq.n	801433e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80142ec:	4b0d      	ldr	r3, [pc, #52]	; (8014324 <tcp_receive+0xb20>)
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d01d      	beq.n	8014330 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80142f4:	4b0b      	ldr	r3, [pc, #44]	; (8014324 <tcp_receive+0xb20>)
 80142f6:	681a      	ldr	r2, [r3, #0]
 80142f8:	68bb      	ldr	r3, [r7, #8]
 80142fa:	685b      	ldr	r3, [r3, #4]
 80142fc:	4619      	mov	r1, r3
 80142fe:	4610      	mov	r0, r2
 8014300:	f7fc fa54 	bl	80107ac <pbuf_cat>
 8014304:	e018      	b.n	8014338 <tcp_receive+0xb34>
 8014306:	bf00      	nop
 8014308:	2000053a 	.word	0x2000053a
 801430c:	20000530 	.word	0x20000530
 8014310:	20000510 	.word	0x20000510
 8014314:	080220a4 	.word	0x080220a4
 8014318:	08022484 	.word	0x08022484
 801431c:	080220f0 	.word	0x080220f0
 8014320:	080224c0 	.word	0x080224c0
 8014324:	20000540 	.word	0x20000540
 8014328:	2000053d 	.word	0x2000053d
 801432c:	080224e0 	.word	0x080224e0
            } else {
              recv_data = cseg->p;
 8014330:	68bb      	ldr	r3, [r7, #8]
 8014332:	685b      	ldr	r3, [r3, #4]
 8014334:	4a70      	ldr	r2, [pc, #448]	; (80144f8 <tcp_receive+0xcf4>)
 8014336:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014338:	68bb      	ldr	r3, [r7, #8]
 801433a:	2200      	movs	r2, #0
 801433c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801433e:	68bb      	ldr	r3, [r7, #8]
 8014340:	68db      	ldr	r3, [r3, #12]
 8014342:	899b      	ldrh	r3, [r3, #12]
 8014344:	b29b      	uxth	r3, r3
 8014346:	4618      	mov	r0, r3
 8014348:	f7fa fed2 	bl	800f0f0 <lwip_htons>
 801434c:	4603      	mov	r3, r0
 801434e:	b2db      	uxtb	r3, r3
 8014350:	f003 0301 	and.w	r3, r3, #1
 8014354:	2b00      	cmp	r3, #0
 8014356:	d00d      	beq.n	8014374 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014358:	4b68      	ldr	r3, [pc, #416]	; (80144fc <tcp_receive+0xcf8>)
 801435a:	781b      	ldrb	r3, [r3, #0]
 801435c:	f043 0320 	orr.w	r3, r3, #32
 8014360:	b2da      	uxtb	r2, r3
 8014362:	4b66      	ldr	r3, [pc, #408]	; (80144fc <tcp_receive+0xcf8>)
 8014364:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	7d1b      	ldrb	r3, [r3, #20]
 801436a:	2b04      	cmp	r3, #4
 801436c:	d102      	bne.n	8014374 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	2207      	movs	r2, #7
 8014372:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014374:	68bb      	ldr	r3, [r7, #8]
 8014376:	681a      	ldr	r2, [r3, #0]
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801437c:	68b8      	ldr	r0, [r7, #8]
 801437e:	f7fd fbd6 	bl	8011b2e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014386:	2b00      	cmp	r3, #0
 8014388:	d008      	beq.n	801439c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801438e:	68db      	ldr	r3, [r3, #12]
 8014390:	685a      	ldr	r2, [r3, #4]
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014396:	429a      	cmp	r2, r3
 8014398:	f43f af43 	beq.w	8014222 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	8b5b      	ldrh	r3, [r3, #26]
 80143a0:	f003 0301 	and.w	r3, r3, #1
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d00e      	beq.n	80143c6 <tcp_receive+0xbc2>
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	8b5b      	ldrh	r3, [r3, #26]
 80143ac:	f023 0301 	bic.w	r3, r3, #1
 80143b0:	b29a      	uxth	r2, r3
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	835a      	strh	r2, [r3, #26]
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	8b5b      	ldrh	r3, [r3, #26]
 80143ba:	f043 0302 	orr.w	r3, r3, #2
 80143be:	b29a      	uxth	r2, r3
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80143c4:	e188      	b.n	80146d8 <tcp_receive+0xed4>
        tcp_ack(pcb);
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	8b5b      	ldrh	r3, [r3, #26]
 80143ca:	f043 0301 	orr.w	r3, r3, #1
 80143ce:	b29a      	uxth	r2, r3
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80143d4:	e180      	b.n	80146d8 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d106      	bne.n	80143ec <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80143de:	4848      	ldr	r0, [pc, #288]	; (8014500 <tcp_receive+0xcfc>)
 80143e0:	f7fd fbbe 	bl	8011b60 <tcp_seg_copy>
 80143e4:	4602      	mov	r2, r0
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	675a      	str	r2, [r3, #116]	; 0x74
 80143ea:	e16d      	b.n	80146c8 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80143ec:	2300      	movs	r3, #0
 80143ee:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80143f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80143f6:	e157      	b.n	80146a8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80143f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143fa:	68db      	ldr	r3, [r3, #12]
 80143fc:	685a      	ldr	r2, [r3, #4]
 80143fe:	4b41      	ldr	r3, [pc, #260]	; (8014504 <tcp_receive+0xd00>)
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	429a      	cmp	r2, r3
 8014404:	d11d      	bne.n	8014442 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014406:	4b3e      	ldr	r3, [pc, #248]	; (8014500 <tcp_receive+0xcfc>)
 8014408:	891a      	ldrh	r2, [r3, #8]
 801440a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801440c:	891b      	ldrh	r3, [r3, #8]
 801440e:	429a      	cmp	r2, r3
 8014410:	f240 814f 	bls.w	80146b2 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014414:	483a      	ldr	r0, [pc, #232]	; (8014500 <tcp_receive+0xcfc>)
 8014416:	f7fd fba3 	bl	8011b60 <tcp_seg_copy>
 801441a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801441c:	697b      	ldr	r3, [r7, #20]
 801441e:	2b00      	cmp	r3, #0
 8014420:	f000 8149 	beq.w	80146b6 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8014424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014426:	2b00      	cmp	r3, #0
 8014428:	d003      	beq.n	8014432 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801442a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801442c:	697a      	ldr	r2, [r7, #20]
 801442e:	601a      	str	r2, [r3, #0]
 8014430:	e002      	b.n	8014438 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	697a      	ldr	r2, [r7, #20]
 8014436:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014438:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801443a:	6978      	ldr	r0, [r7, #20]
 801443c:	f7ff f8de 	bl	80135fc <tcp_oos_insert_segment>
                }
                break;
 8014440:	e139      	b.n	80146b6 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014444:	2b00      	cmp	r3, #0
 8014446:	d117      	bne.n	8014478 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014448:	4b2e      	ldr	r3, [pc, #184]	; (8014504 <tcp_receive+0xd00>)
 801444a:	681a      	ldr	r2, [r3, #0]
 801444c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801444e:	68db      	ldr	r3, [r3, #12]
 8014450:	685b      	ldr	r3, [r3, #4]
 8014452:	1ad3      	subs	r3, r2, r3
 8014454:	2b00      	cmp	r3, #0
 8014456:	da57      	bge.n	8014508 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014458:	4829      	ldr	r0, [pc, #164]	; (8014500 <tcp_receive+0xcfc>)
 801445a:	f7fd fb81 	bl	8011b60 <tcp_seg_copy>
 801445e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014460:	69bb      	ldr	r3, [r7, #24]
 8014462:	2b00      	cmp	r3, #0
 8014464:	f000 8129 	beq.w	80146ba <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	69ba      	ldr	r2, [r7, #24]
 801446c:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801446e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014470:	69b8      	ldr	r0, [r7, #24]
 8014472:	f7ff f8c3 	bl	80135fc <tcp_oos_insert_segment>
                  }
                  break;
 8014476:	e120      	b.n	80146ba <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014478:	4b22      	ldr	r3, [pc, #136]	; (8014504 <tcp_receive+0xd00>)
 801447a:	681a      	ldr	r2, [r3, #0]
 801447c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801447e:	68db      	ldr	r3, [r3, #12]
 8014480:	685b      	ldr	r3, [r3, #4]
 8014482:	1ad3      	subs	r3, r2, r3
 8014484:	3b01      	subs	r3, #1
 8014486:	2b00      	cmp	r3, #0
 8014488:	db3e      	blt.n	8014508 <tcp_receive+0xd04>
 801448a:	4b1e      	ldr	r3, [pc, #120]	; (8014504 <tcp_receive+0xd00>)
 801448c:	681a      	ldr	r2, [r3, #0]
 801448e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014490:	68db      	ldr	r3, [r3, #12]
 8014492:	685b      	ldr	r3, [r3, #4]
 8014494:	1ad3      	subs	r3, r2, r3
 8014496:	3301      	adds	r3, #1
 8014498:	2b00      	cmp	r3, #0
 801449a:	dc35      	bgt.n	8014508 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801449c:	4818      	ldr	r0, [pc, #96]	; (8014500 <tcp_receive+0xcfc>)
 801449e:	f7fd fb5f 	bl	8011b60 <tcp_seg_copy>
 80144a2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80144a4:	69fb      	ldr	r3, [r7, #28]
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	f000 8109 	beq.w	80146be <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80144ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144ae:	68db      	ldr	r3, [r3, #12]
 80144b0:	685b      	ldr	r3, [r3, #4]
 80144b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80144b4:	8912      	ldrh	r2, [r2, #8]
 80144b6:	441a      	add	r2, r3
 80144b8:	4b12      	ldr	r3, [pc, #72]	; (8014504 <tcp_receive+0xd00>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	1ad3      	subs	r3, r2, r3
 80144be:	2b00      	cmp	r3, #0
 80144c0:	dd12      	ble.n	80144e8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80144c2:	4b10      	ldr	r3, [pc, #64]	; (8014504 <tcp_receive+0xd00>)
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	b29a      	uxth	r2, r3
 80144c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144ca:	68db      	ldr	r3, [r3, #12]
 80144cc:	685b      	ldr	r3, [r3, #4]
 80144ce:	b29b      	uxth	r3, r3
 80144d0:	1ad3      	subs	r3, r2, r3
 80144d2:	b29a      	uxth	r2, r3
 80144d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144d6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80144d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144da:	685a      	ldr	r2, [r3, #4]
 80144dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144de:	891b      	ldrh	r3, [r3, #8]
 80144e0:	4619      	mov	r1, r3
 80144e2:	4610      	mov	r0, r2
 80144e4:	f7fb ff1a 	bl	801031c <pbuf_realloc>
                    }
                    prev->next = cseg;
 80144e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144ea:	69fa      	ldr	r2, [r7, #28]
 80144ec:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80144ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80144f0:	69f8      	ldr	r0, [r7, #28]
 80144f2:	f7ff f883 	bl	80135fc <tcp_oos_insert_segment>
                  }
                  break;
 80144f6:	e0e2      	b.n	80146be <tcp_receive+0xeba>
 80144f8:	20000540 	.word	0x20000540
 80144fc:	2000053d 	.word	0x2000053d
 8014500:	20000510 	.word	0x20000510
 8014504:	20000530 	.word	0x20000530
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801450a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801450c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801450e:	681b      	ldr	r3, [r3, #0]
 8014510:	2b00      	cmp	r3, #0
 8014512:	f040 80c6 	bne.w	80146a2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014516:	4b80      	ldr	r3, [pc, #512]	; (8014718 <tcp_receive+0xf14>)
 8014518:	681a      	ldr	r2, [r3, #0]
 801451a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801451c:	68db      	ldr	r3, [r3, #12]
 801451e:	685b      	ldr	r3, [r3, #4]
 8014520:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014522:	2b00      	cmp	r3, #0
 8014524:	f340 80bd 	ble.w	80146a2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801452a:	68db      	ldr	r3, [r3, #12]
 801452c:	899b      	ldrh	r3, [r3, #12]
 801452e:	b29b      	uxth	r3, r3
 8014530:	4618      	mov	r0, r3
 8014532:	f7fa fddd 	bl	800f0f0 <lwip_htons>
 8014536:	4603      	mov	r3, r0
 8014538:	b2db      	uxtb	r3, r3
 801453a:	f003 0301 	and.w	r3, r3, #1
 801453e:	2b00      	cmp	r3, #0
 8014540:	f040 80bf 	bne.w	80146c2 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014544:	4875      	ldr	r0, [pc, #468]	; (801471c <tcp_receive+0xf18>)
 8014546:	f7fd fb0b 	bl	8011b60 <tcp_seg_copy>
 801454a:	4602      	mov	r2, r0
 801454c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801454e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	2b00      	cmp	r3, #0
 8014556:	f000 80b6 	beq.w	80146c6 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801455a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801455c:	68db      	ldr	r3, [r3, #12]
 801455e:	685b      	ldr	r3, [r3, #4]
 8014560:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014562:	8912      	ldrh	r2, [r2, #8]
 8014564:	441a      	add	r2, r3
 8014566:	4b6c      	ldr	r3, [pc, #432]	; (8014718 <tcp_receive+0xf14>)
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	1ad3      	subs	r3, r2, r3
 801456c:	2b00      	cmp	r3, #0
 801456e:	dd12      	ble.n	8014596 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014570:	4b69      	ldr	r3, [pc, #420]	; (8014718 <tcp_receive+0xf14>)
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	b29a      	uxth	r2, r3
 8014576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014578:	68db      	ldr	r3, [r3, #12]
 801457a:	685b      	ldr	r3, [r3, #4]
 801457c:	b29b      	uxth	r3, r3
 801457e:	1ad3      	subs	r3, r2, r3
 8014580:	b29a      	uxth	r2, r3
 8014582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014584:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014588:	685a      	ldr	r2, [r3, #4]
 801458a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801458c:	891b      	ldrh	r3, [r3, #8]
 801458e:	4619      	mov	r1, r3
 8014590:	4610      	mov	r0, r2
 8014592:	f7fb fec3 	bl	801031c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014596:	4b62      	ldr	r3, [pc, #392]	; (8014720 <tcp_receive+0xf1c>)
 8014598:	881b      	ldrh	r3, [r3, #0]
 801459a:	461a      	mov	r2, r3
 801459c:	4b5e      	ldr	r3, [pc, #376]	; (8014718 <tcp_receive+0xf14>)
 801459e:	681b      	ldr	r3, [r3, #0]
 80145a0:	441a      	add	r2, r3
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145a6:	6879      	ldr	r1, [r7, #4]
 80145a8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80145aa:	440b      	add	r3, r1
 80145ac:	1ad3      	subs	r3, r2, r3
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	f340 8089 	ble.w	80146c6 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80145b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	68db      	ldr	r3, [r3, #12]
 80145ba:	899b      	ldrh	r3, [r3, #12]
 80145bc:	b29b      	uxth	r3, r3
 80145be:	4618      	mov	r0, r3
 80145c0:	f7fa fd96 	bl	800f0f0 <lwip_htons>
 80145c4:	4603      	mov	r3, r0
 80145c6:	b2db      	uxtb	r3, r3
 80145c8:	f003 0301 	and.w	r3, r3, #1
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d022      	beq.n	8014616 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80145d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145d2:	681b      	ldr	r3, [r3, #0]
 80145d4:	68db      	ldr	r3, [r3, #12]
 80145d6:	899b      	ldrh	r3, [r3, #12]
 80145d8:	b29b      	uxth	r3, r3
 80145da:	b21b      	sxth	r3, r3
 80145dc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80145e0:	b21c      	sxth	r4, r3
 80145e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145e4:	681b      	ldr	r3, [r3, #0]
 80145e6:	68db      	ldr	r3, [r3, #12]
 80145e8:	899b      	ldrh	r3, [r3, #12]
 80145ea:	b29b      	uxth	r3, r3
 80145ec:	4618      	mov	r0, r3
 80145ee:	f7fa fd7f 	bl	800f0f0 <lwip_htons>
 80145f2:	4603      	mov	r3, r0
 80145f4:	b2db      	uxtb	r3, r3
 80145f6:	b29b      	uxth	r3, r3
 80145f8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80145fc:	b29b      	uxth	r3, r3
 80145fe:	4618      	mov	r0, r3
 8014600:	f7fa fd76 	bl	800f0f0 <lwip_htons>
 8014604:	4603      	mov	r3, r0
 8014606:	b21b      	sxth	r3, r3
 8014608:	4323      	orrs	r3, r4
 801460a:	b21a      	sxth	r2, r3
 801460c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	68db      	ldr	r3, [r3, #12]
 8014612:	b292      	uxth	r2, r2
 8014614:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801461a:	b29a      	uxth	r2, r3
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014620:	4413      	add	r3, r2
 8014622:	b299      	uxth	r1, r3
 8014624:	4b3c      	ldr	r3, [pc, #240]	; (8014718 <tcp_receive+0xf14>)
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	b29a      	uxth	r2, r3
 801462a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	1a8a      	subs	r2, r1, r2
 8014630:	b292      	uxth	r2, r2
 8014632:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	685a      	ldr	r2, [r3, #4]
 801463a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	891b      	ldrh	r3, [r3, #8]
 8014640:	4619      	mov	r1, r3
 8014642:	4610      	mov	r0, r2
 8014644:	f7fb fe6a 	bl	801031c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	891c      	ldrh	r4, [r3, #8]
 801464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014650:	681b      	ldr	r3, [r3, #0]
 8014652:	68db      	ldr	r3, [r3, #12]
 8014654:	899b      	ldrh	r3, [r3, #12]
 8014656:	b29b      	uxth	r3, r3
 8014658:	4618      	mov	r0, r3
 801465a:	f7fa fd49 	bl	800f0f0 <lwip_htons>
 801465e:	4603      	mov	r3, r0
 8014660:	b2db      	uxtb	r3, r3
 8014662:	f003 0303 	and.w	r3, r3, #3
 8014666:	2b00      	cmp	r3, #0
 8014668:	d001      	beq.n	801466e <tcp_receive+0xe6a>
 801466a:	2301      	movs	r3, #1
 801466c:	e000      	b.n	8014670 <tcp_receive+0xe6c>
 801466e:	2300      	movs	r3, #0
 8014670:	4423      	add	r3, r4
 8014672:	b29a      	uxth	r2, r3
 8014674:	4b2a      	ldr	r3, [pc, #168]	; (8014720 <tcp_receive+0xf1c>)
 8014676:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014678:	4b29      	ldr	r3, [pc, #164]	; (8014720 <tcp_receive+0xf1c>)
 801467a:	881b      	ldrh	r3, [r3, #0]
 801467c:	461a      	mov	r2, r3
 801467e:	4b26      	ldr	r3, [pc, #152]	; (8014718 <tcp_receive+0xf14>)
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	441a      	add	r2, r3
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014688:	6879      	ldr	r1, [r7, #4]
 801468a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801468c:	440b      	add	r3, r1
 801468e:	429a      	cmp	r2, r3
 8014690:	d019      	beq.n	80146c6 <tcp_receive+0xec2>
 8014692:	4b24      	ldr	r3, [pc, #144]	; (8014724 <tcp_receive+0xf20>)
 8014694:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014698:	4923      	ldr	r1, [pc, #140]	; (8014728 <tcp_receive+0xf24>)
 801469a:	4824      	ldr	r0, [pc, #144]	; (801472c <tcp_receive+0xf28>)
 801469c:	f007 f842 	bl	801b724 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80146a0:	e011      	b.n	80146c6 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80146a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80146a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	f47f aea4 	bne.w	80143f8 <tcp_receive+0xbf4>
 80146b0:	e00a      	b.n	80146c8 <tcp_receive+0xec4>
                break;
 80146b2:	bf00      	nop
 80146b4:	e008      	b.n	80146c8 <tcp_receive+0xec4>
                break;
 80146b6:	bf00      	nop
 80146b8:	e006      	b.n	80146c8 <tcp_receive+0xec4>
                  break;
 80146ba:	bf00      	nop
 80146bc:	e004      	b.n	80146c8 <tcp_receive+0xec4>
                  break;
 80146be:	bf00      	nop
 80146c0:	e002      	b.n	80146c8 <tcp_receive+0xec4>
                  break;
 80146c2:	bf00      	nop
 80146c4:	e000      	b.n	80146c8 <tcp_receive+0xec4>
                break;
 80146c6:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80146c8:	6878      	ldr	r0, [r7, #4]
 80146ca:	f001 fa31 	bl	8015b30 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80146ce:	e003      	b.n	80146d8 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80146d0:	6878      	ldr	r0, [r7, #4]
 80146d2:	f001 fa2d 	bl	8015b30 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80146d6:	e01a      	b.n	801470e <tcp_receive+0xf0a>
 80146d8:	e019      	b.n	801470e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80146da:	4b0f      	ldr	r3, [pc, #60]	; (8014718 <tcp_receive+0xf14>)
 80146dc:	681a      	ldr	r2, [r3, #0]
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146e2:	1ad3      	subs	r3, r2, r3
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	db0a      	blt.n	80146fe <tcp_receive+0xefa>
 80146e8:	4b0b      	ldr	r3, [pc, #44]	; (8014718 <tcp_receive+0xf14>)
 80146ea:	681a      	ldr	r2, [r3, #0]
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146f0:	6879      	ldr	r1, [r7, #4]
 80146f2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80146f4:	440b      	add	r3, r1
 80146f6:	1ad3      	subs	r3, r2, r3
 80146f8:	3301      	adds	r3, #1
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	dd07      	ble.n	801470e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	8b5b      	ldrh	r3, [r3, #26]
 8014702:	f043 0302 	orr.w	r3, r3, #2
 8014706:	b29a      	uxth	r2, r3
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801470c:	e7ff      	b.n	801470e <tcp_receive+0xf0a>
 801470e:	bf00      	nop
 8014710:	3750      	adds	r7, #80	; 0x50
 8014712:	46bd      	mov	sp, r7
 8014714:	bdb0      	pop	{r4, r5, r7, pc}
 8014716:	bf00      	nop
 8014718:	20000530 	.word	0x20000530
 801471c:	20000510 	.word	0x20000510
 8014720:	2000053a 	.word	0x2000053a
 8014724:	080220a4 	.word	0x080220a4
 8014728:	0802244c 	.word	0x0802244c
 801472c:	080220f0 	.word	0x080220f0

08014730 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014730:	b480      	push	{r7}
 8014732:	b083      	sub	sp, #12
 8014734:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014736:	4b15      	ldr	r3, [pc, #84]	; (801478c <tcp_get_next_optbyte+0x5c>)
 8014738:	881b      	ldrh	r3, [r3, #0]
 801473a:	1c5a      	adds	r2, r3, #1
 801473c:	b291      	uxth	r1, r2
 801473e:	4a13      	ldr	r2, [pc, #76]	; (801478c <tcp_get_next_optbyte+0x5c>)
 8014740:	8011      	strh	r1, [r2, #0]
 8014742:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014744:	4b12      	ldr	r3, [pc, #72]	; (8014790 <tcp_get_next_optbyte+0x60>)
 8014746:	681b      	ldr	r3, [r3, #0]
 8014748:	2b00      	cmp	r3, #0
 801474a:	d004      	beq.n	8014756 <tcp_get_next_optbyte+0x26>
 801474c:	4b11      	ldr	r3, [pc, #68]	; (8014794 <tcp_get_next_optbyte+0x64>)
 801474e:	881b      	ldrh	r3, [r3, #0]
 8014750:	88fa      	ldrh	r2, [r7, #6]
 8014752:	429a      	cmp	r2, r3
 8014754:	d208      	bcs.n	8014768 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014756:	4b10      	ldr	r3, [pc, #64]	; (8014798 <tcp_get_next_optbyte+0x68>)
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	3314      	adds	r3, #20
 801475c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801475e:	88fb      	ldrh	r3, [r7, #6]
 8014760:	683a      	ldr	r2, [r7, #0]
 8014762:	4413      	add	r3, r2
 8014764:	781b      	ldrb	r3, [r3, #0]
 8014766:	e00b      	b.n	8014780 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014768:	88fb      	ldrh	r3, [r7, #6]
 801476a:	b2da      	uxtb	r2, r3
 801476c:	4b09      	ldr	r3, [pc, #36]	; (8014794 <tcp_get_next_optbyte+0x64>)
 801476e:	881b      	ldrh	r3, [r3, #0]
 8014770:	b2db      	uxtb	r3, r3
 8014772:	1ad3      	subs	r3, r2, r3
 8014774:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014776:	4b06      	ldr	r3, [pc, #24]	; (8014790 <tcp_get_next_optbyte+0x60>)
 8014778:	681a      	ldr	r2, [r3, #0]
 801477a:	797b      	ldrb	r3, [r7, #5]
 801477c:	4413      	add	r3, r2
 801477e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014780:	4618      	mov	r0, r3
 8014782:	370c      	adds	r7, #12
 8014784:	46bd      	mov	sp, r7
 8014786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801478a:	4770      	bx	lr
 801478c:	2000052c 	.word	0x2000052c
 8014790:	20000528 	.word	0x20000528
 8014794:	20000526 	.word	0x20000526
 8014798:	20000520 	.word	0x20000520

0801479c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b084      	sub	sp, #16
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d106      	bne.n	80147b8 <tcp_parseopt+0x1c>
 80147aa:	4b32      	ldr	r3, [pc, #200]	; (8014874 <tcp_parseopt+0xd8>)
 80147ac:	f240 727d 	movw	r2, #1917	; 0x77d
 80147b0:	4931      	ldr	r1, [pc, #196]	; (8014878 <tcp_parseopt+0xdc>)
 80147b2:	4832      	ldr	r0, [pc, #200]	; (801487c <tcp_parseopt+0xe0>)
 80147b4:	f006 ffb6 	bl	801b724 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80147b8:	4b31      	ldr	r3, [pc, #196]	; (8014880 <tcp_parseopt+0xe4>)
 80147ba:	881b      	ldrh	r3, [r3, #0]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d055      	beq.n	801486c <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80147c0:	4b30      	ldr	r3, [pc, #192]	; (8014884 <tcp_parseopt+0xe8>)
 80147c2:	2200      	movs	r2, #0
 80147c4:	801a      	strh	r2, [r3, #0]
 80147c6:	e045      	b.n	8014854 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 80147c8:	f7ff ffb2 	bl	8014730 <tcp_get_next_optbyte>
 80147cc:	4603      	mov	r3, r0
 80147ce:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80147d0:	7bfb      	ldrb	r3, [r7, #15]
 80147d2:	2b02      	cmp	r3, #2
 80147d4:	d006      	beq.n	80147e4 <tcp_parseopt+0x48>
 80147d6:	2b02      	cmp	r3, #2
 80147d8:	dc2b      	bgt.n	8014832 <tcp_parseopt+0x96>
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d041      	beq.n	8014862 <tcp_parseopt+0xc6>
 80147de:	2b01      	cmp	r3, #1
 80147e0:	d127      	bne.n	8014832 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 80147e2:	e037      	b.n	8014854 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80147e4:	f7ff ffa4 	bl	8014730 <tcp_get_next_optbyte>
 80147e8:	4603      	mov	r3, r0
 80147ea:	2b04      	cmp	r3, #4
 80147ec:	d13b      	bne.n	8014866 <tcp_parseopt+0xca>
 80147ee:	4b25      	ldr	r3, [pc, #148]	; (8014884 <tcp_parseopt+0xe8>)
 80147f0:	881b      	ldrh	r3, [r3, #0]
 80147f2:	3301      	adds	r3, #1
 80147f4:	4a22      	ldr	r2, [pc, #136]	; (8014880 <tcp_parseopt+0xe4>)
 80147f6:	8812      	ldrh	r2, [r2, #0]
 80147f8:	4293      	cmp	r3, r2
 80147fa:	da34      	bge.n	8014866 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80147fc:	f7ff ff98 	bl	8014730 <tcp_get_next_optbyte>
 8014800:	4603      	mov	r3, r0
 8014802:	b29b      	uxth	r3, r3
 8014804:	021b      	lsls	r3, r3, #8
 8014806:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014808:	f7ff ff92 	bl	8014730 <tcp_get_next_optbyte>
 801480c:	4603      	mov	r3, r0
 801480e:	b29a      	uxth	r2, r3
 8014810:	89bb      	ldrh	r3, [r7, #12]
 8014812:	4313      	orrs	r3, r2
 8014814:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014816:	89bb      	ldrh	r3, [r7, #12]
 8014818:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 801481c:	d804      	bhi.n	8014828 <tcp_parseopt+0x8c>
 801481e:	89bb      	ldrh	r3, [r7, #12]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d001      	beq.n	8014828 <tcp_parseopt+0x8c>
 8014824:	89ba      	ldrh	r2, [r7, #12]
 8014826:	e001      	b.n	801482c <tcp_parseopt+0x90>
 8014828:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8014830:	e010      	b.n	8014854 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8014832:	f7ff ff7d 	bl	8014730 <tcp_get_next_optbyte>
 8014836:	4603      	mov	r3, r0
 8014838:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801483a:	7afb      	ldrb	r3, [r7, #11]
 801483c:	2b01      	cmp	r3, #1
 801483e:	d914      	bls.n	801486a <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8014840:	7afb      	ldrb	r3, [r7, #11]
 8014842:	b29a      	uxth	r2, r3
 8014844:	4b0f      	ldr	r3, [pc, #60]	; (8014884 <tcp_parseopt+0xe8>)
 8014846:	881b      	ldrh	r3, [r3, #0]
 8014848:	4413      	add	r3, r2
 801484a:	b29b      	uxth	r3, r3
 801484c:	3b02      	subs	r3, #2
 801484e:	b29a      	uxth	r2, r3
 8014850:	4b0c      	ldr	r3, [pc, #48]	; (8014884 <tcp_parseopt+0xe8>)
 8014852:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014854:	4b0b      	ldr	r3, [pc, #44]	; (8014884 <tcp_parseopt+0xe8>)
 8014856:	881a      	ldrh	r2, [r3, #0]
 8014858:	4b09      	ldr	r3, [pc, #36]	; (8014880 <tcp_parseopt+0xe4>)
 801485a:	881b      	ldrh	r3, [r3, #0]
 801485c:	429a      	cmp	r2, r3
 801485e:	d3b3      	bcc.n	80147c8 <tcp_parseopt+0x2c>
 8014860:	e004      	b.n	801486c <tcp_parseopt+0xd0>
          return;
 8014862:	bf00      	nop
 8014864:	e002      	b.n	801486c <tcp_parseopt+0xd0>
            return;
 8014866:	bf00      	nop
 8014868:	e000      	b.n	801486c <tcp_parseopt+0xd0>
            return;
 801486a:	bf00      	nop
      }
    }
  }
}
 801486c:	3710      	adds	r7, #16
 801486e:	46bd      	mov	sp, r7
 8014870:	bd80      	pop	{r7, pc}
 8014872:	bf00      	nop
 8014874:	080220a4 	.word	0x080220a4
 8014878:	08022508 	.word	0x08022508
 801487c:	080220f0 	.word	0x080220f0
 8014880:	20000524 	.word	0x20000524
 8014884:	2000052c 	.word	0x2000052c

08014888 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014888:	b480      	push	{r7}
 801488a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801488c:	4b05      	ldr	r3, [pc, #20]	; (80148a4 <tcp_trigger_input_pcb_close+0x1c>)
 801488e:	781b      	ldrb	r3, [r3, #0]
 8014890:	f043 0310 	orr.w	r3, r3, #16
 8014894:	b2da      	uxtb	r2, r3
 8014896:	4b03      	ldr	r3, [pc, #12]	; (80148a4 <tcp_trigger_input_pcb_close+0x1c>)
 8014898:	701a      	strb	r2, [r3, #0]
}
 801489a:	bf00      	nop
 801489c:	46bd      	mov	sp, r7
 801489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a2:	4770      	bx	lr
 80148a4:	2000053d 	.word	0x2000053d

080148a8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80148a8:	b580      	push	{r7, lr}
 80148aa:	b084      	sub	sp, #16
 80148ac:	af00      	add	r7, sp, #0
 80148ae:	60f8      	str	r0, [r7, #12]
 80148b0:	60b9      	str	r1, [r7, #8]
 80148b2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d00a      	beq.n	80148d0 <tcp_route+0x28>
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	7a1b      	ldrb	r3, [r3, #8]
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d006      	beq.n	80148d0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	7a1b      	ldrb	r3, [r3, #8]
 80148c6:	4618      	mov	r0, r3
 80148c8:	f7fb fb6e 	bl	800ffa8 <netif_get_by_index>
 80148cc:	4603      	mov	r3, r0
 80148ce:	e003      	b.n	80148d8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80148d0:	6878      	ldr	r0, [r7, #4]
 80148d2:	f004 ff95 	bl	8019800 <ip4_route>
 80148d6:	4603      	mov	r3, r0
  }
}
 80148d8:	4618      	mov	r0, r3
 80148da:	3710      	adds	r7, #16
 80148dc:	46bd      	mov	sp, r7
 80148de:	bd80      	pop	{r7, pc}

080148e0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80148e0:	b590      	push	{r4, r7, lr}
 80148e2:	b087      	sub	sp, #28
 80148e4:	af00      	add	r7, sp, #0
 80148e6:	60f8      	str	r0, [r7, #12]
 80148e8:	60b9      	str	r1, [r7, #8]
 80148ea:	603b      	str	r3, [r7, #0]
 80148ec:	4613      	mov	r3, r2
 80148ee:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d105      	bne.n	8014902 <tcp_create_segment+0x22>
 80148f6:	4b44      	ldr	r3, [pc, #272]	; (8014a08 <tcp_create_segment+0x128>)
 80148f8:	22a3      	movs	r2, #163	; 0xa3
 80148fa:	4944      	ldr	r1, [pc, #272]	; (8014a0c <tcp_create_segment+0x12c>)
 80148fc:	4844      	ldr	r0, [pc, #272]	; (8014a10 <tcp_create_segment+0x130>)
 80148fe:	f006 ff11 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8014902:	68bb      	ldr	r3, [r7, #8]
 8014904:	2b00      	cmp	r3, #0
 8014906:	d105      	bne.n	8014914 <tcp_create_segment+0x34>
 8014908:	4b3f      	ldr	r3, [pc, #252]	; (8014a08 <tcp_create_segment+0x128>)
 801490a:	22a4      	movs	r2, #164	; 0xa4
 801490c:	4941      	ldr	r1, [pc, #260]	; (8014a14 <tcp_create_segment+0x134>)
 801490e:	4840      	ldr	r0, [pc, #256]	; (8014a10 <tcp_create_segment+0x130>)
 8014910:	f006 ff08 	bl	801b724 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014914:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014918:	009b      	lsls	r3, r3, #2
 801491a:	b2db      	uxtb	r3, r3
 801491c:	f003 0304 	and.w	r3, r3, #4
 8014920:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014922:	2003      	movs	r0, #3
 8014924:	f7fb f83a 	bl	800f99c <memp_malloc>
 8014928:	6138      	str	r0, [r7, #16]
 801492a:	693b      	ldr	r3, [r7, #16]
 801492c:	2b00      	cmp	r3, #0
 801492e:	d104      	bne.n	801493a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014930:	68b8      	ldr	r0, [r7, #8]
 8014932:	f7fb fe79 	bl	8010628 <pbuf_free>
    return NULL;
 8014936:	2300      	movs	r3, #0
 8014938:	e061      	b.n	80149fe <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801493a:	693b      	ldr	r3, [r7, #16]
 801493c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014940:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014942:	693b      	ldr	r3, [r7, #16]
 8014944:	2200      	movs	r2, #0
 8014946:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014948:	693b      	ldr	r3, [r7, #16]
 801494a:	68ba      	ldr	r2, [r7, #8]
 801494c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801494e:	68bb      	ldr	r3, [r7, #8]
 8014950:	891a      	ldrh	r2, [r3, #8]
 8014952:	7dfb      	ldrb	r3, [r7, #23]
 8014954:	b29b      	uxth	r3, r3
 8014956:	429a      	cmp	r2, r3
 8014958:	d205      	bcs.n	8014966 <tcp_create_segment+0x86>
 801495a:	4b2b      	ldr	r3, [pc, #172]	; (8014a08 <tcp_create_segment+0x128>)
 801495c:	22b0      	movs	r2, #176	; 0xb0
 801495e:	492e      	ldr	r1, [pc, #184]	; (8014a18 <tcp_create_segment+0x138>)
 8014960:	482b      	ldr	r0, [pc, #172]	; (8014a10 <tcp_create_segment+0x130>)
 8014962:	f006 fedf 	bl	801b724 <iprintf>
  seg->len = p->tot_len - optlen;
 8014966:	68bb      	ldr	r3, [r7, #8]
 8014968:	891a      	ldrh	r2, [r3, #8]
 801496a:	7dfb      	ldrb	r3, [r7, #23]
 801496c:	b29b      	uxth	r3, r3
 801496e:	1ad3      	subs	r3, r2, r3
 8014970:	b29a      	uxth	r2, r3
 8014972:	693b      	ldr	r3, [r7, #16]
 8014974:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014976:	2114      	movs	r1, #20
 8014978:	68b8      	ldr	r0, [r7, #8]
 801497a:	f7fb fdbf 	bl	80104fc <pbuf_add_header>
 801497e:	4603      	mov	r3, r0
 8014980:	2b00      	cmp	r3, #0
 8014982:	d004      	beq.n	801498e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014984:	6938      	ldr	r0, [r7, #16]
 8014986:	f7fd f8d2 	bl	8011b2e <tcp_seg_free>
    return NULL;
 801498a:	2300      	movs	r3, #0
 801498c:	e037      	b.n	80149fe <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801498e:	693b      	ldr	r3, [r7, #16]
 8014990:	685b      	ldr	r3, [r3, #4]
 8014992:	685a      	ldr	r2, [r3, #4]
 8014994:	693b      	ldr	r3, [r7, #16]
 8014996:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	8ada      	ldrh	r2, [r3, #22]
 801499c:	693b      	ldr	r3, [r7, #16]
 801499e:	68dc      	ldr	r4, [r3, #12]
 80149a0:	4610      	mov	r0, r2
 80149a2:	f7fa fba5 	bl	800f0f0 <lwip_htons>
 80149a6:	4603      	mov	r3, r0
 80149a8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	8b1a      	ldrh	r2, [r3, #24]
 80149ae:	693b      	ldr	r3, [r7, #16]
 80149b0:	68dc      	ldr	r4, [r3, #12]
 80149b2:	4610      	mov	r0, r2
 80149b4:	f7fa fb9c 	bl	800f0f0 <lwip_htons>
 80149b8:	4603      	mov	r3, r0
 80149ba:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80149bc:	693b      	ldr	r3, [r7, #16]
 80149be:	68dc      	ldr	r4, [r3, #12]
 80149c0:	6838      	ldr	r0, [r7, #0]
 80149c2:	f7fa fbaa 	bl	800f11a <lwip_htonl>
 80149c6:	4603      	mov	r3, r0
 80149c8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80149ca:	7dfb      	ldrb	r3, [r7, #23]
 80149cc:	089b      	lsrs	r3, r3, #2
 80149ce:	b2db      	uxtb	r3, r3
 80149d0:	b29b      	uxth	r3, r3
 80149d2:	3305      	adds	r3, #5
 80149d4:	b29b      	uxth	r3, r3
 80149d6:	031b      	lsls	r3, r3, #12
 80149d8:	b29a      	uxth	r2, r3
 80149da:	79fb      	ldrb	r3, [r7, #7]
 80149dc:	b29b      	uxth	r3, r3
 80149de:	4313      	orrs	r3, r2
 80149e0:	b29a      	uxth	r2, r3
 80149e2:	693b      	ldr	r3, [r7, #16]
 80149e4:	68dc      	ldr	r4, [r3, #12]
 80149e6:	4610      	mov	r0, r2
 80149e8:	f7fa fb82 	bl	800f0f0 <lwip_htons>
 80149ec:	4603      	mov	r3, r0
 80149ee:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80149f0:	693b      	ldr	r3, [r7, #16]
 80149f2:	68db      	ldr	r3, [r3, #12]
 80149f4:	2200      	movs	r2, #0
 80149f6:	749a      	strb	r2, [r3, #18]
 80149f8:	2200      	movs	r2, #0
 80149fa:	74da      	strb	r2, [r3, #19]
  return seg;
 80149fc:	693b      	ldr	r3, [r7, #16]
}
 80149fe:	4618      	mov	r0, r3
 8014a00:	371c      	adds	r7, #28
 8014a02:	46bd      	mov	sp, r7
 8014a04:	bd90      	pop	{r4, r7, pc}
 8014a06:	bf00      	nop
 8014a08:	08022524 	.word	0x08022524
 8014a0c:	08022558 	.word	0x08022558
 8014a10:	08022578 	.word	0x08022578
 8014a14:	080225a0 	.word	0x080225a0
 8014a18:	080225c4 	.word	0x080225c4

08014a1c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8014a1c:	b590      	push	{r4, r7, lr}
 8014a1e:	b08b      	sub	sp, #44	; 0x2c
 8014a20:	af02      	add	r7, sp, #8
 8014a22:	6078      	str	r0, [r7, #4]
 8014a24:	460b      	mov	r3, r1
 8014a26:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8014a28:	2300      	movs	r3, #0
 8014a2a:	61fb      	str	r3, [r7, #28]
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8014a30:	2300      	movs	r3, #0
 8014a32:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d106      	bne.n	8014a48 <tcp_split_unsent_seg+0x2c>
 8014a3a:	4b95      	ldr	r3, [pc, #596]	; (8014c90 <tcp_split_unsent_seg+0x274>)
 8014a3c:	f240 324b 	movw	r2, #843	; 0x34b
 8014a40:	4994      	ldr	r1, [pc, #592]	; (8014c94 <tcp_split_unsent_seg+0x278>)
 8014a42:	4895      	ldr	r0, [pc, #596]	; (8014c98 <tcp_split_unsent_seg+0x27c>)
 8014a44:	f006 fe6e 	bl	801b724 <iprintf>

  useg = pcb->unsent;
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014a4c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8014a4e:	697b      	ldr	r3, [r7, #20]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d102      	bne.n	8014a5a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8014a54:	f04f 33ff 	mov.w	r3, #4294967295
 8014a58:	e116      	b.n	8014c88 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8014a5a:	887b      	ldrh	r3, [r7, #2]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d109      	bne.n	8014a74 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8014a60:	4b8b      	ldr	r3, [pc, #556]	; (8014c90 <tcp_split_unsent_seg+0x274>)
 8014a62:	f240 3253 	movw	r2, #851	; 0x353
 8014a66:	498d      	ldr	r1, [pc, #564]	; (8014c9c <tcp_split_unsent_seg+0x280>)
 8014a68:	488b      	ldr	r0, [pc, #556]	; (8014c98 <tcp_split_unsent_seg+0x27c>)
 8014a6a:	f006 fe5b 	bl	801b724 <iprintf>
    return ERR_VAL;
 8014a6e:	f06f 0305 	mvn.w	r3, #5
 8014a72:	e109      	b.n	8014c88 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8014a74:	697b      	ldr	r3, [r7, #20]
 8014a76:	891b      	ldrh	r3, [r3, #8]
 8014a78:	887a      	ldrh	r2, [r7, #2]
 8014a7a:	429a      	cmp	r2, r3
 8014a7c:	d301      	bcc.n	8014a82 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8014a7e:	2300      	movs	r3, #0
 8014a80:	e102      	b.n	8014c88 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014a86:	887a      	ldrh	r2, [r7, #2]
 8014a88:	429a      	cmp	r2, r3
 8014a8a:	d906      	bls.n	8014a9a <tcp_split_unsent_seg+0x7e>
 8014a8c:	4b80      	ldr	r3, [pc, #512]	; (8014c90 <tcp_split_unsent_seg+0x274>)
 8014a8e:	f240 325b 	movw	r2, #859	; 0x35b
 8014a92:	4983      	ldr	r1, [pc, #524]	; (8014ca0 <tcp_split_unsent_seg+0x284>)
 8014a94:	4880      	ldr	r0, [pc, #512]	; (8014c98 <tcp_split_unsent_seg+0x27c>)
 8014a96:	f006 fe45 	bl	801b724 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8014a9a:	697b      	ldr	r3, [r7, #20]
 8014a9c:	891b      	ldrh	r3, [r3, #8]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d106      	bne.n	8014ab0 <tcp_split_unsent_seg+0x94>
 8014aa2:	4b7b      	ldr	r3, [pc, #492]	; (8014c90 <tcp_split_unsent_seg+0x274>)
 8014aa4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8014aa8:	497e      	ldr	r1, [pc, #504]	; (8014ca4 <tcp_split_unsent_seg+0x288>)
 8014aaa:	487b      	ldr	r0, [pc, #492]	; (8014c98 <tcp_split_unsent_seg+0x27c>)
 8014aac:	f006 fe3a 	bl	801b724 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8014ab0:	697b      	ldr	r3, [r7, #20]
 8014ab2:	7a9b      	ldrb	r3, [r3, #10]
 8014ab4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014ab6:	7bfb      	ldrb	r3, [r7, #15]
 8014ab8:	009b      	lsls	r3, r3, #2
 8014aba:	b2db      	uxtb	r3, r3
 8014abc:	f003 0304 	and.w	r3, r3, #4
 8014ac0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8014ac2:	697b      	ldr	r3, [r7, #20]
 8014ac4:	891a      	ldrh	r2, [r3, #8]
 8014ac6:	887b      	ldrh	r3, [r7, #2]
 8014ac8:	1ad3      	subs	r3, r2, r3
 8014aca:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8014acc:	7bbb      	ldrb	r3, [r7, #14]
 8014ace:	b29a      	uxth	r2, r3
 8014ad0:	89bb      	ldrh	r3, [r7, #12]
 8014ad2:	4413      	add	r3, r2
 8014ad4:	b29b      	uxth	r3, r3
 8014ad6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014ada:	4619      	mov	r1, r3
 8014adc:	2036      	movs	r0, #54	; 0x36
 8014ade:	f7fb fabf 	bl	8010060 <pbuf_alloc>
 8014ae2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014ae4:	693b      	ldr	r3, [r7, #16]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	f000 80b7 	beq.w	8014c5a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8014aec:	697b      	ldr	r3, [r7, #20]
 8014aee:	685b      	ldr	r3, [r3, #4]
 8014af0:	891a      	ldrh	r2, [r3, #8]
 8014af2:	697b      	ldr	r3, [r7, #20]
 8014af4:	891b      	ldrh	r3, [r3, #8]
 8014af6:	1ad3      	subs	r3, r2, r3
 8014af8:	b29a      	uxth	r2, r3
 8014afa:	887b      	ldrh	r3, [r7, #2]
 8014afc:	4413      	add	r3, r2
 8014afe:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8014b00:	697b      	ldr	r3, [r7, #20]
 8014b02:	6858      	ldr	r0, [r3, #4]
 8014b04:	693b      	ldr	r3, [r7, #16]
 8014b06:	685a      	ldr	r2, [r3, #4]
 8014b08:	7bbb      	ldrb	r3, [r7, #14]
 8014b0a:	18d1      	adds	r1, r2, r3
 8014b0c:	897b      	ldrh	r3, [r7, #10]
 8014b0e:	89ba      	ldrh	r2, [r7, #12]
 8014b10:	f7fb ff84 	bl	8010a1c <pbuf_copy_partial>
 8014b14:	4603      	mov	r3, r0
 8014b16:	461a      	mov	r2, r3
 8014b18:	89bb      	ldrh	r3, [r7, #12]
 8014b1a:	4293      	cmp	r3, r2
 8014b1c:	f040 809f 	bne.w	8014c5e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8014b20:	697b      	ldr	r3, [r7, #20]
 8014b22:	68db      	ldr	r3, [r3, #12]
 8014b24:	899b      	ldrh	r3, [r3, #12]
 8014b26:	b29b      	uxth	r3, r3
 8014b28:	4618      	mov	r0, r3
 8014b2a:	f7fa fae1 	bl	800f0f0 <lwip_htons>
 8014b2e:	4603      	mov	r3, r0
 8014b30:	b2db      	uxtb	r3, r3
 8014b32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014b36:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8014b38:	2300      	movs	r3, #0
 8014b3a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8014b3c:	7efb      	ldrb	r3, [r7, #27]
 8014b3e:	f003 0308 	and.w	r3, r3, #8
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d007      	beq.n	8014b56 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8014b46:	7efb      	ldrb	r3, [r7, #27]
 8014b48:	f023 0308 	bic.w	r3, r3, #8
 8014b4c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8014b4e:	7ebb      	ldrb	r3, [r7, #26]
 8014b50:	f043 0308 	orr.w	r3, r3, #8
 8014b54:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8014b56:	7efb      	ldrb	r3, [r7, #27]
 8014b58:	f003 0301 	and.w	r3, r3, #1
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d007      	beq.n	8014b70 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8014b60:	7efb      	ldrb	r3, [r7, #27]
 8014b62:	f023 0301 	bic.w	r3, r3, #1
 8014b66:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8014b68:	7ebb      	ldrb	r3, [r7, #26]
 8014b6a:	f043 0301 	orr.w	r3, r3, #1
 8014b6e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8014b70:	697b      	ldr	r3, [r7, #20]
 8014b72:	68db      	ldr	r3, [r3, #12]
 8014b74:	685b      	ldr	r3, [r3, #4]
 8014b76:	4618      	mov	r0, r3
 8014b78:	f7fa facf 	bl	800f11a <lwip_htonl>
 8014b7c:	4602      	mov	r2, r0
 8014b7e:	887b      	ldrh	r3, [r7, #2]
 8014b80:	18d1      	adds	r1, r2, r3
 8014b82:	7eba      	ldrb	r2, [r7, #26]
 8014b84:	7bfb      	ldrb	r3, [r7, #15]
 8014b86:	9300      	str	r3, [sp, #0]
 8014b88:	460b      	mov	r3, r1
 8014b8a:	6939      	ldr	r1, [r7, #16]
 8014b8c:	6878      	ldr	r0, [r7, #4]
 8014b8e:	f7ff fea7 	bl	80148e0 <tcp_create_segment>
 8014b92:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8014b94:	69fb      	ldr	r3, [r7, #28]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d063      	beq.n	8014c62 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8014b9a:	697b      	ldr	r3, [r7, #20]
 8014b9c:	685b      	ldr	r3, [r3, #4]
 8014b9e:	4618      	mov	r0, r3
 8014ba0:	f7fb fdca 	bl	8010738 <pbuf_clen>
 8014ba4:	4603      	mov	r3, r0
 8014ba6:	461a      	mov	r2, r3
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014bae:	1a9b      	subs	r3, r3, r2
 8014bb0:	b29a      	uxth	r2, r3
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8014bb8:	697b      	ldr	r3, [r7, #20]
 8014bba:	6858      	ldr	r0, [r3, #4]
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	685b      	ldr	r3, [r3, #4]
 8014bc0:	891a      	ldrh	r2, [r3, #8]
 8014bc2:	89bb      	ldrh	r3, [r7, #12]
 8014bc4:	1ad3      	subs	r3, r2, r3
 8014bc6:	b29b      	uxth	r3, r3
 8014bc8:	4619      	mov	r1, r3
 8014bca:	f7fb fba7 	bl	801031c <pbuf_realloc>
  useg->len -= remainder;
 8014bce:	697b      	ldr	r3, [r7, #20]
 8014bd0:	891a      	ldrh	r2, [r3, #8]
 8014bd2:	89bb      	ldrh	r3, [r7, #12]
 8014bd4:	1ad3      	subs	r3, r2, r3
 8014bd6:	b29a      	uxth	r2, r3
 8014bd8:	697b      	ldr	r3, [r7, #20]
 8014bda:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8014bdc:	697b      	ldr	r3, [r7, #20]
 8014bde:	68db      	ldr	r3, [r3, #12]
 8014be0:	899b      	ldrh	r3, [r3, #12]
 8014be2:	b29c      	uxth	r4, r3
 8014be4:	7efb      	ldrb	r3, [r7, #27]
 8014be6:	b29b      	uxth	r3, r3
 8014be8:	4618      	mov	r0, r3
 8014bea:	f7fa fa81 	bl	800f0f0 <lwip_htons>
 8014bee:	4603      	mov	r3, r0
 8014bf0:	461a      	mov	r2, r3
 8014bf2:	697b      	ldr	r3, [r7, #20]
 8014bf4:	68db      	ldr	r3, [r3, #12]
 8014bf6:	4322      	orrs	r2, r4
 8014bf8:	b292      	uxth	r2, r2
 8014bfa:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8014bfc:	697b      	ldr	r3, [r7, #20]
 8014bfe:	685b      	ldr	r3, [r3, #4]
 8014c00:	4618      	mov	r0, r3
 8014c02:	f7fb fd99 	bl	8010738 <pbuf_clen>
 8014c06:	4603      	mov	r3, r0
 8014c08:	461a      	mov	r2, r3
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014c10:	4413      	add	r3, r2
 8014c12:	b29a      	uxth	r2, r3
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014c1a:	69fb      	ldr	r3, [r7, #28]
 8014c1c:	685b      	ldr	r3, [r3, #4]
 8014c1e:	4618      	mov	r0, r3
 8014c20:	f7fb fd8a 	bl	8010738 <pbuf_clen>
 8014c24:	4603      	mov	r3, r0
 8014c26:	461a      	mov	r2, r3
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014c2e:	4413      	add	r3, r2
 8014c30:	b29a      	uxth	r2, r3
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8014c38:	697b      	ldr	r3, [r7, #20]
 8014c3a:	681a      	ldr	r2, [r3, #0]
 8014c3c:	69fb      	ldr	r3, [r7, #28]
 8014c3e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8014c40:	697b      	ldr	r3, [r7, #20]
 8014c42:	69fa      	ldr	r2, [r7, #28]
 8014c44:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8014c46:	69fb      	ldr	r3, [r7, #28]
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d103      	bne.n	8014c56 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	2200      	movs	r2, #0
 8014c52:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8014c56:	2300      	movs	r3, #0
 8014c58:	e016      	b.n	8014c88 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8014c5a:	bf00      	nop
 8014c5c:	e002      	b.n	8014c64 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014c5e:	bf00      	nop
 8014c60:	e000      	b.n	8014c64 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014c62:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8014c64:	69fb      	ldr	r3, [r7, #28]
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d006      	beq.n	8014c78 <tcp_split_unsent_seg+0x25c>
 8014c6a:	4b09      	ldr	r3, [pc, #36]	; (8014c90 <tcp_split_unsent_seg+0x274>)
 8014c6c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8014c70:	490d      	ldr	r1, [pc, #52]	; (8014ca8 <tcp_split_unsent_seg+0x28c>)
 8014c72:	4809      	ldr	r0, [pc, #36]	; (8014c98 <tcp_split_unsent_seg+0x27c>)
 8014c74:	f006 fd56 	bl	801b724 <iprintf>
  if (p != NULL) {
 8014c78:	693b      	ldr	r3, [r7, #16]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d002      	beq.n	8014c84 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8014c7e:	6938      	ldr	r0, [r7, #16]
 8014c80:	f7fb fcd2 	bl	8010628 <pbuf_free>
  }

  return ERR_MEM;
 8014c84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014c88:	4618      	mov	r0, r3
 8014c8a:	3724      	adds	r7, #36	; 0x24
 8014c8c:	46bd      	mov	sp, r7
 8014c8e:	bd90      	pop	{r4, r7, pc}
 8014c90:	08022524 	.word	0x08022524
 8014c94:	080228b8 	.word	0x080228b8
 8014c98:	08022578 	.word	0x08022578
 8014c9c:	080228dc 	.word	0x080228dc
 8014ca0:	08022900 	.word	0x08022900
 8014ca4:	08022910 	.word	0x08022910
 8014ca8:	08022920 	.word	0x08022920

08014cac <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8014cac:	b590      	push	{r4, r7, lr}
 8014cae:	b085      	sub	sp, #20
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d106      	bne.n	8014cc8 <tcp_send_fin+0x1c>
 8014cba:	4b21      	ldr	r3, [pc, #132]	; (8014d40 <tcp_send_fin+0x94>)
 8014cbc:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8014cc0:	4920      	ldr	r1, [pc, #128]	; (8014d44 <tcp_send_fin+0x98>)
 8014cc2:	4821      	ldr	r0, [pc, #132]	; (8014d48 <tcp_send_fin+0x9c>)
 8014cc4:	f006 fd2e 	bl	801b724 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	d02e      	beq.n	8014d2e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014cd4:	60fb      	str	r3, [r7, #12]
 8014cd6:	e002      	b.n	8014cde <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014cde:	68fb      	ldr	r3, [r7, #12]
 8014ce0:	681b      	ldr	r3, [r3, #0]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d1f8      	bne.n	8014cd8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	68db      	ldr	r3, [r3, #12]
 8014cea:	899b      	ldrh	r3, [r3, #12]
 8014cec:	b29b      	uxth	r3, r3
 8014cee:	4618      	mov	r0, r3
 8014cf0:	f7fa f9fe 	bl	800f0f0 <lwip_htons>
 8014cf4:	4603      	mov	r3, r0
 8014cf6:	b2db      	uxtb	r3, r3
 8014cf8:	f003 0307 	and.w	r3, r3, #7
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d116      	bne.n	8014d2e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	68db      	ldr	r3, [r3, #12]
 8014d04:	899b      	ldrh	r3, [r3, #12]
 8014d06:	b29c      	uxth	r4, r3
 8014d08:	2001      	movs	r0, #1
 8014d0a:	f7fa f9f1 	bl	800f0f0 <lwip_htons>
 8014d0e:	4603      	mov	r3, r0
 8014d10:	461a      	mov	r2, r3
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	68db      	ldr	r3, [r3, #12]
 8014d16:	4322      	orrs	r2, r4
 8014d18:	b292      	uxth	r2, r2
 8014d1a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	8b5b      	ldrh	r3, [r3, #26]
 8014d20:	f043 0320 	orr.w	r3, r3, #32
 8014d24:	b29a      	uxth	r2, r3
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8014d2a:	2300      	movs	r3, #0
 8014d2c:	e004      	b.n	8014d38 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8014d2e:	2101      	movs	r1, #1
 8014d30:	6878      	ldr	r0, [r7, #4]
 8014d32:	f000 f80b 	bl	8014d4c <tcp_enqueue_flags>
 8014d36:	4603      	mov	r3, r0
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3714      	adds	r7, #20
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd90      	pop	{r4, r7, pc}
 8014d40:	08022524 	.word	0x08022524
 8014d44:	0802292c 	.word	0x0802292c
 8014d48:	08022578 	.word	0x08022578

08014d4c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8014d4c:	b580      	push	{r7, lr}
 8014d4e:	b08a      	sub	sp, #40	; 0x28
 8014d50:	af02      	add	r7, sp, #8
 8014d52:	6078      	str	r0, [r7, #4]
 8014d54:	460b      	mov	r3, r1
 8014d56:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8014d58:	2300      	movs	r3, #0
 8014d5a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8014d5c:	2300      	movs	r3, #0
 8014d5e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8014d60:	78fb      	ldrb	r3, [r7, #3]
 8014d62:	f003 0303 	and.w	r3, r3, #3
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	d106      	bne.n	8014d78 <tcp_enqueue_flags+0x2c>
 8014d6a:	4b67      	ldr	r3, [pc, #412]	; (8014f08 <tcp_enqueue_flags+0x1bc>)
 8014d6c:	f240 4211 	movw	r2, #1041	; 0x411
 8014d70:	4966      	ldr	r1, [pc, #408]	; (8014f0c <tcp_enqueue_flags+0x1c0>)
 8014d72:	4867      	ldr	r0, [pc, #412]	; (8014f10 <tcp_enqueue_flags+0x1c4>)
 8014d74:	f006 fcd6 	bl	801b724 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d106      	bne.n	8014d8c <tcp_enqueue_flags+0x40>
 8014d7e:	4b62      	ldr	r3, [pc, #392]	; (8014f08 <tcp_enqueue_flags+0x1bc>)
 8014d80:	f240 4213 	movw	r2, #1043	; 0x413
 8014d84:	4963      	ldr	r1, [pc, #396]	; (8014f14 <tcp_enqueue_flags+0x1c8>)
 8014d86:	4862      	ldr	r0, [pc, #392]	; (8014f10 <tcp_enqueue_flags+0x1c4>)
 8014d88:	f006 fccc 	bl	801b724 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8014d8c:	78fb      	ldrb	r3, [r7, #3]
 8014d8e:	f003 0302 	and.w	r3, r3, #2
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d001      	beq.n	8014d9a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8014d96:	2301      	movs	r3, #1
 8014d98:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014d9a:	7ffb      	ldrb	r3, [r7, #31]
 8014d9c:	009b      	lsls	r3, r3, #2
 8014d9e:	b2db      	uxtb	r3, r3
 8014da0:	f003 0304 	and.w	r3, r3, #4
 8014da4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014da6:	7dfb      	ldrb	r3, [r7, #23]
 8014da8:	b29b      	uxth	r3, r3
 8014daa:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014dae:	4619      	mov	r1, r3
 8014db0:	2036      	movs	r0, #54	; 0x36
 8014db2:	f7fb f955 	bl	8010060 <pbuf_alloc>
 8014db6:	6138      	str	r0, [r7, #16]
 8014db8:	693b      	ldr	r3, [r7, #16]
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d109      	bne.n	8014dd2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	8b5b      	ldrh	r3, [r3, #26]
 8014dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014dc6:	b29a      	uxth	r2, r3
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8014dd0:	e095      	b.n	8014efe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8014dd2:	693b      	ldr	r3, [r7, #16]
 8014dd4:	895a      	ldrh	r2, [r3, #10]
 8014dd6:	7dfb      	ldrb	r3, [r7, #23]
 8014dd8:	b29b      	uxth	r3, r3
 8014dda:	429a      	cmp	r2, r3
 8014ddc:	d206      	bcs.n	8014dec <tcp_enqueue_flags+0xa0>
 8014dde:	4b4a      	ldr	r3, [pc, #296]	; (8014f08 <tcp_enqueue_flags+0x1bc>)
 8014de0:	f240 4239 	movw	r2, #1081	; 0x439
 8014de4:	494c      	ldr	r1, [pc, #304]	; (8014f18 <tcp_enqueue_flags+0x1cc>)
 8014de6:	484a      	ldr	r0, [pc, #296]	; (8014f10 <tcp_enqueue_flags+0x1c4>)
 8014de8:	f006 fc9c 	bl	801b724 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8014df0:	78fa      	ldrb	r2, [r7, #3]
 8014df2:	7ffb      	ldrb	r3, [r7, #31]
 8014df4:	9300      	str	r3, [sp, #0]
 8014df6:	460b      	mov	r3, r1
 8014df8:	6939      	ldr	r1, [r7, #16]
 8014dfa:	6878      	ldr	r0, [r7, #4]
 8014dfc:	f7ff fd70 	bl	80148e0 <tcp_create_segment>
 8014e00:	60f8      	str	r0, [r7, #12]
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d109      	bne.n	8014e1c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	8b5b      	ldrh	r3, [r3, #26]
 8014e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014e10:	b29a      	uxth	r2, r3
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014e16:	f04f 33ff 	mov.w	r3, #4294967295
 8014e1a:	e070      	b.n	8014efe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8014e1c:	68fb      	ldr	r3, [r7, #12]
 8014e1e:	68db      	ldr	r3, [r3, #12]
 8014e20:	f003 0303 	and.w	r3, r3, #3
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d006      	beq.n	8014e36 <tcp_enqueue_flags+0xea>
 8014e28:	4b37      	ldr	r3, [pc, #220]	; (8014f08 <tcp_enqueue_flags+0x1bc>)
 8014e2a:	f240 4242 	movw	r2, #1090	; 0x442
 8014e2e:	493b      	ldr	r1, [pc, #236]	; (8014f1c <tcp_enqueue_flags+0x1d0>)
 8014e30:	4837      	ldr	r0, [pc, #220]	; (8014f10 <tcp_enqueue_flags+0x1c4>)
 8014e32:	f006 fc77 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8014e36:	68fb      	ldr	r3, [r7, #12]
 8014e38:	891b      	ldrh	r3, [r3, #8]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d006      	beq.n	8014e4c <tcp_enqueue_flags+0x100>
 8014e3e:	4b32      	ldr	r3, [pc, #200]	; (8014f08 <tcp_enqueue_flags+0x1bc>)
 8014e40:	f240 4243 	movw	r2, #1091	; 0x443
 8014e44:	4936      	ldr	r1, [pc, #216]	; (8014f20 <tcp_enqueue_flags+0x1d4>)
 8014e46:	4832      	ldr	r0, [pc, #200]	; (8014f10 <tcp_enqueue_flags+0x1c4>)
 8014e48:	f006 fc6c 	bl	801b724 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d103      	bne.n	8014e5c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	68fa      	ldr	r2, [r7, #12]
 8014e58:	66da      	str	r2, [r3, #108]	; 0x6c
 8014e5a:	e00d      	b.n	8014e78 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014e60:	61bb      	str	r3, [r7, #24]
 8014e62:	e002      	b.n	8014e6a <tcp_enqueue_flags+0x11e>
 8014e64:	69bb      	ldr	r3, [r7, #24]
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	61bb      	str	r3, [r7, #24]
 8014e6a:	69bb      	ldr	r3, [r7, #24]
 8014e6c:	681b      	ldr	r3, [r3, #0]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d1f8      	bne.n	8014e64 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8014e72:	69bb      	ldr	r3, [r7, #24]
 8014e74:	68fa      	ldr	r2, [r7, #12]
 8014e76:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	2200      	movs	r2, #0
 8014e7c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8014e80:	78fb      	ldrb	r3, [r7, #3]
 8014e82:	f003 0302 	and.w	r3, r3, #2
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d104      	bne.n	8014e94 <tcp_enqueue_flags+0x148>
 8014e8a:	78fb      	ldrb	r3, [r7, #3]
 8014e8c:	f003 0301 	and.w	r3, r3, #1
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d004      	beq.n	8014e9e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8014e98:	1c5a      	adds	r2, r3, #1
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8014e9e:	78fb      	ldrb	r3, [r7, #3]
 8014ea0:	f003 0301 	and.w	r3, r3, #1
 8014ea4:	2b00      	cmp	r3, #0
 8014ea6:	d006      	beq.n	8014eb6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	8b5b      	ldrh	r3, [r3, #26]
 8014eac:	f043 0320 	orr.w	r3, r3, #32
 8014eb0:	b29a      	uxth	r2, r3
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	685b      	ldr	r3, [r3, #4]
 8014eba:	4618      	mov	r0, r3
 8014ebc:	f7fb fc3c 	bl	8010738 <pbuf_clen>
 8014ec0:	4603      	mov	r3, r0
 8014ec2:	461a      	mov	r2, r3
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014eca:	4413      	add	r3, r2
 8014ecc:	b29a      	uxth	r2, r3
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d00e      	beq.n	8014efc <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d10a      	bne.n	8014efc <tcp_enqueue_flags+0x1b0>
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d106      	bne.n	8014efc <tcp_enqueue_flags+0x1b0>
 8014eee:	4b06      	ldr	r3, [pc, #24]	; (8014f08 <tcp_enqueue_flags+0x1bc>)
 8014ef0:	f240 4265 	movw	r2, #1125	; 0x465
 8014ef4:	490b      	ldr	r1, [pc, #44]	; (8014f24 <tcp_enqueue_flags+0x1d8>)
 8014ef6:	4806      	ldr	r0, [pc, #24]	; (8014f10 <tcp_enqueue_flags+0x1c4>)
 8014ef8:	f006 fc14 	bl	801b724 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8014efc:	2300      	movs	r3, #0
}
 8014efe:	4618      	mov	r0, r3
 8014f00:	3720      	adds	r7, #32
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}
 8014f06:	bf00      	nop
 8014f08:	08022524 	.word	0x08022524
 8014f0c:	08022948 	.word	0x08022948
 8014f10:	08022578 	.word	0x08022578
 8014f14:	080229a0 	.word	0x080229a0
 8014f18:	080229c0 	.word	0x080229c0
 8014f1c:	080229fc 	.word	0x080229fc
 8014f20:	08022a14 	.word	0x08022a14
 8014f24:	08022a40 	.word	0x08022a40

08014f28 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8014f28:	b5b0      	push	{r4, r5, r7, lr}
 8014f2a:	b08a      	sub	sp, #40	; 0x28
 8014f2c:	af00      	add	r7, sp, #0
 8014f2e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d106      	bne.n	8014f44 <tcp_output+0x1c>
 8014f36:	4b9e      	ldr	r3, [pc, #632]	; (80151b0 <tcp_output+0x288>)
 8014f38:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8014f3c:	499d      	ldr	r1, [pc, #628]	; (80151b4 <tcp_output+0x28c>)
 8014f3e:	489e      	ldr	r0, [pc, #632]	; (80151b8 <tcp_output+0x290>)
 8014f40:	f006 fbf0 	bl	801b724 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	7d1b      	ldrb	r3, [r3, #20]
 8014f48:	2b01      	cmp	r3, #1
 8014f4a:	d106      	bne.n	8014f5a <tcp_output+0x32>
 8014f4c:	4b98      	ldr	r3, [pc, #608]	; (80151b0 <tcp_output+0x288>)
 8014f4e:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8014f52:	499a      	ldr	r1, [pc, #616]	; (80151bc <tcp_output+0x294>)
 8014f54:	4898      	ldr	r0, [pc, #608]	; (80151b8 <tcp_output+0x290>)
 8014f56:	f006 fbe5 	bl	801b724 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8014f5a:	4b99      	ldr	r3, [pc, #612]	; (80151c0 <tcp_output+0x298>)
 8014f5c:	681b      	ldr	r3, [r3, #0]
 8014f5e:	687a      	ldr	r2, [r7, #4]
 8014f60:	429a      	cmp	r2, r3
 8014f62:	d101      	bne.n	8014f68 <tcp_output+0x40>
    return ERR_OK;
 8014f64:	2300      	movs	r3, #0
 8014f66:	e1ce      	b.n	8015306 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014f74:	4293      	cmp	r3, r2
 8014f76:	bf28      	it	cs
 8014f78:	4613      	movcs	r3, r2
 8014f7a:	b29b      	uxth	r3, r3
 8014f7c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f82:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8014f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d10b      	bne.n	8014fa2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	8b5b      	ldrh	r3, [r3, #26]
 8014f8e:	f003 0302 	and.w	r3, r3, #2
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	f000 81aa 	beq.w	80152ec <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8014f98:	6878      	ldr	r0, [r7, #4]
 8014f9a:	f000 fdc9 	bl	8015b30 <tcp_send_empty_ack>
 8014f9e:	4603      	mov	r3, r0
 8014fa0:	e1b1      	b.n	8015306 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8014fa2:	6879      	ldr	r1, [r7, #4]
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	3304      	adds	r3, #4
 8014fa8:	461a      	mov	r2, r3
 8014faa:	6878      	ldr	r0, [r7, #4]
 8014fac:	f7ff fc7c 	bl	80148a8 <tcp_route>
 8014fb0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8014fb2:	697b      	ldr	r3, [r7, #20]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d102      	bne.n	8014fbe <tcp_output+0x96>
    return ERR_RTE;
 8014fb8:	f06f 0303 	mvn.w	r3, #3
 8014fbc:	e1a3      	b.n	8015306 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d003      	beq.n	8014fcc <tcp_output+0xa4>
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	681b      	ldr	r3, [r3, #0]
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d111      	bne.n	8014ff0 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8014fcc:	697b      	ldr	r3, [r7, #20]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d002      	beq.n	8014fd8 <tcp_output+0xb0>
 8014fd2:	697b      	ldr	r3, [r7, #20]
 8014fd4:	3304      	adds	r3, #4
 8014fd6:	e000      	b.n	8014fda <tcp_output+0xb2>
 8014fd8:	2300      	movs	r3, #0
 8014fda:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8014fdc:	693b      	ldr	r3, [r7, #16]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	d102      	bne.n	8014fe8 <tcp_output+0xc0>
      return ERR_RTE;
 8014fe2:	f06f 0303 	mvn.w	r3, #3
 8014fe6:	e18e      	b.n	8015306 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8014fe8:	693b      	ldr	r3, [r7, #16]
 8014fea:	681a      	ldr	r2, [r3, #0]
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8014ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ff2:	68db      	ldr	r3, [r3, #12]
 8014ff4:	685b      	ldr	r3, [r3, #4]
 8014ff6:	4618      	mov	r0, r3
 8014ff8:	f7fa f88f 	bl	800f11a <lwip_htonl>
 8014ffc:	4602      	mov	r2, r0
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015002:	1ad3      	subs	r3, r2, r3
 8015004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015006:	8912      	ldrh	r2, [r2, #8]
 8015008:	4413      	add	r3, r2
 801500a:	69ba      	ldr	r2, [r7, #24]
 801500c:	429a      	cmp	r2, r3
 801500e:	d227      	bcs.n	8015060 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015016:	461a      	mov	r2, r3
 8015018:	69bb      	ldr	r3, [r7, #24]
 801501a:	4293      	cmp	r3, r2
 801501c:	d114      	bne.n	8015048 <tcp_output+0x120>
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015022:	2b00      	cmp	r3, #0
 8015024:	d110      	bne.n	8015048 <tcp_output+0x120>
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801502c:	2b00      	cmp	r3, #0
 801502e:	d10b      	bne.n	8015048 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	2200      	movs	r2, #0
 8015034:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	2201      	movs	r2, #1
 801503c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	2200      	movs	r2, #0
 8015044:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	8b5b      	ldrh	r3, [r3, #26]
 801504c:	f003 0302 	and.w	r3, r3, #2
 8015050:	2b00      	cmp	r3, #0
 8015052:	f000 814d 	beq.w	80152f0 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015056:	6878      	ldr	r0, [r7, #4]
 8015058:	f000 fd6a 	bl	8015b30 <tcp_send_empty_ack>
 801505c:	4603      	mov	r3, r0
 801505e:	e152      	b.n	8015306 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	2200      	movs	r2, #0
 8015064:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801506c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801506e:	6a3b      	ldr	r3, [r7, #32]
 8015070:	2b00      	cmp	r3, #0
 8015072:	f000 811c 	beq.w	80152ae <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015076:	e002      	b.n	801507e <tcp_output+0x156>
 8015078:	6a3b      	ldr	r3, [r7, #32]
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	623b      	str	r3, [r7, #32]
 801507e:	6a3b      	ldr	r3, [r7, #32]
 8015080:	681b      	ldr	r3, [r3, #0]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d1f8      	bne.n	8015078 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015086:	e112      	b.n	80152ae <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801508a:	68db      	ldr	r3, [r3, #12]
 801508c:	899b      	ldrh	r3, [r3, #12]
 801508e:	b29b      	uxth	r3, r3
 8015090:	4618      	mov	r0, r3
 8015092:	f7fa f82d 	bl	800f0f0 <lwip_htons>
 8015096:	4603      	mov	r3, r0
 8015098:	b2db      	uxtb	r3, r3
 801509a:	f003 0304 	and.w	r3, r3, #4
 801509e:	2b00      	cmp	r3, #0
 80150a0:	d006      	beq.n	80150b0 <tcp_output+0x188>
 80150a2:	4b43      	ldr	r3, [pc, #268]	; (80151b0 <tcp_output+0x288>)
 80150a4:	f240 5236 	movw	r2, #1334	; 0x536
 80150a8:	4946      	ldr	r1, [pc, #280]	; (80151c4 <tcp_output+0x29c>)
 80150aa:	4843      	ldr	r0, [pc, #268]	; (80151b8 <tcp_output+0x290>)
 80150ac:	f006 fb3a 	bl	801b724 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d01f      	beq.n	80150f8 <tcp_output+0x1d0>
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	8b5b      	ldrh	r3, [r3, #26]
 80150bc:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d119      	bne.n	80150f8 <tcp_output+0x1d0>
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d00b      	beq.n	80150e4 <tcp_output+0x1bc>
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	2b00      	cmp	r3, #0
 80150d4:	d110      	bne.n	80150f8 <tcp_output+0x1d0>
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150da:	891a      	ldrh	r2, [r3, #8]
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80150e0:	429a      	cmp	r2, r3
 80150e2:	d209      	bcs.n	80150f8 <tcp_output+0x1d0>
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	d004      	beq.n	80150f8 <tcp_output+0x1d0>
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80150f4:	2b0f      	cmp	r3, #15
 80150f6:	d901      	bls.n	80150fc <tcp_output+0x1d4>
 80150f8:	2301      	movs	r3, #1
 80150fa:	e000      	b.n	80150fe <tcp_output+0x1d6>
 80150fc:	2300      	movs	r3, #0
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d106      	bne.n	8015110 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	8b5b      	ldrh	r3, [r3, #26]
 8015106:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801510a:	2b00      	cmp	r3, #0
 801510c:	f000 80e4 	beq.w	80152d8 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	7d1b      	ldrb	r3, [r3, #20]
 8015114:	2b02      	cmp	r3, #2
 8015116:	d00d      	beq.n	8015134 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801511a:	68db      	ldr	r3, [r3, #12]
 801511c:	899b      	ldrh	r3, [r3, #12]
 801511e:	b29c      	uxth	r4, r3
 8015120:	2010      	movs	r0, #16
 8015122:	f7f9 ffe5 	bl	800f0f0 <lwip_htons>
 8015126:	4603      	mov	r3, r0
 8015128:	461a      	mov	r2, r3
 801512a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801512c:	68db      	ldr	r3, [r3, #12]
 801512e:	4322      	orrs	r2, r4
 8015130:	b292      	uxth	r2, r2
 8015132:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015134:	697a      	ldr	r2, [r7, #20]
 8015136:	6879      	ldr	r1, [r7, #4]
 8015138:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801513a:	f000 f909 	bl	8015350 <tcp_output_segment>
 801513e:	4603      	mov	r3, r0
 8015140:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015146:	2b00      	cmp	r3, #0
 8015148:	d009      	beq.n	801515e <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	8b5b      	ldrh	r3, [r3, #26]
 801514e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015152:	b29a      	uxth	r2, r3
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	835a      	strh	r2, [r3, #26]
      return err;
 8015158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801515c:	e0d3      	b.n	8015306 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801515e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015160:	681a      	ldr	r2, [r3, #0]
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	7d1b      	ldrb	r3, [r3, #20]
 801516a:	2b02      	cmp	r3, #2
 801516c:	d006      	beq.n	801517c <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	8b5b      	ldrh	r3, [r3, #26]
 8015172:	f023 0303 	bic.w	r3, r3, #3
 8015176:	b29a      	uxth	r2, r3
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801517e:	68db      	ldr	r3, [r3, #12]
 8015180:	685b      	ldr	r3, [r3, #4]
 8015182:	4618      	mov	r0, r3
 8015184:	f7f9 ffc9 	bl	800f11a <lwip_htonl>
 8015188:	4604      	mov	r4, r0
 801518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801518c:	891b      	ldrh	r3, [r3, #8]
 801518e:	461d      	mov	r5, r3
 8015190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015192:	68db      	ldr	r3, [r3, #12]
 8015194:	899b      	ldrh	r3, [r3, #12]
 8015196:	b29b      	uxth	r3, r3
 8015198:	4618      	mov	r0, r3
 801519a:	f7f9 ffa9 	bl	800f0f0 <lwip_htons>
 801519e:	4603      	mov	r3, r0
 80151a0:	b2db      	uxtb	r3, r3
 80151a2:	f003 0303 	and.w	r3, r3, #3
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d00e      	beq.n	80151c8 <tcp_output+0x2a0>
 80151aa:	2301      	movs	r3, #1
 80151ac:	e00d      	b.n	80151ca <tcp_output+0x2a2>
 80151ae:	bf00      	nop
 80151b0:	08022524 	.word	0x08022524
 80151b4:	08022a68 	.word	0x08022a68
 80151b8:	08022578 	.word	0x08022578
 80151bc:	08022a80 	.word	0x08022a80
 80151c0:	20007858 	.word	0x20007858
 80151c4:	08022aa8 	.word	0x08022aa8
 80151c8:	2300      	movs	r3, #0
 80151ca:	442b      	add	r3, r5
 80151cc:	4423      	add	r3, r4
 80151ce:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80151d4:	68bb      	ldr	r3, [r7, #8]
 80151d6:	1ad3      	subs	r3, r2, r3
 80151d8:	2b00      	cmp	r3, #0
 80151da:	da02      	bge.n	80151e2 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	68ba      	ldr	r2, [r7, #8]
 80151e0:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80151e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151e4:	891b      	ldrh	r3, [r3, #8]
 80151e6:	461c      	mov	r4, r3
 80151e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151ea:	68db      	ldr	r3, [r3, #12]
 80151ec:	899b      	ldrh	r3, [r3, #12]
 80151ee:	b29b      	uxth	r3, r3
 80151f0:	4618      	mov	r0, r3
 80151f2:	f7f9 ff7d 	bl	800f0f0 <lwip_htons>
 80151f6:	4603      	mov	r3, r0
 80151f8:	b2db      	uxtb	r3, r3
 80151fa:	f003 0303 	and.w	r3, r3, #3
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d001      	beq.n	8015206 <tcp_output+0x2de>
 8015202:	2301      	movs	r3, #1
 8015204:	e000      	b.n	8015208 <tcp_output+0x2e0>
 8015206:	2300      	movs	r3, #0
 8015208:	4423      	add	r3, r4
 801520a:	2b00      	cmp	r3, #0
 801520c:	d049      	beq.n	80152a2 <tcp_output+0x37a>
      seg->next = NULL;
 801520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015210:	2200      	movs	r2, #0
 8015212:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015218:	2b00      	cmp	r3, #0
 801521a:	d105      	bne.n	8015228 <tcp_output+0x300>
        pcb->unacked = seg;
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015220:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8015222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015224:	623b      	str	r3, [r7, #32]
 8015226:	e03f      	b.n	80152a8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801522a:	68db      	ldr	r3, [r3, #12]
 801522c:	685b      	ldr	r3, [r3, #4]
 801522e:	4618      	mov	r0, r3
 8015230:	f7f9 ff73 	bl	800f11a <lwip_htonl>
 8015234:	4604      	mov	r4, r0
 8015236:	6a3b      	ldr	r3, [r7, #32]
 8015238:	68db      	ldr	r3, [r3, #12]
 801523a:	685b      	ldr	r3, [r3, #4]
 801523c:	4618      	mov	r0, r3
 801523e:	f7f9 ff6c 	bl	800f11a <lwip_htonl>
 8015242:	4603      	mov	r3, r0
 8015244:	1ae3      	subs	r3, r4, r3
 8015246:	2b00      	cmp	r3, #0
 8015248:	da24      	bge.n	8015294 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	3370      	adds	r3, #112	; 0x70
 801524e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015250:	e002      	b.n	8015258 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015252:	69fb      	ldr	r3, [r7, #28]
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015258:	69fb      	ldr	r3, [r7, #28]
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	2b00      	cmp	r3, #0
 801525e:	d011      	beq.n	8015284 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015260:	69fb      	ldr	r3, [r7, #28]
 8015262:	681b      	ldr	r3, [r3, #0]
 8015264:	68db      	ldr	r3, [r3, #12]
 8015266:	685b      	ldr	r3, [r3, #4]
 8015268:	4618      	mov	r0, r3
 801526a:	f7f9 ff56 	bl	800f11a <lwip_htonl>
 801526e:	4604      	mov	r4, r0
 8015270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015272:	68db      	ldr	r3, [r3, #12]
 8015274:	685b      	ldr	r3, [r3, #4]
 8015276:	4618      	mov	r0, r3
 8015278:	f7f9 ff4f 	bl	800f11a <lwip_htonl>
 801527c:	4603      	mov	r3, r0
 801527e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015280:	2b00      	cmp	r3, #0
 8015282:	dbe6      	blt.n	8015252 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8015284:	69fb      	ldr	r3, [r7, #28]
 8015286:	681a      	ldr	r2, [r3, #0]
 8015288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801528a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801528c:	69fb      	ldr	r3, [r7, #28]
 801528e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015290:	601a      	str	r2, [r3, #0]
 8015292:	e009      	b.n	80152a8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015294:	6a3b      	ldr	r3, [r7, #32]
 8015296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015298:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801529a:	6a3b      	ldr	r3, [r7, #32]
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	623b      	str	r3, [r7, #32]
 80152a0:	e002      	b.n	80152a8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80152a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80152a4:	f7fc fc43 	bl	8011b2e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152ac:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80152ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d012      	beq.n	80152da <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80152b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152b6:	68db      	ldr	r3, [r3, #12]
 80152b8:	685b      	ldr	r3, [r3, #4]
 80152ba:	4618      	mov	r0, r3
 80152bc:	f7f9 ff2d 	bl	800f11a <lwip_htonl>
 80152c0:	4602      	mov	r2, r0
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80152c6:	1ad3      	subs	r3, r2, r3
 80152c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80152ca:	8912      	ldrh	r2, [r2, #8]
 80152cc:	4413      	add	r3, r2
  while (seg != NULL &&
 80152ce:	69ba      	ldr	r2, [r7, #24]
 80152d0:	429a      	cmp	r2, r3
 80152d2:	f4bf aed9 	bcs.w	8015088 <tcp_output+0x160>
 80152d6:	e000      	b.n	80152da <tcp_output+0x3b2>
      break;
 80152d8:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d108      	bne.n	80152f4 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	2200      	movs	r2, #0
 80152e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80152ea:	e004      	b.n	80152f6 <tcp_output+0x3ce>
    goto output_done;
 80152ec:	bf00      	nop
 80152ee:	e002      	b.n	80152f6 <tcp_output+0x3ce>
    goto output_done;
 80152f0:	bf00      	nop
 80152f2:	e000      	b.n	80152f6 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80152f4:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	8b5b      	ldrh	r3, [r3, #26]
 80152fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80152fe:	b29a      	uxth	r2, r3
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015304:	2300      	movs	r3, #0
}
 8015306:	4618      	mov	r0, r3
 8015308:	3728      	adds	r7, #40	; 0x28
 801530a:	46bd      	mov	sp, r7
 801530c:	bdb0      	pop	{r4, r5, r7, pc}
 801530e:	bf00      	nop

08015310 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015310:	b580      	push	{r7, lr}
 8015312:	b082      	sub	sp, #8
 8015314:	af00      	add	r7, sp, #0
 8015316:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d106      	bne.n	801532c <tcp_output_segment_busy+0x1c>
 801531e:	4b09      	ldr	r3, [pc, #36]	; (8015344 <tcp_output_segment_busy+0x34>)
 8015320:	f240 529a 	movw	r2, #1434	; 0x59a
 8015324:	4908      	ldr	r1, [pc, #32]	; (8015348 <tcp_output_segment_busy+0x38>)
 8015326:	4809      	ldr	r0, [pc, #36]	; (801534c <tcp_output_segment_busy+0x3c>)
 8015328:	f006 f9fc 	bl	801b724 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	685b      	ldr	r3, [r3, #4]
 8015330:	7b9b      	ldrb	r3, [r3, #14]
 8015332:	2b01      	cmp	r3, #1
 8015334:	d001      	beq.n	801533a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015336:	2301      	movs	r3, #1
 8015338:	e000      	b.n	801533c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801533a:	2300      	movs	r3, #0
}
 801533c:	4618      	mov	r0, r3
 801533e:	3708      	adds	r7, #8
 8015340:	46bd      	mov	sp, r7
 8015342:	bd80      	pop	{r7, pc}
 8015344:	08022524 	.word	0x08022524
 8015348:	08022ac0 	.word	0x08022ac0
 801534c:	08022578 	.word	0x08022578

08015350 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015350:	b5b0      	push	{r4, r5, r7, lr}
 8015352:	b08c      	sub	sp, #48	; 0x30
 8015354:	af04      	add	r7, sp, #16
 8015356:	60f8      	str	r0, [r7, #12]
 8015358:	60b9      	str	r1, [r7, #8]
 801535a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801535c:	68fb      	ldr	r3, [r7, #12]
 801535e:	2b00      	cmp	r3, #0
 8015360:	d106      	bne.n	8015370 <tcp_output_segment+0x20>
 8015362:	4b63      	ldr	r3, [pc, #396]	; (80154f0 <tcp_output_segment+0x1a0>)
 8015364:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015368:	4962      	ldr	r1, [pc, #392]	; (80154f4 <tcp_output_segment+0x1a4>)
 801536a:	4863      	ldr	r0, [pc, #396]	; (80154f8 <tcp_output_segment+0x1a8>)
 801536c:	f006 f9da 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015370:	68bb      	ldr	r3, [r7, #8]
 8015372:	2b00      	cmp	r3, #0
 8015374:	d106      	bne.n	8015384 <tcp_output_segment+0x34>
 8015376:	4b5e      	ldr	r3, [pc, #376]	; (80154f0 <tcp_output_segment+0x1a0>)
 8015378:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801537c:	495f      	ldr	r1, [pc, #380]	; (80154fc <tcp_output_segment+0x1ac>)
 801537e:	485e      	ldr	r0, [pc, #376]	; (80154f8 <tcp_output_segment+0x1a8>)
 8015380:	f006 f9d0 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	2b00      	cmp	r3, #0
 8015388:	d106      	bne.n	8015398 <tcp_output_segment+0x48>
 801538a:	4b59      	ldr	r3, [pc, #356]	; (80154f0 <tcp_output_segment+0x1a0>)
 801538c:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8015390:	495b      	ldr	r1, [pc, #364]	; (8015500 <tcp_output_segment+0x1b0>)
 8015392:	4859      	ldr	r0, [pc, #356]	; (80154f8 <tcp_output_segment+0x1a8>)
 8015394:	f006 f9c6 	bl	801b724 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015398:	68f8      	ldr	r0, [r7, #12]
 801539a:	f7ff ffb9 	bl	8015310 <tcp_output_segment_busy>
 801539e:	4603      	mov	r3, r0
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	d001      	beq.n	80153a8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80153a4:	2300      	movs	r3, #0
 80153a6:	e09f      	b.n	80154e8 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80153a8:	68bb      	ldr	r3, [r7, #8]
 80153aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80153ac:	68fb      	ldr	r3, [r7, #12]
 80153ae:	68dc      	ldr	r4, [r3, #12]
 80153b0:	4610      	mov	r0, r2
 80153b2:	f7f9 feb2 	bl	800f11a <lwip_htonl>
 80153b6:	4603      	mov	r3, r0
 80153b8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80153ba:	68bb      	ldr	r3, [r7, #8]
 80153bc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80153be:	68fb      	ldr	r3, [r7, #12]
 80153c0:	68dc      	ldr	r4, [r3, #12]
 80153c2:	4610      	mov	r0, r2
 80153c4:	f7f9 fe94 	bl	800f0f0 <lwip_htons>
 80153c8:	4603      	mov	r3, r0
 80153ca:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80153cc:	68bb      	ldr	r3, [r7, #8]
 80153ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80153d0:	68ba      	ldr	r2, [r7, #8]
 80153d2:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80153d4:	441a      	add	r2, r3
 80153d6:	68bb      	ldr	r3, [r7, #8]
 80153d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	68db      	ldr	r3, [r3, #12]
 80153de:	3314      	adds	r3, #20
 80153e0:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80153e2:	68fb      	ldr	r3, [r7, #12]
 80153e4:	7a9b      	ldrb	r3, [r3, #10]
 80153e6:	f003 0301 	and.w	r3, r3, #1
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d015      	beq.n	801541a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80153ee:	68bb      	ldr	r3, [r7, #8]
 80153f0:	3304      	adds	r3, #4
 80153f2:	461a      	mov	r2, r3
 80153f4:	6879      	ldr	r1, [r7, #4]
 80153f6:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 80153fa:	f7fc fe8f 	bl	801211c <tcp_eff_send_mss_netif>
 80153fe:	4603      	mov	r3, r0
 8015400:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015402:	8b7b      	ldrh	r3, [r7, #26]
 8015404:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015408:	4618      	mov	r0, r3
 801540a:	f7f9 fe86 	bl	800f11a <lwip_htonl>
 801540e:	4602      	mov	r2, r0
 8015410:	69fb      	ldr	r3, [r7, #28]
 8015412:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015414:	69fb      	ldr	r3, [r7, #28]
 8015416:	3304      	adds	r3, #4
 8015418:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801541a:	68bb      	ldr	r3, [r7, #8]
 801541c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015420:	2b00      	cmp	r3, #0
 8015422:	da02      	bge.n	801542a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015424:	68bb      	ldr	r3, [r7, #8]
 8015426:	2200      	movs	r2, #0
 8015428:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801542a:	68bb      	ldr	r3, [r7, #8]
 801542c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801542e:	2b00      	cmp	r3, #0
 8015430:	d10c      	bne.n	801544c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015432:	4b34      	ldr	r3, [pc, #208]	; (8015504 <tcp_output_segment+0x1b4>)
 8015434:	681a      	ldr	r2, [r3, #0]
 8015436:	68bb      	ldr	r3, [r7, #8]
 8015438:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801543a:	68fb      	ldr	r3, [r7, #12]
 801543c:	68db      	ldr	r3, [r3, #12]
 801543e:	685b      	ldr	r3, [r3, #4]
 8015440:	4618      	mov	r0, r3
 8015442:	f7f9 fe6a 	bl	800f11a <lwip_htonl>
 8015446:	4602      	mov	r2, r0
 8015448:	68bb      	ldr	r3, [r7, #8]
 801544a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801544c:	68fb      	ldr	r3, [r7, #12]
 801544e:	68da      	ldr	r2, [r3, #12]
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	685b      	ldr	r3, [r3, #4]
 8015454:	685b      	ldr	r3, [r3, #4]
 8015456:	1ad3      	subs	r3, r2, r3
 8015458:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	685b      	ldr	r3, [r3, #4]
 801545e:	8959      	ldrh	r1, [r3, #10]
 8015460:	68fb      	ldr	r3, [r7, #12]
 8015462:	685b      	ldr	r3, [r3, #4]
 8015464:	8b3a      	ldrh	r2, [r7, #24]
 8015466:	1a8a      	subs	r2, r1, r2
 8015468:	b292      	uxth	r2, r2
 801546a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801546c:	68fb      	ldr	r3, [r7, #12]
 801546e:	685b      	ldr	r3, [r3, #4]
 8015470:	8919      	ldrh	r1, [r3, #8]
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	685b      	ldr	r3, [r3, #4]
 8015476:	8b3a      	ldrh	r2, [r7, #24]
 8015478:	1a8a      	subs	r2, r1, r2
 801547a:	b292      	uxth	r2, r2
 801547c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801547e:	68fb      	ldr	r3, [r7, #12]
 8015480:	685b      	ldr	r3, [r3, #4]
 8015482:	68fa      	ldr	r2, [r7, #12]
 8015484:	68d2      	ldr	r2, [r2, #12]
 8015486:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015488:	68fb      	ldr	r3, [r7, #12]
 801548a:	68db      	ldr	r3, [r3, #12]
 801548c:	2200      	movs	r2, #0
 801548e:	741a      	strb	r2, [r3, #16]
 8015490:	2200      	movs	r2, #0
 8015492:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015494:	68fb      	ldr	r3, [r7, #12]
 8015496:	68db      	ldr	r3, [r3, #12]
 8015498:	f103 0214 	add.w	r2, r3, #20
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	7a9b      	ldrb	r3, [r3, #10]
 80154a0:	009b      	lsls	r3, r3, #2
 80154a2:	f003 0304 	and.w	r3, r3, #4
 80154a6:	4413      	add	r3, r2
 80154a8:	69fa      	ldr	r2, [r7, #28]
 80154aa:	429a      	cmp	r2, r3
 80154ac:	d006      	beq.n	80154bc <tcp_output_segment+0x16c>
 80154ae:	4b10      	ldr	r3, [pc, #64]	; (80154f0 <tcp_output_segment+0x1a0>)
 80154b0:	f240 621c 	movw	r2, #1564	; 0x61c
 80154b4:	4914      	ldr	r1, [pc, #80]	; (8015508 <tcp_output_segment+0x1b8>)
 80154b6:	4810      	ldr	r0, [pc, #64]	; (80154f8 <tcp_output_segment+0x1a8>)
 80154b8:	f006 f934 	bl	801b724 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	6858      	ldr	r0, [r3, #4]
 80154c0:	68b9      	ldr	r1, [r7, #8]
 80154c2:	68bb      	ldr	r3, [r7, #8]
 80154c4:	1d1c      	adds	r4, r3, #4
 80154c6:	68bb      	ldr	r3, [r7, #8]
 80154c8:	7add      	ldrb	r5, [r3, #11]
 80154ca:	68bb      	ldr	r3, [r7, #8]
 80154cc:	7a9b      	ldrb	r3, [r3, #10]
 80154ce:	687a      	ldr	r2, [r7, #4]
 80154d0:	9202      	str	r2, [sp, #8]
 80154d2:	2206      	movs	r2, #6
 80154d4:	9201      	str	r2, [sp, #4]
 80154d6:	9300      	str	r3, [sp, #0]
 80154d8:	462b      	mov	r3, r5
 80154da:	4622      	mov	r2, r4
 80154dc:	f004 fb6c 	bl	8019bb8 <ip4_output_if>
 80154e0:	4603      	mov	r3, r0
 80154e2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80154e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80154e8:	4618      	mov	r0, r3
 80154ea:	3720      	adds	r7, #32
 80154ec:	46bd      	mov	sp, r7
 80154ee:	bdb0      	pop	{r4, r5, r7, pc}
 80154f0:	08022524 	.word	0x08022524
 80154f4:	08022ae8 	.word	0x08022ae8
 80154f8:	08022578 	.word	0x08022578
 80154fc:	08022b08 	.word	0x08022b08
 8015500:	08022b28 	.word	0x08022b28
 8015504:	20007848 	.word	0x20007848
 8015508:	08022b4c 	.word	0x08022b4c

0801550c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801550c:	b5b0      	push	{r4, r5, r7, lr}
 801550e:	b084      	sub	sp, #16
 8015510:	af00      	add	r7, sp, #0
 8015512:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d106      	bne.n	8015528 <tcp_rexmit_rto_prepare+0x1c>
 801551a:	4b31      	ldr	r3, [pc, #196]	; (80155e0 <tcp_rexmit_rto_prepare+0xd4>)
 801551c:	f240 6263 	movw	r2, #1635	; 0x663
 8015520:	4930      	ldr	r1, [pc, #192]	; (80155e4 <tcp_rexmit_rto_prepare+0xd8>)
 8015522:	4831      	ldr	r0, [pc, #196]	; (80155e8 <tcp_rexmit_rto_prepare+0xdc>)
 8015524:	f006 f8fe 	bl	801b724 <iprintf>

  if (pcb->unacked == NULL) {
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801552c:	2b00      	cmp	r3, #0
 801552e:	d102      	bne.n	8015536 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015530:	f06f 0305 	mvn.w	r3, #5
 8015534:	e050      	b.n	80155d8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801553a:	60fb      	str	r3, [r7, #12]
 801553c:	e00b      	b.n	8015556 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801553e:	68f8      	ldr	r0, [r7, #12]
 8015540:	f7ff fee6 	bl	8015310 <tcp_output_segment_busy>
 8015544:	4603      	mov	r3, r0
 8015546:	2b00      	cmp	r3, #0
 8015548:	d002      	beq.n	8015550 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801554a:	f06f 0305 	mvn.w	r3, #5
 801554e:	e043      	b.n	80155d8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015550:	68fb      	ldr	r3, [r7, #12]
 8015552:	681b      	ldr	r3, [r3, #0]
 8015554:	60fb      	str	r3, [r7, #12]
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	681b      	ldr	r3, [r3, #0]
 801555a:	2b00      	cmp	r3, #0
 801555c:	d1ef      	bne.n	801553e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801555e:	68f8      	ldr	r0, [r7, #12]
 8015560:	f7ff fed6 	bl	8015310 <tcp_output_segment_busy>
 8015564:	4603      	mov	r3, r0
 8015566:	2b00      	cmp	r3, #0
 8015568:	d002      	beq.n	8015570 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801556a:	f06f 0305 	mvn.w	r3, #5
 801556e:	e033      	b.n	80155d8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	2200      	movs	r2, #0
 8015584:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	8b5b      	ldrh	r3, [r3, #26]
 801558a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801558e:	b29a      	uxth	r2, r3
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015594:	68fb      	ldr	r3, [r7, #12]
 8015596:	68db      	ldr	r3, [r3, #12]
 8015598:	685b      	ldr	r3, [r3, #4]
 801559a:	4618      	mov	r0, r3
 801559c:	f7f9 fdbd 	bl	800f11a <lwip_htonl>
 80155a0:	4604      	mov	r4, r0
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	891b      	ldrh	r3, [r3, #8]
 80155a6:	461d      	mov	r5, r3
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	68db      	ldr	r3, [r3, #12]
 80155ac:	899b      	ldrh	r3, [r3, #12]
 80155ae:	b29b      	uxth	r3, r3
 80155b0:	4618      	mov	r0, r3
 80155b2:	f7f9 fd9d 	bl	800f0f0 <lwip_htons>
 80155b6:	4603      	mov	r3, r0
 80155b8:	b2db      	uxtb	r3, r3
 80155ba:	f003 0303 	and.w	r3, r3, #3
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d001      	beq.n	80155c6 <tcp_rexmit_rto_prepare+0xba>
 80155c2:	2301      	movs	r3, #1
 80155c4:	e000      	b.n	80155c8 <tcp_rexmit_rto_prepare+0xbc>
 80155c6:	2300      	movs	r3, #0
 80155c8:	442b      	add	r3, r5
 80155ca:	18e2      	adds	r2, r4, r3
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	2200      	movs	r2, #0
 80155d4:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80155d6:	2300      	movs	r3, #0
}
 80155d8:	4618      	mov	r0, r3
 80155da:	3710      	adds	r7, #16
 80155dc:	46bd      	mov	sp, r7
 80155de:	bdb0      	pop	{r4, r5, r7, pc}
 80155e0:	08022524 	.word	0x08022524
 80155e4:	08022b60 	.word	0x08022b60
 80155e8:	08022578 	.word	0x08022578

080155ec <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80155ec:	b580      	push	{r7, lr}
 80155ee:	b082      	sub	sp, #8
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d106      	bne.n	8015608 <tcp_rexmit_rto_commit+0x1c>
 80155fa:	4b0d      	ldr	r3, [pc, #52]	; (8015630 <tcp_rexmit_rto_commit+0x44>)
 80155fc:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015600:	490c      	ldr	r1, [pc, #48]	; (8015634 <tcp_rexmit_rto_commit+0x48>)
 8015602:	480d      	ldr	r0, [pc, #52]	; (8015638 <tcp_rexmit_rto_commit+0x4c>)
 8015604:	f006 f88e 	bl	801b724 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801560e:	2bff      	cmp	r3, #255	; 0xff
 8015610:	d007      	beq.n	8015622 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015618:	3301      	adds	r3, #1
 801561a:	b2da      	uxtb	r2, r3
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015622:	6878      	ldr	r0, [r7, #4]
 8015624:	f7ff fc80 	bl	8014f28 <tcp_output>
}
 8015628:	bf00      	nop
 801562a:	3708      	adds	r7, #8
 801562c:	46bd      	mov	sp, r7
 801562e:	bd80      	pop	{r7, pc}
 8015630:	08022524 	.word	0x08022524
 8015634:	08022b84 	.word	0x08022b84
 8015638:	08022578 	.word	0x08022578

0801563c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801563c:	b580      	push	{r7, lr}
 801563e:	b082      	sub	sp, #8
 8015640:	af00      	add	r7, sp, #0
 8015642:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d106      	bne.n	8015658 <tcp_rexmit_rto+0x1c>
 801564a:	4b0a      	ldr	r3, [pc, #40]	; (8015674 <tcp_rexmit_rto+0x38>)
 801564c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015650:	4909      	ldr	r1, [pc, #36]	; (8015678 <tcp_rexmit_rto+0x3c>)
 8015652:	480a      	ldr	r0, [pc, #40]	; (801567c <tcp_rexmit_rto+0x40>)
 8015654:	f006 f866 	bl	801b724 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015658:	6878      	ldr	r0, [r7, #4]
 801565a:	f7ff ff57 	bl	801550c <tcp_rexmit_rto_prepare>
 801565e:	4603      	mov	r3, r0
 8015660:	2b00      	cmp	r3, #0
 8015662:	d102      	bne.n	801566a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015664:	6878      	ldr	r0, [r7, #4]
 8015666:	f7ff ffc1 	bl	80155ec <tcp_rexmit_rto_commit>
  }
}
 801566a:	bf00      	nop
 801566c:	3708      	adds	r7, #8
 801566e:	46bd      	mov	sp, r7
 8015670:	bd80      	pop	{r7, pc}
 8015672:	bf00      	nop
 8015674:	08022524 	.word	0x08022524
 8015678:	08022ba8 	.word	0x08022ba8
 801567c:	08022578 	.word	0x08022578

08015680 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015680:	b590      	push	{r4, r7, lr}
 8015682:	b085      	sub	sp, #20
 8015684:	af00      	add	r7, sp, #0
 8015686:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	2b00      	cmp	r3, #0
 801568c:	d106      	bne.n	801569c <tcp_rexmit+0x1c>
 801568e:	4b2f      	ldr	r3, [pc, #188]	; (801574c <tcp_rexmit+0xcc>)
 8015690:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015694:	492e      	ldr	r1, [pc, #184]	; (8015750 <tcp_rexmit+0xd0>)
 8015696:	482f      	ldr	r0, [pc, #188]	; (8015754 <tcp_rexmit+0xd4>)
 8015698:	f006 f844 	bl	801b724 <iprintf>

  if (pcb->unacked == NULL) {
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d102      	bne.n	80156aa <tcp_rexmit+0x2a>
    return ERR_VAL;
 80156a4:	f06f 0305 	mvn.w	r3, #5
 80156a8:	e04c      	b.n	8015744 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156ae:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80156b0:	68b8      	ldr	r0, [r7, #8]
 80156b2:	f7ff fe2d 	bl	8015310 <tcp_output_segment_busy>
 80156b6:	4603      	mov	r3, r0
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d002      	beq.n	80156c2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80156bc:	f06f 0305 	mvn.w	r3, #5
 80156c0:	e040      	b.n	8015744 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80156c2:	68bb      	ldr	r3, [r7, #8]
 80156c4:	681a      	ldr	r2, [r3, #0]
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	336c      	adds	r3, #108	; 0x6c
 80156ce:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80156d0:	e002      	b.n	80156d8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80156d2:	68fb      	ldr	r3, [r7, #12]
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80156d8:	68fb      	ldr	r3, [r7, #12]
 80156da:	681b      	ldr	r3, [r3, #0]
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d011      	beq.n	8015704 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80156e0:	68fb      	ldr	r3, [r7, #12]
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	68db      	ldr	r3, [r3, #12]
 80156e6:	685b      	ldr	r3, [r3, #4]
 80156e8:	4618      	mov	r0, r3
 80156ea:	f7f9 fd16 	bl	800f11a <lwip_htonl>
 80156ee:	4604      	mov	r4, r0
 80156f0:	68bb      	ldr	r3, [r7, #8]
 80156f2:	68db      	ldr	r3, [r3, #12]
 80156f4:	685b      	ldr	r3, [r3, #4]
 80156f6:	4618      	mov	r0, r3
 80156f8:	f7f9 fd0f 	bl	800f11a <lwip_htonl>
 80156fc:	4603      	mov	r3, r0
 80156fe:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015700:	2b00      	cmp	r3, #0
 8015702:	dbe6      	blt.n	80156d2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	681a      	ldr	r2, [r3, #0]
 8015708:	68bb      	ldr	r3, [r7, #8]
 801570a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801570c:	68fb      	ldr	r3, [r7, #12]
 801570e:	68ba      	ldr	r2, [r7, #8]
 8015710:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015712:	68bb      	ldr	r3, [r7, #8]
 8015714:	681b      	ldr	r3, [r3, #0]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d103      	bne.n	8015722 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	2200      	movs	r2, #0
 801571e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015728:	2bff      	cmp	r3, #255	; 0xff
 801572a:	d007      	beq.n	801573c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015732:	3301      	adds	r3, #1
 8015734:	b2da      	uxtb	r2, r3
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	2200      	movs	r2, #0
 8015740:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015742:	2300      	movs	r3, #0
}
 8015744:	4618      	mov	r0, r3
 8015746:	3714      	adds	r7, #20
 8015748:	46bd      	mov	sp, r7
 801574a:	bd90      	pop	{r4, r7, pc}
 801574c:	08022524 	.word	0x08022524
 8015750:	08022bc4 	.word	0x08022bc4
 8015754:	08022578 	.word	0x08022578

08015758 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015758:	b580      	push	{r7, lr}
 801575a:	b082      	sub	sp, #8
 801575c:	af00      	add	r7, sp, #0
 801575e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d106      	bne.n	8015774 <tcp_rexmit_fast+0x1c>
 8015766:	4b2a      	ldr	r3, [pc, #168]	; (8015810 <tcp_rexmit_fast+0xb8>)
 8015768:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801576c:	4929      	ldr	r1, [pc, #164]	; (8015814 <tcp_rexmit_fast+0xbc>)
 801576e:	482a      	ldr	r0, [pc, #168]	; (8015818 <tcp_rexmit_fast+0xc0>)
 8015770:	f005 ffd8 	bl	801b724 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015778:	2b00      	cmp	r3, #0
 801577a:	d044      	beq.n	8015806 <tcp_rexmit_fast+0xae>
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	8b5b      	ldrh	r3, [r3, #26]
 8015780:	f003 0304 	and.w	r3, r3, #4
 8015784:	2b00      	cmp	r3, #0
 8015786:	d13e      	bne.n	8015806 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015788:	6878      	ldr	r0, [r7, #4]
 801578a:	f7ff ff79 	bl	8015680 <tcp_rexmit>
 801578e:	4603      	mov	r3, r0
 8015790:	2b00      	cmp	r3, #0
 8015792:	d138      	bne.n	8015806 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80157a0:	4293      	cmp	r3, r2
 80157a2:	bf28      	it	cs
 80157a4:	4613      	movcs	r3, r2
 80157a6:	b29b      	uxth	r3, r3
 80157a8:	0fda      	lsrs	r2, r3, #31
 80157aa:	4413      	add	r3, r2
 80157ac:	105b      	asrs	r3, r3, #1
 80157ae:	b29a      	uxth	r2, r3
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80157bc:	461a      	mov	r2, r3
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80157c2:	005b      	lsls	r3, r3, #1
 80157c4:	429a      	cmp	r2, r3
 80157c6:	d206      	bcs.n	80157d6 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80157cc:	005b      	lsls	r3, r3, #1
 80157ce:	b29a      	uxth	r2, r3
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80157e0:	4619      	mov	r1, r3
 80157e2:	0049      	lsls	r1, r1, #1
 80157e4:	440b      	add	r3, r1
 80157e6:	b29b      	uxth	r3, r3
 80157e8:	4413      	add	r3, r2
 80157ea:	b29a      	uxth	r2, r3
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	8b5b      	ldrh	r3, [r3, #26]
 80157f6:	f043 0304 	orr.w	r3, r3, #4
 80157fa:	b29a      	uxth	r2, r3
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	2200      	movs	r2, #0
 8015804:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8015806:	bf00      	nop
 8015808:	3708      	adds	r7, #8
 801580a:	46bd      	mov	sp, r7
 801580c:	bd80      	pop	{r7, pc}
 801580e:	bf00      	nop
 8015810:	08022524 	.word	0x08022524
 8015814:	08022bdc 	.word	0x08022bdc
 8015818:	08022578 	.word	0x08022578

0801581c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801581c:	b580      	push	{r7, lr}
 801581e:	b086      	sub	sp, #24
 8015820:	af00      	add	r7, sp, #0
 8015822:	60f8      	str	r0, [r7, #12]
 8015824:	607b      	str	r3, [r7, #4]
 8015826:	460b      	mov	r3, r1
 8015828:	817b      	strh	r3, [r7, #10]
 801582a:	4613      	mov	r3, r2
 801582c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801582e:	897a      	ldrh	r2, [r7, #10]
 8015830:	893b      	ldrh	r3, [r7, #8]
 8015832:	4413      	add	r3, r2
 8015834:	b29b      	uxth	r3, r3
 8015836:	3314      	adds	r3, #20
 8015838:	b29b      	uxth	r3, r3
 801583a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801583e:	4619      	mov	r1, r3
 8015840:	2022      	movs	r0, #34	; 0x22
 8015842:	f7fa fc0d 	bl	8010060 <pbuf_alloc>
 8015846:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015848:	697b      	ldr	r3, [r7, #20]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d04d      	beq.n	80158ea <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801584e:	897b      	ldrh	r3, [r7, #10]
 8015850:	3313      	adds	r3, #19
 8015852:	697a      	ldr	r2, [r7, #20]
 8015854:	8952      	ldrh	r2, [r2, #10]
 8015856:	4293      	cmp	r3, r2
 8015858:	db06      	blt.n	8015868 <tcp_output_alloc_header_common+0x4c>
 801585a:	4b26      	ldr	r3, [pc, #152]	; (80158f4 <tcp_output_alloc_header_common+0xd8>)
 801585c:	f240 7223 	movw	r2, #1827	; 0x723
 8015860:	4925      	ldr	r1, [pc, #148]	; (80158f8 <tcp_output_alloc_header_common+0xdc>)
 8015862:	4826      	ldr	r0, [pc, #152]	; (80158fc <tcp_output_alloc_header_common+0xe0>)
 8015864:	f005 ff5e 	bl	801b724 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8015868:	697b      	ldr	r3, [r7, #20]
 801586a:	685b      	ldr	r3, [r3, #4]
 801586c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801586e:	8c3b      	ldrh	r3, [r7, #32]
 8015870:	4618      	mov	r0, r3
 8015872:	f7f9 fc3d 	bl	800f0f0 <lwip_htons>
 8015876:	4603      	mov	r3, r0
 8015878:	461a      	mov	r2, r3
 801587a:	693b      	ldr	r3, [r7, #16]
 801587c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801587e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015880:	4618      	mov	r0, r3
 8015882:	f7f9 fc35 	bl	800f0f0 <lwip_htons>
 8015886:	4603      	mov	r3, r0
 8015888:	461a      	mov	r2, r3
 801588a:	693b      	ldr	r3, [r7, #16]
 801588c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801588e:	693b      	ldr	r3, [r7, #16]
 8015890:	687a      	ldr	r2, [r7, #4]
 8015892:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8015894:	68f8      	ldr	r0, [r7, #12]
 8015896:	f7f9 fc40 	bl	800f11a <lwip_htonl>
 801589a:	4602      	mov	r2, r0
 801589c:	693b      	ldr	r3, [r7, #16]
 801589e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80158a0:	897b      	ldrh	r3, [r7, #10]
 80158a2:	089b      	lsrs	r3, r3, #2
 80158a4:	b29b      	uxth	r3, r3
 80158a6:	3305      	adds	r3, #5
 80158a8:	b29b      	uxth	r3, r3
 80158aa:	031b      	lsls	r3, r3, #12
 80158ac:	b29a      	uxth	r2, r3
 80158ae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80158b2:	b29b      	uxth	r3, r3
 80158b4:	4313      	orrs	r3, r2
 80158b6:	b29b      	uxth	r3, r3
 80158b8:	4618      	mov	r0, r3
 80158ba:	f7f9 fc19 	bl	800f0f0 <lwip_htons>
 80158be:	4603      	mov	r3, r0
 80158c0:	461a      	mov	r2, r3
 80158c2:	693b      	ldr	r3, [r7, #16]
 80158c4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80158c6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80158c8:	4618      	mov	r0, r3
 80158ca:	f7f9 fc11 	bl	800f0f0 <lwip_htons>
 80158ce:	4603      	mov	r3, r0
 80158d0:	461a      	mov	r2, r3
 80158d2:	693b      	ldr	r3, [r7, #16]
 80158d4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80158d6:	693b      	ldr	r3, [r7, #16]
 80158d8:	2200      	movs	r2, #0
 80158da:	741a      	strb	r2, [r3, #16]
 80158dc:	2200      	movs	r2, #0
 80158de:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80158e0:	693b      	ldr	r3, [r7, #16]
 80158e2:	2200      	movs	r2, #0
 80158e4:	749a      	strb	r2, [r3, #18]
 80158e6:	2200      	movs	r2, #0
 80158e8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80158ea:	697b      	ldr	r3, [r7, #20]
}
 80158ec:	4618      	mov	r0, r3
 80158ee:	3718      	adds	r7, #24
 80158f0:	46bd      	mov	sp, r7
 80158f2:	bd80      	pop	{r7, pc}
 80158f4:	08022524 	.word	0x08022524
 80158f8:	08022bfc 	.word	0x08022bfc
 80158fc:	08022578 	.word	0x08022578

08015900 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8015900:	b5b0      	push	{r4, r5, r7, lr}
 8015902:	b08a      	sub	sp, #40	; 0x28
 8015904:	af04      	add	r7, sp, #16
 8015906:	60f8      	str	r0, [r7, #12]
 8015908:	607b      	str	r3, [r7, #4]
 801590a:	460b      	mov	r3, r1
 801590c:	817b      	strh	r3, [r7, #10]
 801590e:	4613      	mov	r3, r2
 8015910:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8015912:	68fb      	ldr	r3, [r7, #12]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d106      	bne.n	8015926 <tcp_output_alloc_header+0x26>
 8015918:	4b15      	ldr	r3, [pc, #84]	; (8015970 <tcp_output_alloc_header+0x70>)
 801591a:	f240 7242 	movw	r2, #1858	; 0x742
 801591e:	4915      	ldr	r1, [pc, #84]	; (8015974 <tcp_output_alloc_header+0x74>)
 8015920:	4815      	ldr	r0, [pc, #84]	; (8015978 <tcp_output_alloc_header+0x78>)
 8015922:	f005 feff 	bl	801b724 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8015926:	68fb      	ldr	r3, [r7, #12]
 8015928:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801592a:	68fb      	ldr	r3, [r7, #12]
 801592c:	8adb      	ldrh	r3, [r3, #22]
 801592e:	68fa      	ldr	r2, [r7, #12]
 8015930:	8b12      	ldrh	r2, [r2, #24]
 8015932:	68f9      	ldr	r1, [r7, #12]
 8015934:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8015936:	893d      	ldrh	r5, [r7, #8]
 8015938:	897c      	ldrh	r4, [r7, #10]
 801593a:	9103      	str	r1, [sp, #12]
 801593c:	2110      	movs	r1, #16
 801593e:	9102      	str	r1, [sp, #8]
 8015940:	9201      	str	r2, [sp, #4]
 8015942:	9300      	str	r3, [sp, #0]
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	462a      	mov	r2, r5
 8015948:	4621      	mov	r1, r4
 801594a:	f7ff ff67 	bl	801581c <tcp_output_alloc_header_common>
 801594e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8015950:	697b      	ldr	r3, [r7, #20]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d006      	beq.n	8015964 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015956:	68fb      	ldr	r3, [r7, #12]
 8015958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801595a:	68fa      	ldr	r2, [r7, #12]
 801595c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801595e:	441a      	add	r2, r3
 8015960:	68fb      	ldr	r3, [r7, #12]
 8015962:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8015964:	697b      	ldr	r3, [r7, #20]
}
 8015966:	4618      	mov	r0, r3
 8015968:	3718      	adds	r7, #24
 801596a:	46bd      	mov	sp, r7
 801596c:	bdb0      	pop	{r4, r5, r7, pc}
 801596e:	bf00      	nop
 8015970:	08022524 	.word	0x08022524
 8015974:	08022c2c 	.word	0x08022c2c
 8015978:	08022578 	.word	0x08022578

0801597c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801597c:	b580      	push	{r7, lr}
 801597e:	b088      	sub	sp, #32
 8015980:	af00      	add	r7, sp, #0
 8015982:	60f8      	str	r0, [r7, #12]
 8015984:	60b9      	str	r1, [r7, #8]
 8015986:	4611      	mov	r1, r2
 8015988:	461a      	mov	r2, r3
 801598a:	460b      	mov	r3, r1
 801598c:	71fb      	strb	r3, [r7, #7]
 801598e:	4613      	mov	r3, r2
 8015990:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015992:	2300      	movs	r3, #0
 8015994:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015996:	68bb      	ldr	r3, [r7, #8]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d106      	bne.n	80159aa <tcp_output_fill_options+0x2e>
 801599c:	4b13      	ldr	r3, [pc, #76]	; (80159ec <tcp_output_fill_options+0x70>)
 801599e:	f240 7256 	movw	r2, #1878	; 0x756
 80159a2:	4913      	ldr	r1, [pc, #76]	; (80159f0 <tcp_output_fill_options+0x74>)
 80159a4:	4813      	ldr	r0, [pc, #76]	; (80159f4 <tcp_output_fill_options+0x78>)
 80159a6:	f005 febd 	bl	801b724 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80159aa:	68bb      	ldr	r3, [r7, #8]
 80159ac:	685b      	ldr	r3, [r3, #4]
 80159ae:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80159b0:	69bb      	ldr	r3, [r7, #24]
 80159b2:	3314      	adds	r3, #20
 80159b4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80159b6:	69bb      	ldr	r3, [r7, #24]
 80159b8:	f103 0214 	add.w	r2, r3, #20
 80159bc:	8bfb      	ldrh	r3, [r7, #30]
 80159be:	009b      	lsls	r3, r3, #2
 80159c0:	4619      	mov	r1, r3
 80159c2:	79fb      	ldrb	r3, [r7, #7]
 80159c4:	009b      	lsls	r3, r3, #2
 80159c6:	f003 0304 	and.w	r3, r3, #4
 80159ca:	440b      	add	r3, r1
 80159cc:	4413      	add	r3, r2
 80159ce:	697a      	ldr	r2, [r7, #20]
 80159d0:	429a      	cmp	r2, r3
 80159d2:	d006      	beq.n	80159e2 <tcp_output_fill_options+0x66>
 80159d4:	4b05      	ldr	r3, [pc, #20]	; (80159ec <tcp_output_fill_options+0x70>)
 80159d6:	f240 7275 	movw	r2, #1909	; 0x775
 80159da:	4907      	ldr	r1, [pc, #28]	; (80159f8 <tcp_output_fill_options+0x7c>)
 80159dc:	4805      	ldr	r0, [pc, #20]	; (80159f4 <tcp_output_fill_options+0x78>)
 80159de:	f005 fea1 	bl	801b724 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80159e2:	bf00      	nop
 80159e4:	3720      	adds	r7, #32
 80159e6:	46bd      	mov	sp, r7
 80159e8:	bd80      	pop	{r7, pc}
 80159ea:	bf00      	nop
 80159ec:	08022524 	.word	0x08022524
 80159f0:	08022c54 	.word	0x08022c54
 80159f4:	08022578 	.word	0x08022578
 80159f8:	08022b4c 	.word	0x08022b4c

080159fc <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80159fc:	b580      	push	{r7, lr}
 80159fe:	b08a      	sub	sp, #40	; 0x28
 8015a00:	af04      	add	r7, sp, #16
 8015a02:	60f8      	str	r0, [r7, #12]
 8015a04:	60b9      	str	r1, [r7, #8]
 8015a06:	607a      	str	r2, [r7, #4]
 8015a08:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8015a0a:	68bb      	ldr	r3, [r7, #8]
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d106      	bne.n	8015a1e <tcp_output_control_segment+0x22>
 8015a10:	4b1c      	ldr	r3, [pc, #112]	; (8015a84 <tcp_output_control_segment+0x88>)
 8015a12:	f240 7287 	movw	r2, #1927	; 0x787
 8015a16:	491c      	ldr	r1, [pc, #112]	; (8015a88 <tcp_output_control_segment+0x8c>)
 8015a18:	481c      	ldr	r0, [pc, #112]	; (8015a8c <tcp_output_control_segment+0x90>)
 8015a1a:	f005 fe83 	bl	801b724 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8015a1e:	683a      	ldr	r2, [r7, #0]
 8015a20:	6879      	ldr	r1, [r7, #4]
 8015a22:	68f8      	ldr	r0, [r7, #12]
 8015a24:	f7fe ff40 	bl	80148a8 <tcp_route>
 8015a28:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8015a2a:	693b      	ldr	r3, [r7, #16]
 8015a2c:	2b00      	cmp	r3, #0
 8015a2e:	d102      	bne.n	8015a36 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8015a30:	23fc      	movs	r3, #252	; 0xfc
 8015a32:	75fb      	strb	r3, [r7, #23]
 8015a34:	e01c      	b.n	8015a70 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d006      	beq.n	8015a4a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8015a3c:	68fb      	ldr	r3, [r7, #12]
 8015a3e:	7adb      	ldrb	r3, [r3, #11]
 8015a40:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8015a42:	68fb      	ldr	r3, [r7, #12]
 8015a44:	7a9b      	ldrb	r3, [r3, #10]
 8015a46:	757b      	strb	r3, [r7, #21]
 8015a48:	e003      	b.n	8015a52 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8015a4a:	23ff      	movs	r3, #255	; 0xff
 8015a4c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8015a4e:	2300      	movs	r3, #0
 8015a50:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8015a52:	7dba      	ldrb	r2, [r7, #22]
 8015a54:	693b      	ldr	r3, [r7, #16]
 8015a56:	9302      	str	r3, [sp, #8]
 8015a58:	2306      	movs	r3, #6
 8015a5a:	9301      	str	r3, [sp, #4]
 8015a5c:	7d7b      	ldrb	r3, [r7, #21]
 8015a5e:	9300      	str	r3, [sp, #0]
 8015a60:	4613      	mov	r3, r2
 8015a62:	683a      	ldr	r2, [r7, #0]
 8015a64:	6879      	ldr	r1, [r7, #4]
 8015a66:	68b8      	ldr	r0, [r7, #8]
 8015a68:	f004 f8a6 	bl	8019bb8 <ip4_output_if>
 8015a6c:	4603      	mov	r3, r0
 8015a6e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8015a70:	68b8      	ldr	r0, [r7, #8]
 8015a72:	f7fa fdd9 	bl	8010628 <pbuf_free>
  return err;
 8015a76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015a7a:	4618      	mov	r0, r3
 8015a7c:	3718      	adds	r7, #24
 8015a7e:	46bd      	mov	sp, r7
 8015a80:	bd80      	pop	{r7, pc}
 8015a82:	bf00      	nop
 8015a84:	08022524 	.word	0x08022524
 8015a88:	08022c7c 	.word	0x08022c7c
 8015a8c:	08022578 	.word	0x08022578

08015a90 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8015a90:	b590      	push	{r4, r7, lr}
 8015a92:	b08b      	sub	sp, #44	; 0x2c
 8015a94:	af04      	add	r7, sp, #16
 8015a96:	60f8      	str	r0, [r7, #12]
 8015a98:	60b9      	str	r1, [r7, #8]
 8015a9a:	607a      	str	r2, [r7, #4]
 8015a9c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8015a9e:	683b      	ldr	r3, [r7, #0]
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d106      	bne.n	8015ab2 <tcp_rst+0x22>
 8015aa4:	4b1e      	ldr	r3, [pc, #120]	; (8015b20 <tcp_rst+0x90>)
 8015aa6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8015aaa:	491e      	ldr	r1, [pc, #120]	; (8015b24 <tcp_rst+0x94>)
 8015aac:	481e      	ldr	r0, [pc, #120]	; (8015b28 <tcp_rst+0x98>)
 8015aae:	f005 fe39 	bl	801b724 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8015ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d106      	bne.n	8015ac6 <tcp_rst+0x36>
 8015ab8:	4b19      	ldr	r3, [pc, #100]	; (8015b20 <tcp_rst+0x90>)
 8015aba:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8015abe:	491b      	ldr	r1, [pc, #108]	; (8015b2c <tcp_rst+0x9c>)
 8015ac0:	4819      	ldr	r0, [pc, #100]	; (8015b28 <tcp_rst+0x98>)
 8015ac2:	f005 fe2f 	bl	801b724 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8015aca:	2308      	movs	r3, #8
 8015acc:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8015ace:	7dfb      	ldrb	r3, [r7, #23]
 8015ad0:	b29c      	uxth	r4, r3
 8015ad2:	68b8      	ldr	r0, [r7, #8]
 8015ad4:	f7f9 fb21 	bl	800f11a <lwip_htonl>
 8015ad8:	4602      	mov	r2, r0
 8015ada:	8abb      	ldrh	r3, [r7, #20]
 8015adc:	9303      	str	r3, [sp, #12]
 8015ade:	2314      	movs	r3, #20
 8015ae0:	9302      	str	r3, [sp, #8]
 8015ae2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015ae4:	9301      	str	r3, [sp, #4]
 8015ae6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015ae8:	9300      	str	r3, [sp, #0]
 8015aea:	4613      	mov	r3, r2
 8015aec:	2200      	movs	r2, #0
 8015aee:	4621      	mov	r1, r4
 8015af0:	6878      	ldr	r0, [r7, #4]
 8015af2:	f7ff fe93 	bl	801581c <tcp_output_alloc_header_common>
 8015af6:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8015af8:	693b      	ldr	r3, [r7, #16]
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	d00c      	beq.n	8015b18 <tcp_rst+0x88>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015afe:	7dfb      	ldrb	r3, [r7, #23]
 8015b00:	2200      	movs	r2, #0
 8015b02:	6939      	ldr	r1, [r7, #16]
 8015b04:	68f8      	ldr	r0, [r7, #12]
 8015b06:	f7ff ff39 	bl	801597c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8015b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b0c:	683a      	ldr	r2, [r7, #0]
 8015b0e:	6939      	ldr	r1, [r7, #16]
 8015b10:	68f8      	ldr	r0, [r7, #12]
 8015b12:	f7ff ff73 	bl	80159fc <tcp_output_control_segment>
 8015b16:	e000      	b.n	8015b1a <tcp_rst+0x8a>
    return;
 8015b18:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8015b1a:	371c      	adds	r7, #28
 8015b1c:	46bd      	mov	sp, r7
 8015b1e:	bd90      	pop	{r4, r7, pc}
 8015b20:	08022524 	.word	0x08022524
 8015b24:	08022ca8 	.word	0x08022ca8
 8015b28:	08022578 	.word	0x08022578
 8015b2c:	08022cc4 	.word	0x08022cc4

08015b30 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8015b30:	b590      	push	{r4, r7, lr}
 8015b32:	b087      	sub	sp, #28
 8015b34:	af00      	add	r7, sp, #0
 8015b36:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8015b38:	2300      	movs	r3, #0
 8015b3a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8015b3c:	2300      	movs	r3, #0
 8015b3e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d106      	bne.n	8015b54 <tcp_send_empty_ack+0x24>
 8015b46:	4b28      	ldr	r3, [pc, #160]	; (8015be8 <tcp_send_empty_ack+0xb8>)
 8015b48:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8015b4c:	4927      	ldr	r1, [pc, #156]	; (8015bec <tcp_send_empty_ack+0xbc>)
 8015b4e:	4828      	ldr	r0, [pc, #160]	; (8015bf0 <tcp_send_empty_ack+0xc0>)
 8015b50:	f005 fde8 	bl	801b724 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015b54:	7dfb      	ldrb	r3, [r7, #23]
 8015b56:	009b      	lsls	r3, r3, #2
 8015b58:	b2db      	uxtb	r3, r3
 8015b5a:	f003 0304 	and.w	r3, r3, #4
 8015b5e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8015b60:	7d7b      	ldrb	r3, [r7, #21]
 8015b62:	b29c      	uxth	r4, r3
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015b68:	4618      	mov	r0, r3
 8015b6a:	f7f9 fad6 	bl	800f11a <lwip_htonl>
 8015b6e:	4603      	mov	r3, r0
 8015b70:	2200      	movs	r2, #0
 8015b72:	4621      	mov	r1, r4
 8015b74:	6878      	ldr	r0, [r7, #4]
 8015b76:	f7ff fec3 	bl	8015900 <tcp_output_alloc_header>
 8015b7a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015b7c:	693b      	ldr	r3, [r7, #16]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d109      	bne.n	8015b96 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	8b5b      	ldrh	r3, [r3, #26]
 8015b86:	f043 0303 	orr.w	r3, r3, #3
 8015b8a:	b29a      	uxth	r2, r3
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8015b90:	f06f 0301 	mvn.w	r3, #1
 8015b94:	e023      	b.n	8015bde <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8015b96:	7dbb      	ldrb	r3, [r7, #22]
 8015b98:	7dfa      	ldrb	r2, [r7, #23]
 8015b9a:	6939      	ldr	r1, [r7, #16]
 8015b9c:	6878      	ldr	r0, [r7, #4]
 8015b9e:	f7ff feed 	bl	801597c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015ba2:	687a      	ldr	r2, [r7, #4]
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	3304      	adds	r3, #4
 8015ba8:	6939      	ldr	r1, [r7, #16]
 8015baa:	6878      	ldr	r0, [r7, #4]
 8015bac:	f7ff ff26 	bl	80159fc <tcp_output_control_segment>
 8015bb0:	4603      	mov	r3, r0
 8015bb2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8015bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d007      	beq.n	8015bcc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	8b5b      	ldrh	r3, [r3, #26]
 8015bc0:	f043 0303 	orr.w	r3, r3, #3
 8015bc4:	b29a      	uxth	r2, r3
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	835a      	strh	r2, [r3, #26]
 8015bca:	e006      	b.n	8015bda <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	8b5b      	ldrh	r3, [r3, #26]
 8015bd0:	f023 0303 	bic.w	r3, r3, #3
 8015bd4:	b29a      	uxth	r2, r3
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8015bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015bde:	4618      	mov	r0, r3
 8015be0:	371c      	adds	r7, #28
 8015be2:	46bd      	mov	sp, r7
 8015be4:	bd90      	pop	{r4, r7, pc}
 8015be6:	bf00      	nop
 8015be8:	08022524 	.word	0x08022524
 8015bec:	08022ce0 	.word	0x08022ce0
 8015bf0:	08022578 	.word	0x08022578

08015bf4 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015bf4:	b590      	push	{r4, r7, lr}
 8015bf6:	b087      	sub	sp, #28
 8015bf8:	af00      	add	r7, sp, #0
 8015bfa:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d106      	bne.n	8015c14 <tcp_keepalive+0x20>
 8015c06:	4b18      	ldr	r3, [pc, #96]	; (8015c68 <tcp_keepalive+0x74>)
 8015c08:	f640 0224 	movw	r2, #2084	; 0x824
 8015c0c:	4917      	ldr	r1, [pc, #92]	; (8015c6c <tcp_keepalive+0x78>)
 8015c0e:	4818      	ldr	r0, [pc, #96]	; (8015c70 <tcp_keepalive+0x7c>)
 8015c10:	f005 fd88 	bl	801b724 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8015c14:	7dfb      	ldrb	r3, [r7, #23]
 8015c16:	b29c      	uxth	r4, r3
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015c1c:	3b01      	subs	r3, #1
 8015c1e:	4618      	mov	r0, r3
 8015c20:	f7f9 fa7b 	bl	800f11a <lwip_htonl>
 8015c24:	4603      	mov	r3, r0
 8015c26:	2200      	movs	r2, #0
 8015c28:	4621      	mov	r1, r4
 8015c2a:	6878      	ldr	r0, [r7, #4]
 8015c2c:	f7ff fe68 	bl	8015900 <tcp_output_alloc_header>
 8015c30:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015c32:	693b      	ldr	r3, [r7, #16]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d102      	bne.n	8015c3e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8015c38:	f04f 33ff 	mov.w	r3, #4294967295
 8015c3c:	e010      	b.n	8015c60 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015c3e:	7dfb      	ldrb	r3, [r7, #23]
 8015c40:	2200      	movs	r2, #0
 8015c42:	6939      	ldr	r1, [r7, #16]
 8015c44:	6878      	ldr	r0, [r7, #4]
 8015c46:	f7ff fe99 	bl	801597c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015c4a:	687a      	ldr	r2, [r7, #4]
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	3304      	adds	r3, #4
 8015c50:	6939      	ldr	r1, [r7, #16]
 8015c52:	6878      	ldr	r0, [r7, #4]
 8015c54:	f7ff fed2 	bl	80159fc <tcp_output_control_segment>
 8015c58:	4603      	mov	r3, r0
 8015c5a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015c60:	4618      	mov	r0, r3
 8015c62:	371c      	adds	r7, #28
 8015c64:	46bd      	mov	sp, r7
 8015c66:	bd90      	pop	{r4, r7, pc}
 8015c68:	08022524 	.word	0x08022524
 8015c6c:	08022d00 	.word	0x08022d00
 8015c70:	08022578 	.word	0x08022578

08015c74 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8015c74:	b590      	push	{r4, r7, lr}
 8015c76:	b08b      	sub	sp, #44	; 0x2c
 8015c78:	af00      	add	r7, sp, #0
 8015c7a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015c7c:	2300      	movs	r3, #0
 8015c7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	d106      	bne.n	8015c96 <tcp_zero_window_probe+0x22>
 8015c88:	4b4c      	ldr	r3, [pc, #304]	; (8015dbc <tcp_zero_window_probe+0x148>)
 8015c8a:	f640 024f 	movw	r2, #2127	; 0x84f
 8015c8e:	494c      	ldr	r1, [pc, #304]	; (8015dc0 <tcp_zero_window_probe+0x14c>)
 8015c90:	484c      	ldr	r0, [pc, #304]	; (8015dc4 <tcp_zero_window_probe+0x150>)
 8015c92:	f005 fd47 	bl	801b724 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015c9a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8015c9c:	6a3b      	ldr	r3, [r7, #32]
 8015c9e:	2b00      	cmp	r3, #0
 8015ca0:	d101      	bne.n	8015ca6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	e086      	b.n	8015db4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015cac:	2bff      	cmp	r3, #255	; 0xff
 8015cae:	d007      	beq.n	8015cc0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015cb6:	3301      	adds	r3, #1
 8015cb8:	b2da      	uxtb	r2, r3
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8015cc0:	6a3b      	ldr	r3, [r7, #32]
 8015cc2:	68db      	ldr	r3, [r3, #12]
 8015cc4:	899b      	ldrh	r3, [r3, #12]
 8015cc6:	b29b      	uxth	r3, r3
 8015cc8:	4618      	mov	r0, r3
 8015cca:	f7f9 fa11 	bl	800f0f0 <lwip_htons>
 8015cce:	4603      	mov	r3, r0
 8015cd0:	b2db      	uxtb	r3, r3
 8015cd2:	f003 0301 	and.w	r3, r3, #1
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d005      	beq.n	8015ce6 <tcp_zero_window_probe+0x72>
 8015cda:	6a3b      	ldr	r3, [r7, #32]
 8015cdc:	891b      	ldrh	r3, [r3, #8]
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d101      	bne.n	8015ce6 <tcp_zero_window_probe+0x72>
 8015ce2:	2301      	movs	r3, #1
 8015ce4:	e000      	b.n	8015ce8 <tcp_zero_window_probe+0x74>
 8015ce6:	2300      	movs	r3, #0
 8015ce8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8015cea:	7ffb      	ldrb	r3, [r7, #31]
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	bf0c      	ite	eq
 8015cf0:	2301      	moveq	r3, #1
 8015cf2:	2300      	movne	r3, #0
 8015cf4:	b2db      	uxtb	r3, r3
 8015cf6:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8015cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015cfc:	b299      	uxth	r1, r3
 8015cfe:	6a3b      	ldr	r3, [r7, #32]
 8015d00:	68db      	ldr	r3, [r3, #12]
 8015d02:	685b      	ldr	r3, [r3, #4]
 8015d04:	8bba      	ldrh	r2, [r7, #28]
 8015d06:	6878      	ldr	r0, [r7, #4]
 8015d08:	f7ff fdfa 	bl	8015900 <tcp_output_alloc_header>
 8015d0c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8015d0e:	69bb      	ldr	r3, [r7, #24]
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	d102      	bne.n	8015d1a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8015d14:	f04f 33ff 	mov.w	r3, #4294967295
 8015d18:	e04c      	b.n	8015db4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8015d1a:	69bb      	ldr	r3, [r7, #24]
 8015d1c:	685b      	ldr	r3, [r3, #4]
 8015d1e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8015d20:	7ffb      	ldrb	r3, [r7, #31]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d011      	beq.n	8015d4a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8015d26:	697b      	ldr	r3, [r7, #20]
 8015d28:	899b      	ldrh	r3, [r3, #12]
 8015d2a:	b29b      	uxth	r3, r3
 8015d2c:	b21b      	sxth	r3, r3
 8015d2e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015d32:	b21c      	sxth	r4, r3
 8015d34:	2011      	movs	r0, #17
 8015d36:	f7f9 f9db 	bl	800f0f0 <lwip_htons>
 8015d3a:	4603      	mov	r3, r0
 8015d3c:	b21b      	sxth	r3, r3
 8015d3e:	4323      	orrs	r3, r4
 8015d40:	b21b      	sxth	r3, r3
 8015d42:	b29a      	uxth	r2, r3
 8015d44:	697b      	ldr	r3, [r7, #20]
 8015d46:	819a      	strh	r2, [r3, #12]
 8015d48:	e010      	b.n	8015d6c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8015d4a:	69bb      	ldr	r3, [r7, #24]
 8015d4c:	685b      	ldr	r3, [r3, #4]
 8015d4e:	3314      	adds	r3, #20
 8015d50:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8015d52:	6a3b      	ldr	r3, [r7, #32]
 8015d54:	6858      	ldr	r0, [r3, #4]
 8015d56:	6a3b      	ldr	r3, [r7, #32]
 8015d58:	685b      	ldr	r3, [r3, #4]
 8015d5a:	891a      	ldrh	r2, [r3, #8]
 8015d5c:	6a3b      	ldr	r3, [r7, #32]
 8015d5e:	891b      	ldrh	r3, [r3, #8]
 8015d60:	1ad3      	subs	r3, r2, r3
 8015d62:	b29b      	uxth	r3, r3
 8015d64:	2201      	movs	r2, #1
 8015d66:	6939      	ldr	r1, [r7, #16]
 8015d68:	f7fa fe58 	bl	8010a1c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8015d6c:	6a3b      	ldr	r3, [r7, #32]
 8015d6e:	68db      	ldr	r3, [r3, #12]
 8015d70:	685b      	ldr	r3, [r3, #4]
 8015d72:	4618      	mov	r0, r3
 8015d74:	f7f9 f9d1 	bl	800f11a <lwip_htonl>
 8015d78:	4603      	mov	r3, r0
 8015d7a:	3301      	adds	r3, #1
 8015d7c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	1ad3      	subs	r3, r2, r3
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	da02      	bge.n	8015d90 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	68fa      	ldr	r2, [r7, #12]
 8015d8e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015d90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015d94:	2200      	movs	r2, #0
 8015d96:	69b9      	ldr	r1, [r7, #24]
 8015d98:	6878      	ldr	r0, [r7, #4]
 8015d9a:	f7ff fdef 	bl	801597c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015d9e:	687a      	ldr	r2, [r7, #4]
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	3304      	adds	r3, #4
 8015da4:	69b9      	ldr	r1, [r7, #24]
 8015da6:	6878      	ldr	r0, [r7, #4]
 8015da8:	f7ff fe28 	bl	80159fc <tcp_output_control_segment>
 8015dac:	4603      	mov	r3, r0
 8015dae:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015db0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8015db4:	4618      	mov	r0, r3
 8015db6:	372c      	adds	r7, #44	; 0x2c
 8015db8:	46bd      	mov	sp, r7
 8015dba:	bd90      	pop	{r4, r7, pc}
 8015dbc:	08022524 	.word	0x08022524
 8015dc0:	08022d1c 	.word	0x08022d1c
 8015dc4:	08022578 	.word	0x08022578

08015dc8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8015dc8:	b580      	push	{r7, lr}
 8015dca:	b082      	sub	sp, #8
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8015dd0:	f7fa ff12 	bl	8010bf8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8015dd4:	4b0a      	ldr	r3, [pc, #40]	; (8015e00 <tcpip_tcp_timer+0x38>)
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d103      	bne.n	8015de4 <tcpip_tcp_timer+0x1c>
 8015ddc:	4b09      	ldr	r3, [pc, #36]	; (8015e04 <tcpip_tcp_timer+0x3c>)
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d005      	beq.n	8015df0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015de4:	2200      	movs	r2, #0
 8015de6:	4908      	ldr	r1, [pc, #32]	; (8015e08 <tcpip_tcp_timer+0x40>)
 8015de8:	20fa      	movs	r0, #250	; 0xfa
 8015dea:	f000 f8f3 	bl	8015fd4 <sys_timeout>
 8015dee:	e003      	b.n	8015df8 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8015df0:	4b06      	ldr	r3, [pc, #24]	; (8015e0c <tcpip_tcp_timer+0x44>)
 8015df2:	2200      	movs	r2, #0
 8015df4:	601a      	str	r2, [r3, #0]
  }
}
 8015df6:	bf00      	nop
 8015df8:	bf00      	nop
 8015dfa:	3708      	adds	r7, #8
 8015dfc:	46bd      	mov	sp, r7
 8015dfe:	bd80      	pop	{r7, pc}
 8015e00:	20007844 	.word	0x20007844
 8015e04:	20007854 	.word	0x20007854
 8015e08:	08015dc9 	.word	0x08015dc9
 8015e0c:	2000054c 	.word	0x2000054c

08015e10 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8015e10:	b580      	push	{r7, lr}
 8015e12:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8015e14:	4b0a      	ldr	r3, [pc, #40]	; (8015e40 <tcp_timer_needed+0x30>)
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d10f      	bne.n	8015e3c <tcp_timer_needed+0x2c>
 8015e1c:	4b09      	ldr	r3, [pc, #36]	; (8015e44 <tcp_timer_needed+0x34>)
 8015e1e:	681b      	ldr	r3, [r3, #0]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d103      	bne.n	8015e2c <tcp_timer_needed+0x1c>
 8015e24:	4b08      	ldr	r3, [pc, #32]	; (8015e48 <tcp_timer_needed+0x38>)
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d007      	beq.n	8015e3c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8015e2c:	4b04      	ldr	r3, [pc, #16]	; (8015e40 <tcp_timer_needed+0x30>)
 8015e2e:	2201      	movs	r2, #1
 8015e30:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015e32:	2200      	movs	r2, #0
 8015e34:	4905      	ldr	r1, [pc, #20]	; (8015e4c <tcp_timer_needed+0x3c>)
 8015e36:	20fa      	movs	r0, #250	; 0xfa
 8015e38:	f000 f8cc 	bl	8015fd4 <sys_timeout>
  }
}
 8015e3c:	bf00      	nop
 8015e3e:	bd80      	pop	{r7, pc}
 8015e40:	2000054c 	.word	0x2000054c
 8015e44:	20007844 	.word	0x20007844
 8015e48:	20007854 	.word	0x20007854
 8015e4c:	08015dc9 	.word	0x08015dc9

08015e50 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8015e50:	b580      	push	{r7, lr}
 8015e52:	b086      	sub	sp, #24
 8015e54:	af00      	add	r7, sp, #0
 8015e56:	60f8      	str	r0, [r7, #12]
 8015e58:	60b9      	str	r1, [r7, #8]
 8015e5a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8015e5c:	2006      	movs	r0, #6
 8015e5e:	f7f9 fd9d 	bl	800f99c <memp_malloc>
 8015e62:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8015e64:	693b      	ldr	r3, [r7, #16]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d109      	bne.n	8015e7e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8015e6a:	693b      	ldr	r3, [r7, #16]
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d151      	bne.n	8015f14 <sys_timeout_abs+0xc4>
 8015e70:	4b2a      	ldr	r3, [pc, #168]	; (8015f1c <sys_timeout_abs+0xcc>)
 8015e72:	22be      	movs	r2, #190	; 0xbe
 8015e74:	492a      	ldr	r1, [pc, #168]	; (8015f20 <sys_timeout_abs+0xd0>)
 8015e76:	482b      	ldr	r0, [pc, #172]	; (8015f24 <sys_timeout_abs+0xd4>)
 8015e78:	f005 fc54 	bl	801b724 <iprintf>
    return;
 8015e7c:	e04a      	b.n	8015f14 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8015e7e:	693b      	ldr	r3, [r7, #16]
 8015e80:	2200      	movs	r2, #0
 8015e82:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8015e84:	693b      	ldr	r3, [r7, #16]
 8015e86:	68ba      	ldr	r2, [r7, #8]
 8015e88:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8015e8a:	693b      	ldr	r3, [r7, #16]
 8015e8c:	687a      	ldr	r2, [r7, #4]
 8015e8e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8015e90:	693b      	ldr	r3, [r7, #16]
 8015e92:	68fa      	ldr	r2, [r7, #12]
 8015e94:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8015e96:	4b24      	ldr	r3, [pc, #144]	; (8015f28 <sys_timeout_abs+0xd8>)
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d103      	bne.n	8015ea6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8015e9e:	4a22      	ldr	r2, [pc, #136]	; (8015f28 <sys_timeout_abs+0xd8>)
 8015ea0:	693b      	ldr	r3, [r7, #16]
 8015ea2:	6013      	str	r3, [r2, #0]
    return;
 8015ea4:	e037      	b.n	8015f16 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8015ea6:	693b      	ldr	r3, [r7, #16]
 8015ea8:	685a      	ldr	r2, [r3, #4]
 8015eaa:	4b1f      	ldr	r3, [pc, #124]	; (8015f28 <sys_timeout_abs+0xd8>)
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	685b      	ldr	r3, [r3, #4]
 8015eb0:	1ad3      	subs	r3, r2, r3
 8015eb2:	0fdb      	lsrs	r3, r3, #31
 8015eb4:	f003 0301 	and.w	r3, r3, #1
 8015eb8:	b2db      	uxtb	r3, r3
 8015eba:	2b00      	cmp	r3, #0
 8015ebc:	d007      	beq.n	8015ece <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8015ebe:	4b1a      	ldr	r3, [pc, #104]	; (8015f28 <sys_timeout_abs+0xd8>)
 8015ec0:	681a      	ldr	r2, [r3, #0]
 8015ec2:	693b      	ldr	r3, [r7, #16]
 8015ec4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8015ec6:	4a18      	ldr	r2, [pc, #96]	; (8015f28 <sys_timeout_abs+0xd8>)
 8015ec8:	693b      	ldr	r3, [r7, #16]
 8015eca:	6013      	str	r3, [r2, #0]
 8015ecc:	e023      	b.n	8015f16 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8015ece:	4b16      	ldr	r3, [pc, #88]	; (8015f28 <sys_timeout_abs+0xd8>)
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	617b      	str	r3, [r7, #20]
 8015ed4:	e01a      	b.n	8015f0c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8015ed6:	697b      	ldr	r3, [r7, #20]
 8015ed8:	681b      	ldr	r3, [r3, #0]
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d00b      	beq.n	8015ef6 <sys_timeout_abs+0xa6>
 8015ede:	693b      	ldr	r3, [r7, #16]
 8015ee0:	685a      	ldr	r2, [r3, #4]
 8015ee2:	697b      	ldr	r3, [r7, #20]
 8015ee4:	681b      	ldr	r3, [r3, #0]
 8015ee6:	685b      	ldr	r3, [r3, #4]
 8015ee8:	1ad3      	subs	r3, r2, r3
 8015eea:	0fdb      	lsrs	r3, r3, #31
 8015eec:	f003 0301 	and.w	r3, r3, #1
 8015ef0:	b2db      	uxtb	r3, r3
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d007      	beq.n	8015f06 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8015ef6:	697b      	ldr	r3, [r7, #20]
 8015ef8:	681a      	ldr	r2, [r3, #0]
 8015efa:	693b      	ldr	r3, [r7, #16]
 8015efc:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8015efe:	697b      	ldr	r3, [r7, #20]
 8015f00:	693a      	ldr	r2, [r7, #16]
 8015f02:	601a      	str	r2, [r3, #0]
        break;
 8015f04:	e007      	b.n	8015f16 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8015f06:	697b      	ldr	r3, [r7, #20]
 8015f08:	681b      	ldr	r3, [r3, #0]
 8015f0a:	617b      	str	r3, [r7, #20]
 8015f0c:	697b      	ldr	r3, [r7, #20]
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	d1e1      	bne.n	8015ed6 <sys_timeout_abs+0x86>
 8015f12:	e000      	b.n	8015f16 <sys_timeout_abs+0xc6>
    return;
 8015f14:	bf00      	nop
      }
    }
  }
}
 8015f16:	3718      	adds	r7, #24
 8015f18:	46bd      	mov	sp, r7
 8015f1a:	bd80      	pop	{r7, pc}
 8015f1c:	08022d40 	.word	0x08022d40
 8015f20:	08022d74 	.word	0x08022d74
 8015f24:	08022db4 	.word	0x08022db4
 8015f28:	20000544 	.word	0x20000544

08015f2c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8015f2c:	b580      	push	{r7, lr}
 8015f2e:	b086      	sub	sp, #24
 8015f30:	af00      	add	r7, sp, #0
 8015f32:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8015f38:	697b      	ldr	r3, [r7, #20]
 8015f3a:	685b      	ldr	r3, [r3, #4]
 8015f3c:	4798      	blx	r3

  now = sys_now();
 8015f3e:	f7f9 f849 	bl	800efd4 <sys_now>
 8015f42:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8015f44:	697b      	ldr	r3, [r7, #20]
 8015f46:	681a      	ldr	r2, [r3, #0]
 8015f48:	4b0f      	ldr	r3, [pc, #60]	; (8015f88 <lwip_cyclic_timer+0x5c>)
 8015f4a:	681b      	ldr	r3, [r3, #0]
 8015f4c:	4413      	add	r3, r2
 8015f4e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8015f50:	68fa      	ldr	r2, [r7, #12]
 8015f52:	693b      	ldr	r3, [r7, #16]
 8015f54:	1ad3      	subs	r3, r2, r3
 8015f56:	0fdb      	lsrs	r3, r3, #31
 8015f58:	f003 0301 	and.w	r3, r3, #1
 8015f5c:	b2db      	uxtb	r3, r3
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d009      	beq.n	8015f76 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8015f62:	697b      	ldr	r3, [r7, #20]
 8015f64:	681a      	ldr	r2, [r3, #0]
 8015f66:	693b      	ldr	r3, [r7, #16]
 8015f68:	4413      	add	r3, r2
 8015f6a:	687a      	ldr	r2, [r7, #4]
 8015f6c:	4907      	ldr	r1, [pc, #28]	; (8015f8c <lwip_cyclic_timer+0x60>)
 8015f6e:	4618      	mov	r0, r3
 8015f70:	f7ff ff6e 	bl	8015e50 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8015f74:	e004      	b.n	8015f80 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8015f76:	687a      	ldr	r2, [r7, #4]
 8015f78:	4904      	ldr	r1, [pc, #16]	; (8015f8c <lwip_cyclic_timer+0x60>)
 8015f7a:	68f8      	ldr	r0, [r7, #12]
 8015f7c:	f7ff ff68 	bl	8015e50 <sys_timeout_abs>
}
 8015f80:	bf00      	nop
 8015f82:	3718      	adds	r7, #24
 8015f84:	46bd      	mov	sp, r7
 8015f86:	bd80      	pop	{r7, pc}
 8015f88:	20000548 	.word	0x20000548
 8015f8c:	08015f2d 	.word	0x08015f2d

08015f90 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8015f90:	b580      	push	{r7, lr}
 8015f92:	b082      	sub	sp, #8
 8015f94:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8015f96:	2301      	movs	r3, #1
 8015f98:	607b      	str	r3, [r7, #4]
 8015f9a:	e00e      	b.n	8015fba <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8015f9c:	4a0b      	ldr	r2, [pc, #44]	; (8015fcc <sys_timeouts_init+0x3c>)
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	00db      	lsls	r3, r3, #3
 8015fa8:	4a08      	ldr	r2, [pc, #32]	; (8015fcc <sys_timeouts_init+0x3c>)
 8015faa:	4413      	add	r3, r2
 8015fac:	461a      	mov	r2, r3
 8015fae:	4908      	ldr	r1, [pc, #32]	; (8015fd0 <sys_timeouts_init+0x40>)
 8015fb0:	f000 f810 	bl	8015fd4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	3301      	adds	r3, #1
 8015fb8:	607b      	str	r3, [r7, #4]
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	2b04      	cmp	r3, #4
 8015fbe:	d9ed      	bls.n	8015f9c <sys_timeouts_init+0xc>
  }
}
 8015fc0:	bf00      	nop
 8015fc2:	bf00      	nop
 8015fc4:	3708      	adds	r7, #8
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	bd80      	pop	{r7, pc}
 8015fca:	bf00      	nop
 8015fcc:	08024220 	.word	0x08024220
 8015fd0:	08015f2d 	.word	0x08015f2d

08015fd4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8015fd4:	b580      	push	{r7, lr}
 8015fd6:	b086      	sub	sp, #24
 8015fd8:	af00      	add	r7, sp, #0
 8015fda:	60f8      	str	r0, [r7, #12]
 8015fdc:	60b9      	str	r1, [r7, #8]
 8015fde:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8015fe0:	68fb      	ldr	r3, [r7, #12]
 8015fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015fe6:	d306      	bcc.n	8015ff6 <sys_timeout+0x22>
 8015fe8:	4b0a      	ldr	r3, [pc, #40]	; (8016014 <sys_timeout+0x40>)
 8015fea:	f240 1229 	movw	r2, #297	; 0x129
 8015fee:	490a      	ldr	r1, [pc, #40]	; (8016018 <sys_timeout+0x44>)
 8015ff0:	480a      	ldr	r0, [pc, #40]	; (801601c <sys_timeout+0x48>)
 8015ff2:	f005 fb97 	bl	801b724 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8015ff6:	f7f8 ffed 	bl	800efd4 <sys_now>
 8015ffa:	4602      	mov	r2, r0
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	4413      	add	r3, r2
 8016000:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016002:	687a      	ldr	r2, [r7, #4]
 8016004:	68b9      	ldr	r1, [r7, #8]
 8016006:	6978      	ldr	r0, [r7, #20]
 8016008:	f7ff ff22 	bl	8015e50 <sys_timeout_abs>
#endif
}
 801600c:	bf00      	nop
 801600e:	3718      	adds	r7, #24
 8016010:	46bd      	mov	sp, r7
 8016012:	bd80      	pop	{r7, pc}
 8016014:	08022d40 	.word	0x08022d40
 8016018:	08022ddc 	.word	0x08022ddc
 801601c:	08022db4 	.word	0x08022db4

08016020 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016020:	b580      	push	{r7, lr}
 8016022:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016024:	f005 fb96 	bl	801b754 <rand>
 8016028:	4603      	mov	r3, r0
 801602a:	b29b      	uxth	r3, r3
 801602c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016030:	b29b      	uxth	r3, r3
 8016032:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8016036:	b29a      	uxth	r2, r3
 8016038:	4b01      	ldr	r3, [pc, #4]	; (8016040 <udp_init+0x20>)
 801603a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801603c:	bf00      	nop
 801603e:	bd80      	pop	{r7, pc}
 8016040:	2000006c 	.word	0x2000006c

08016044 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8016044:	b480      	push	{r7}
 8016046:	b083      	sub	sp, #12
 8016048:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801604a:	2300      	movs	r3, #0
 801604c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801604e:	4b17      	ldr	r3, [pc, #92]	; (80160ac <udp_new_port+0x68>)
 8016050:	881b      	ldrh	r3, [r3, #0]
 8016052:	1c5a      	adds	r2, r3, #1
 8016054:	b291      	uxth	r1, r2
 8016056:	4a15      	ldr	r2, [pc, #84]	; (80160ac <udp_new_port+0x68>)
 8016058:	8011      	strh	r1, [r2, #0]
 801605a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801605e:	4293      	cmp	r3, r2
 8016060:	d103      	bne.n	801606a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8016062:	4b12      	ldr	r3, [pc, #72]	; (80160ac <udp_new_port+0x68>)
 8016064:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8016068:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801606a:	4b11      	ldr	r3, [pc, #68]	; (80160b0 <udp_new_port+0x6c>)
 801606c:	681b      	ldr	r3, [r3, #0]
 801606e:	603b      	str	r3, [r7, #0]
 8016070:	e011      	b.n	8016096 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8016072:	683b      	ldr	r3, [r7, #0]
 8016074:	8a5a      	ldrh	r2, [r3, #18]
 8016076:	4b0d      	ldr	r3, [pc, #52]	; (80160ac <udp_new_port+0x68>)
 8016078:	881b      	ldrh	r3, [r3, #0]
 801607a:	429a      	cmp	r2, r3
 801607c:	d108      	bne.n	8016090 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801607e:	88fb      	ldrh	r3, [r7, #6]
 8016080:	3301      	adds	r3, #1
 8016082:	80fb      	strh	r3, [r7, #6]
 8016084:	88fb      	ldrh	r3, [r7, #6]
 8016086:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801608a:	d3e0      	bcc.n	801604e <udp_new_port+0xa>
        return 0;
 801608c:	2300      	movs	r3, #0
 801608e:	e007      	b.n	80160a0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016090:	683b      	ldr	r3, [r7, #0]
 8016092:	68db      	ldr	r3, [r3, #12]
 8016094:	603b      	str	r3, [r7, #0]
 8016096:	683b      	ldr	r3, [r7, #0]
 8016098:	2b00      	cmp	r3, #0
 801609a:	d1ea      	bne.n	8016072 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801609c:	4b03      	ldr	r3, [pc, #12]	; (80160ac <udp_new_port+0x68>)
 801609e:	881b      	ldrh	r3, [r3, #0]
}
 80160a0:	4618      	mov	r0, r3
 80160a2:	370c      	adds	r7, #12
 80160a4:	46bd      	mov	sp, r7
 80160a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160aa:	4770      	bx	lr
 80160ac:	2000006c 	.word	0x2000006c
 80160b0:	2000785c 	.word	0x2000785c

080160b4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80160b4:	b580      	push	{r7, lr}
 80160b6:	b084      	sub	sp, #16
 80160b8:	af00      	add	r7, sp, #0
 80160ba:	60f8      	str	r0, [r7, #12]
 80160bc:	60b9      	str	r1, [r7, #8]
 80160be:	4613      	mov	r3, r2
 80160c0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d105      	bne.n	80160d4 <udp_input_local_match+0x20>
 80160c8:	4b27      	ldr	r3, [pc, #156]	; (8016168 <udp_input_local_match+0xb4>)
 80160ca:	2287      	movs	r2, #135	; 0x87
 80160cc:	4927      	ldr	r1, [pc, #156]	; (801616c <udp_input_local_match+0xb8>)
 80160ce:	4828      	ldr	r0, [pc, #160]	; (8016170 <udp_input_local_match+0xbc>)
 80160d0:	f005 fb28 	bl	801b724 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80160d4:	68bb      	ldr	r3, [r7, #8]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d105      	bne.n	80160e6 <udp_input_local_match+0x32>
 80160da:	4b23      	ldr	r3, [pc, #140]	; (8016168 <udp_input_local_match+0xb4>)
 80160dc:	2288      	movs	r2, #136	; 0x88
 80160de:	4925      	ldr	r1, [pc, #148]	; (8016174 <udp_input_local_match+0xc0>)
 80160e0:	4823      	ldr	r0, [pc, #140]	; (8016170 <udp_input_local_match+0xbc>)
 80160e2:	f005 fb1f 	bl	801b724 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80160e6:	68fb      	ldr	r3, [r7, #12]
 80160e8:	7a1b      	ldrb	r3, [r3, #8]
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d00b      	beq.n	8016106 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80160ee:	68fb      	ldr	r3, [r7, #12]
 80160f0:	7a1a      	ldrb	r2, [r3, #8]
 80160f2:	4b21      	ldr	r3, [pc, #132]	; (8016178 <udp_input_local_match+0xc4>)
 80160f4:	685b      	ldr	r3, [r3, #4]
 80160f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80160fa:	3301      	adds	r3, #1
 80160fc:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80160fe:	429a      	cmp	r2, r3
 8016100:	d001      	beq.n	8016106 <udp_input_local_match+0x52>
    return 0;
 8016102:	2300      	movs	r3, #0
 8016104:	e02b      	b.n	801615e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016106:	79fb      	ldrb	r3, [r7, #7]
 8016108:	2b00      	cmp	r3, #0
 801610a:	d018      	beq.n	801613e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	2b00      	cmp	r3, #0
 8016110:	d013      	beq.n	801613a <udp_input_local_match+0x86>
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	681b      	ldr	r3, [r3, #0]
 8016116:	2b00      	cmp	r3, #0
 8016118:	d00f      	beq.n	801613a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801611a:	4b17      	ldr	r3, [pc, #92]	; (8016178 <udp_input_local_match+0xc4>)
 801611c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801611e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016122:	d00a      	beq.n	801613a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016124:	68fb      	ldr	r3, [r7, #12]
 8016126:	681a      	ldr	r2, [r3, #0]
 8016128:	4b13      	ldr	r3, [pc, #76]	; (8016178 <udp_input_local_match+0xc4>)
 801612a:	695b      	ldr	r3, [r3, #20]
 801612c:	405a      	eors	r2, r3
 801612e:	68bb      	ldr	r3, [r7, #8]
 8016130:	3308      	adds	r3, #8
 8016132:	681b      	ldr	r3, [r3, #0]
 8016134:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016136:	2b00      	cmp	r3, #0
 8016138:	d110      	bne.n	801615c <udp_input_local_match+0xa8>
          return 1;
 801613a:	2301      	movs	r3, #1
 801613c:	e00f      	b.n	801615e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801613e:	68fb      	ldr	r3, [r7, #12]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d009      	beq.n	8016158 <udp_input_local_match+0xa4>
 8016144:	68fb      	ldr	r3, [r7, #12]
 8016146:	681b      	ldr	r3, [r3, #0]
 8016148:	2b00      	cmp	r3, #0
 801614a:	d005      	beq.n	8016158 <udp_input_local_match+0xa4>
 801614c:	68fb      	ldr	r3, [r7, #12]
 801614e:	681a      	ldr	r2, [r3, #0]
 8016150:	4b09      	ldr	r3, [pc, #36]	; (8016178 <udp_input_local_match+0xc4>)
 8016152:	695b      	ldr	r3, [r3, #20]
 8016154:	429a      	cmp	r2, r3
 8016156:	d101      	bne.n	801615c <udp_input_local_match+0xa8>
        return 1;
 8016158:	2301      	movs	r3, #1
 801615a:	e000      	b.n	801615e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801615c:	2300      	movs	r3, #0
}
 801615e:	4618      	mov	r0, r3
 8016160:	3710      	adds	r7, #16
 8016162:	46bd      	mov	sp, r7
 8016164:	bd80      	pop	{r7, pc}
 8016166:	bf00      	nop
 8016168:	08022e28 	.word	0x08022e28
 801616c:	08022e58 	.word	0x08022e58
 8016170:	08022e7c 	.word	0x08022e7c
 8016174:	08022ea4 	.word	0x08022ea4
 8016178:	20004720 	.word	0x20004720

0801617c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801617c:	b590      	push	{r4, r7, lr}
 801617e:	b08d      	sub	sp, #52	; 0x34
 8016180:	af02      	add	r7, sp, #8
 8016182:	6078      	str	r0, [r7, #4]
 8016184:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016186:	2300      	movs	r3, #0
 8016188:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	2b00      	cmp	r3, #0
 801618e:	d105      	bne.n	801619c <udp_input+0x20>
 8016190:	4b7c      	ldr	r3, [pc, #496]	; (8016384 <udp_input+0x208>)
 8016192:	22cf      	movs	r2, #207	; 0xcf
 8016194:	497c      	ldr	r1, [pc, #496]	; (8016388 <udp_input+0x20c>)
 8016196:	487d      	ldr	r0, [pc, #500]	; (801638c <udp_input+0x210>)
 8016198:	f005 fac4 	bl	801b724 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801619c:	683b      	ldr	r3, [r7, #0]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d105      	bne.n	80161ae <udp_input+0x32>
 80161a2:	4b78      	ldr	r3, [pc, #480]	; (8016384 <udp_input+0x208>)
 80161a4:	22d0      	movs	r2, #208	; 0xd0
 80161a6:	497a      	ldr	r1, [pc, #488]	; (8016390 <udp_input+0x214>)
 80161a8:	4878      	ldr	r0, [pc, #480]	; (801638c <udp_input+0x210>)
 80161aa:	f005 fabb 	bl	801b724 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	895b      	ldrh	r3, [r3, #10]
 80161b2:	2b07      	cmp	r3, #7
 80161b4:	d803      	bhi.n	80161be <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80161b6:	6878      	ldr	r0, [r7, #4]
 80161b8:	f7fa fa36 	bl	8010628 <pbuf_free>
    goto end;
 80161bc:	e0de      	b.n	801637c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	685b      	ldr	r3, [r3, #4]
 80161c2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80161c4:	4b73      	ldr	r3, [pc, #460]	; (8016394 <udp_input+0x218>)
 80161c6:	695b      	ldr	r3, [r3, #20]
 80161c8:	4a72      	ldr	r2, [pc, #456]	; (8016394 <udp_input+0x218>)
 80161ca:	6812      	ldr	r2, [r2, #0]
 80161cc:	4611      	mov	r1, r2
 80161ce:	4618      	mov	r0, r3
 80161d0:	f003 fdca 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 80161d4:	4603      	mov	r3, r0
 80161d6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80161d8:	697b      	ldr	r3, [r7, #20]
 80161da:	881b      	ldrh	r3, [r3, #0]
 80161dc:	b29b      	uxth	r3, r3
 80161de:	4618      	mov	r0, r3
 80161e0:	f7f8 ff86 	bl	800f0f0 <lwip_htons>
 80161e4:	4603      	mov	r3, r0
 80161e6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80161e8:	697b      	ldr	r3, [r7, #20]
 80161ea:	885b      	ldrh	r3, [r3, #2]
 80161ec:	b29b      	uxth	r3, r3
 80161ee:	4618      	mov	r0, r3
 80161f0:	f7f8 ff7e 	bl	800f0f0 <lwip_htons>
 80161f4:	4603      	mov	r3, r0
 80161f6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80161f8:	2300      	movs	r3, #0
 80161fa:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80161fc:	2300      	movs	r3, #0
 80161fe:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016200:	2300      	movs	r3, #0
 8016202:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016204:	4b64      	ldr	r3, [pc, #400]	; (8016398 <udp_input+0x21c>)
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	627b      	str	r3, [r7, #36]	; 0x24
 801620a:	e054      	b.n	80162b6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801620c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801620e:	8a5b      	ldrh	r3, [r3, #18]
 8016210:	89fa      	ldrh	r2, [r7, #14]
 8016212:	429a      	cmp	r2, r3
 8016214:	d14a      	bne.n	80162ac <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8016216:	7cfb      	ldrb	r3, [r7, #19]
 8016218:	461a      	mov	r2, r3
 801621a:	6839      	ldr	r1, [r7, #0]
 801621c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801621e:	f7ff ff49 	bl	80160b4 <udp_input_local_match>
 8016222:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016224:	2b00      	cmp	r3, #0
 8016226:	d041      	beq.n	80162ac <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8016228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801622a:	7c1b      	ldrb	r3, [r3, #16]
 801622c:	f003 0304 	and.w	r3, r3, #4
 8016230:	2b00      	cmp	r3, #0
 8016232:	d11d      	bne.n	8016270 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016234:	69fb      	ldr	r3, [r7, #28]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d102      	bne.n	8016240 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801623a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801623c:	61fb      	str	r3, [r7, #28]
 801623e:	e017      	b.n	8016270 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8016240:	7cfb      	ldrb	r3, [r7, #19]
 8016242:	2b00      	cmp	r3, #0
 8016244:	d014      	beq.n	8016270 <udp_input+0xf4>
 8016246:	4b53      	ldr	r3, [pc, #332]	; (8016394 <udp_input+0x218>)
 8016248:	695b      	ldr	r3, [r3, #20]
 801624a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801624e:	d10f      	bne.n	8016270 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016250:	69fb      	ldr	r3, [r7, #28]
 8016252:	681a      	ldr	r2, [r3, #0]
 8016254:	683b      	ldr	r3, [r7, #0]
 8016256:	3304      	adds	r3, #4
 8016258:	681b      	ldr	r3, [r3, #0]
 801625a:	429a      	cmp	r2, r3
 801625c:	d008      	beq.n	8016270 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016260:	681a      	ldr	r2, [r3, #0]
 8016262:	683b      	ldr	r3, [r7, #0]
 8016264:	3304      	adds	r3, #4
 8016266:	681b      	ldr	r3, [r3, #0]
 8016268:	429a      	cmp	r2, r3
 801626a:	d101      	bne.n	8016270 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801626e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016272:	8a9b      	ldrh	r3, [r3, #20]
 8016274:	8a3a      	ldrh	r2, [r7, #16]
 8016276:	429a      	cmp	r2, r3
 8016278:	d118      	bne.n	80162ac <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801627c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801627e:	2b00      	cmp	r3, #0
 8016280:	d005      	beq.n	801628e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016284:	685a      	ldr	r2, [r3, #4]
 8016286:	4b43      	ldr	r3, [pc, #268]	; (8016394 <udp_input+0x218>)
 8016288:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801628a:	429a      	cmp	r2, r3
 801628c:	d10e      	bne.n	80162ac <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801628e:	6a3b      	ldr	r3, [r7, #32]
 8016290:	2b00      	cmp	r3, #0
 8016292:	d014      	beq.n	80162be <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016296:	68da      	ldr	r2, [r3, #12]
 8016298:	6a3b      	ldr	r3, [r7, #32]
 801629a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801629c:	4b3e      	ldr	r3, [pc, #248]	; (8016398 <udp_input+0x21c>)
 801629e:	681a      	ldr	r2, [r3, #0]
 80162a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162a2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80162a4:	4a3c      	ldr	r2, [pc, #240]	; (8016398 <udp_input+0x21c>)
 80162a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162a8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80162aa:	e008      	b.n	80162be <udp_input+0x142>
      }
    }

    prev = pcb;
 80162ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162ae:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80162b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162b2:	68db      	ldr	r3, [r3, #12]
 80162b4:	627b      	str	r3, [r7, #36]	; 0x24
 80162b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	d1a7      	bne.n	801620c <udp_input+0x90>
 80162bc:	e000      	b.n	80162c0 <udp_input+0x144>
        break;
 80162be:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80162c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d101      	bne.n	80162ca <udp_input+0x14e>
    pcb = uncon_pcb;
 80162c6:	69fb      	ldr	r3, [r7, #28]
 80162c8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80162ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d002      	beq.n	80162d6 <udp_input+0x15a>
    for_us = 1;
 80162d0:	2301      	movs	r3, #1
 80162d2:	76fb      	strb	r3, [r7, #27]
 80162d4:	e00a      	b.n	80162ec <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80162d6:	683b      	ldr	r3, [r7, #0]
 80162d8:	3304      	adds	r3, #4
 80162da:	681a      	ldr	r2, [r3, #0]
 80162dc:	4b2d      	ldr	r3, [pc, #180]	; (8016394 <udp_input+0x218>)
 80162de:	695b      	ldr	r3, [r3, #20]
 80162e0:	429a      	cmp	r2, r3
 80162e2:	bf0c      	ite	eq
 80162e4:	2301      	moveq	r3, #1
 80162e6:	2300      	movne	r3, #0
 80162e8:	b2db      	uxtb	r3, r3
 80162ea:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80162ec:	7efb      	ldrb	r3, [r7, #27]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d041      	beq.n	8016376 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80162f2:	2108      	movs	r1, #8
 80162f4:	6878      	ldr	r0, [r7, #4]
 80162f6:	f7fa f911 	bl	801051c <pbuf_remove_header>
 80162fa:	4603      	mov	r3, r0
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d00a      	beq.n	8016316 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016300:	4b20      	ldr	r3, [pc, #128]	; (8016384 <udp_input+0x208>)
 8016302:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016306:	4925      	ldr	r1, [pc, #148]	; (801639c <udp_input+0x220>)
 8016308:	4820      	ldr	r0, [pc, #128]	; (801638c <udp_input+0x210>)
 801630a:	f005 fa0b 	bl	801b724 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801630e:	6878      	ldr	r0, [r7, #4]
 8016310:	f7fa f98a 	bl	8010628 <pbuf_free>
      goto end;
 8016314:	e032      	b.n	801637c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8016316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016318:	2b00      	cmp	r3, #0
 801631a:	d012      	beq.n	8016342 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801631e:	699b      	ldr	r3, [r3, #24]
 8016320:	2b00      	cmp	r3, #0
 8016322:	d00a      	beq.n	801633a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016326:	699c      	ldr	r4, [r3, #24]
 8016328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801632a:	69d8      	ldr	r0, [r3, #28]
 801632c:	8a3b      	ldrh	r3, [r7, #16]
 801632e:	9300      	str	r3, [sp, #0]
 8016330:	4b1b      	ldr	r3, [pc, #108]	; (80163a0 <udp_input+0x224>)
 8016332:	687a      	ldr	r2, [r7, #4]
 8016334:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016336:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016338:	e021      	b.n	801637e <udp_input+0x202>
        pbuf_free(p);
 801633a:	6878      	ldr	r0, [r7, #4]
 801633c:	f7fa f974 	bl	8010628 <pbuf_free>
        goto end;
 8016340:	e01c      	b.n	801637c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8016342:	7cfb      	ldrb	r3, [r7, #19]
 8016344:	2b00      	cmp	r3, #0
 8016346:	d112      	bne.n	801636e <udp_input+0x1f2>
 8016348:	4b12      	ldr	r3, [pc, #72]	; (8016394 <udp_input+0x218>)
 801634a:	695b      	ldr	r3, [r3, #20]
 801634c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016350:	2be0      	cmp	r3, #224	; 0xe0
 8016352:	d00c      	beq.n	801636e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016354:	4b0f      	ldr	r3, [pc, #60]	; (8016394 <udp_input+0x218>)
 8016356:	899b      	ldrh	r3, [r3, #12]
 8016358:	3308      	adds	r3, #8
 801635a:	b29b      	uxth	r3, r3
 801635c:	b21b      	sxth	r3, r3
 801635e:	4619      	mov	r1, r3
 8016360:	6878      	ldr	r0, [r7, #4]
 8016362:	f7fa f94e 	bl	8010602 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016366:	2103      	movs	r1, #3
 8016368:	6878      	ldr	r0, [r7, #4]
 801636a:	f003 f9bf 	bl	80196ec <icmp_dest_unreach>
      pbuf_free(p);
 801636e:	6878      	ldr	r0, [r7, #4]
 8016370:	f7fa f95a 	bl	8010628 <pbuf_free>
  return;
 8016374:	e003      	b.n	801637e <udp_input+0x202>
    pbuf_free(p);
 8016376:	6878      	ldr	r0, [r7, #4]
 8016378:	f7fa f956 	bl	8010628 <pbuf_free>
  return;
 801637c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801637e:	372c      	adds	r7, #44	; 0x2c
 8016380:	46bd      	mov	sp, r7
 8016382:	bd90      	pop	{r4, r7, pc}
 8016384:	08022e28 	.word	0x08022e28
 8016388:	08022ecc 	.word	0x08022ecc
 801638c:	08022e7c 	.word	0x08022e7c
 8016390:	08022ee4 	.word	0x08022ee4
 8016394:	20004720 	.word	0x20004720
 8016398:	2000785c 	.word	0x2000785c
 801639c:	08022f00 	.word	0x08022f00
 80163a0:	20004730 	.word	0x20004730

080163a4 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80163a4:	b580      	push	{r7, lr}
 80163a6:	b088      	sub	sp, #32
 80163a8:	af02      	add	r7, sp, #8
 80163aa:	60f8      	str	r0, [r7, #12]
 80163ac:	60b9      	str	r1, [r7, #8]
 80163ae:	607a      	str	r2, [r7, #4]
 80163b0:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80163b2:	68fb      	ldr	r3, [r7, #12]
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d109      	bne.n	80163cc <udp_sendto_if+0x28>
 80163b8:	4b2e      	ldr	r3, [pc, #184]	; (8016474 <udp_sendto_if+0xd0>)
 80163ba:	f44f 7220 	mov.w	r2, #640	; 0x280
 80163be:	492e      	ldr	r1, [pc, #184]	; (8016478 <udp_sendto_if+0xd4>)
 80163c0:	482e      	ldr	r0, [pc, #184]	; (801647c <udp_sendto_if+0xd8>)
 80163c2:	f005 f9af 	bl	801b724 <iprintf>
 80163c6:	f06f 030f 	mvn.w	r3, #15
 80163ca:	e04f      	b.n	801646c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80163cc:	68bb      	ldr	r3, [r7, #8]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d109      	bne.n	80163e6 <udp_sendto_if+0x42>
 80163d2:	4b28      	ldr	r3, [pc, #160]	; (8016474 <udp_sendto_if+0xd0>)
 80163d4:	f240 2281 	movw	r2, #641	; 0x281
 80163d8:	4929      	ldr	r1, [pc, #164]	; (8016480 <udp_sendto_if+0xdc>)
 80163da:	4828      	ldr	r0, [pc, #160]	; (801647c <udp_sendto_if+0xd8>)
 80163dc:	f005 f9a2 	bl	801b724 <iprintf>
 80163e0:	f06f 030f 	mvn.w	r3, #15
 80163e4:	e042      	b.n	801646c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d109      	bne.n	8016400 <udp_sendto_if+0x5c>
 80163ec:	4b21      	ldr	r3, [pc, #132]	; (8016474 <udp_sendto_if+0xd0>)
 80163ee:	f240 2282 	movw	r2, #642	; 0x282
 80163f2:	4924      	ldr	r1, [pc, #144]	; (8016484 <udp_sendto_if+0xe0>)
 80163f4:	4821      	ldr	r0, [pc, #132]	; (801647c <udp_sendto_if+0xd8>)
 80163f6:	f005 f995 	bl	801b724 <iprintf>
 80163fa:	f06f 030f 	mvn.w	r3, #15
 80163fe:	e035      	b.n	801646c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8016400:	6a3b      	ldr	r3, [r7, #32]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d109      	bne.n	801641a <udp_sendto_if+0x76>
 8016406:	4b1b      	ldr	r3, [pc, #108]	; (8016474 <udp_sendto_if+0xd0>)
 8016408:	f240 2283 	movw	r2, #643	; 0x283
 801640c:	491e      	ldr	r1, [pc, #120]	; (8016488 <udp_sendto_if+0xe4>)
 801640e:	481b      	ldr	r0, [pc, #108]	; (801647c <udp_sendto_if+0xd8>)
 8016410:	f005 f988 	bl	801b724 <iprintf>
 8016414:	f06f 030f 	mvn.w	r3, #15
 8016418:	e028      	b.n	801646c <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d009      	beq.n	8016434 <udp_sendto_if+0x90>
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	2b00      	cmp	r3, #0
 8016426:	d005      	beq.n	8016434 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8016428:	68fb      	ldr	r3, [r7, #12]
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016430:	2be0      	cmp	r3, #224	; 0xe0
 8016432:	d103      	bne.n	801643c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8016434:	6a3b      	ldr	r3, [r7, #32]
 8016436:	3304      	adds	r3, #4
 8016438:	617b      	str	r3, [r7, #20]
 801643a:	e00b      	b.n	8016454 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	681a      	ldr	r2, [r3, #0]
 8016440:	6a3b      	ldr	r3, [r7, #32]
 8016442:	3304      	adds	r3, #4
 8016444:	681b      	ldr	r3, [r3, #0]
 8016446:	429a      	cmp	r2, r3
 8016448:	d002      	beq.n	8016450 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801644a:	f06f 0303 	mvn.w	r3, #3
 801644e:	e00d      	b.n	801646c <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8016454:	887a      	ldrh	r2, [r7, #2]
 8016456:	697b      	ldr	r3, [r7, #20]
 8016458:	9301      	str	r3, [sp, #4]
 801645a:	6a3b      	ldr	r3, [r7, #32]
 801645c:	9300      	str	r3, [sp, #0]
 801645e:	4613      	mov	r3, r2
 8016460:	687a      	ldr	r2, [r7, #4]
 8016462:	68b9      	ldr	r1, [r7, #8]
 8016464:	68f8      	ldr	r0, [r7, #12]
 8016466:	f000 f811 	bl	801648c <udp_sendto_if_src>
 801646a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801646c:	4618      	mov	r0, r3
 801646e:	3718      	adds	r7, #24
 8016470:	46bd      	mov	sp, r7
 8016472:	bd80      	pop	{r7, pc}
 8016474:	08022e28 	.word	0x08022e28
 8016478:	08022f9c 	.word	0x08022f9c
 801647c:	08022e7c 	.word	0x08022e7c
 8016480:	08022fb8 	.word	0x08022fb8
 8016484:	08022fd4 	.word	0x08022fd4
 8016488:	08022ff4 	.word	0x08022ff4

0801648c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801648c:	b580      	push	{r7, lr}
 801648e:	b08c      	sub	sp, #48	; 0x30
 8016490:	af04      	add	r7, sp, #16
 8016492:	60f8      	str	r0, [r7, #12]
 8016494:	60b9      	str	r1, [r7, #8]
 8016496:	607a      	str	r2, [r7, #4]
 8016498:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801649a:	68fb      	ldr	r3, [r7, #12]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d109      	bne.n	80164b4 <udp_sendto_if_src+0x28>
 80164a0:	4b65      	ldr	r3, [pc, #404]	; (8016638 <udp_sendto_if_src+0x1ac>)
 80164a2:	f240 22d1 	movw	r2, #721	; 0x2d1
 80164a6:	4965      	ldr	r1, [pc, #404]	; (801663c <udp_sendto_if_src+0x1b0>)
 80164a8:	4865      	ldr	r0, [pc, #404]	; (8016640 <udp_sendto_if_src+0x1b4>)
 80164aa:	f005 f93b 	bl	801b724 <iprintf>
 80164ae:	f06f 030f 	mvn.w	r3, #15
 80164b2:	e0bc      	b.n	801662e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80164b4:	68bb      	ldr	r3, [r7, #8]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d109      	bne.n	80164ce <udp_sendto_if_src+0x42>
 80164ba:	4b5f      	ldr	r3, [pc, #380]	; (8016638 <udp_sendto_if_src+0x1ac>)
 80164bc:	f240 22d2 	movw	r2, #722	; 0x2d2
 80164c0:	4960      	ldr	r1, [pc, #384]	; (8016644 <udp_sendto_if_src+0x1b8>)
 80164c2:	485f      	ldr	r0, [pc, #380]	; (8016640 <udp_sendto_if_src+0x1b4>)
 80164c4:	f005 f92e 	bl	801b724 <iprintf>
 80164c8:	f06f 030f 	mvn.w	r3, #15
 80164cc:	e0af      	b.n	801662e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d109      	bne.n	80164e8 <udp_sendto_if_src+0x5c>
 80164d4:	4b58      	ldr	r3, [pc, #352]	; (8016638 <udp_sendto_if_src+0x1ac>)
 80164d6:	f240 22d3 	movw	r2, #723	; 0x2d3
 80164da:	495b      	ldr	r1, [pc, #364]	; (8016648 <udp_sendto_if_src+0x1bc>)
 80164dc:	4858      	ldr	r0, [pc, #352]	; (8016640 <udp_sendto_if_src+0x1b4>)
 80164de:	f005 f921 	bl	801b724 <iprintf>
 80164e2:	f06f 030f 	mvn.w	r3, #15
 80164e6:	e0a2      	b.n	801662e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80164e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d109      	bne.n	8016502 <udp_sendto_if_src+0x76>
 80164ee:	4b52      	ldr	r3, [pc, #328]	; (8016638 <udp_sendto_if_src+0x1ac>)
 80164f0:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 80164f4:	4955      	ldr	r1, [pc, #340]	; (801664c <udp_sendto_if_src+0x1c0>)
 80164f6:	4852      	ldr	r0, [pc, #328]	; (8016640 <udp_sendto_if_src+0x1b4>)
 80164f8:	f005 f914 	bl	801b724 <iprintf>
 80164fc:	f06f 030f 	mvn.w	r3, #15
 8016500:	e095      	b.n	801662e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8016502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016504:	2b00      	cmp	r3, #0
 8016506:	d109      	bne.n	801651c <udp_sendto_if_src+0x90>
 8016508:	4b4b      	ldr	r3, [pc, #300]	; (8016638 <udp_sendto_if_src+0x1ac>)
 801650a:	f240 22d5 	movw	r2, #725	; 0x2d5
 801650e:	4950      	ldr	r1, [pc, #320]	; (8016650 <udp_sendto_if_src+0x1c4>)
 8016510:	484b      	ldr	r0, [pc, #300]	; (8016640 <udp_sendto_if_src+0x1b4>)
 8016512:	f005 f907 	bl	801b724 <iprintf>
 8016516:	f06f 030f 	mvn.w	r3, #15
 801651a:	e088      	b.n	801662e <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	8a5b      	ldrh	r3, [r3, #18]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d10f      	bne.n	8016544 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8016524:	68f9      	ldr	r1, [r7, #12]
 8016526:	68fb      	ldr	r3, [r7, #12]
 8016528:	8a5b      	ldrh	r3, [r3, #18]
 801652a:	461a      	mov	r2, r3
 801652c:	68f8      	ldr	r0, [r7, #12]
 801652e:	f000 f893 	bl	8016658 <udp_bind>
 8016532:	4603      	mov	r3, r0
 8016534:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8016536:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d002      	beq.n	8016544 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801653e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016542:	e074      	b.n	801662e <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8016544:	68bb      	ldr	r3, [r7, #8]
 8016546:	891b      	ldrh	r3, [r3, #8]
 8016548:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801654c:	4293      	cmp	r3, r2
 801654e:	d902      	bls.n	8016556 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8016550:	f04f 33ff 	mov.w	r3, #4294967295
 8016554:	e06b      	b.n	801662e <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8016556:	2108      	movs	r1, #8
 8016558:	68b8      	ldr	r0, [r7, #8]
 801655a:	f7f9 ffcf 	bl	80104fc <pbuf_add_header>
 801655e:	4603      	mov	r3, r0
 8016560:	2b00      	cmp	r3, #0
 8016562:	d015      	beq.n	8016590 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8016564:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016568:	2108      	movs	r1, #8
 801656a:	2022      	movs	r0, #34	; 0x22
 801656c:	f7f9 fd78 	bl	8010060 <pbuf_alloc>
 8016570:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8016572:	69fb      	ldr	r3, [r7, #28]
 8016574:	2b00      	cmp	r3, #0
 8016576:	d102      	bne.n	801657e <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8016578:	f04f 33ff 	mov.w	r3, #4294967295
 801657c:	e057      	b.n	801662e <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801657e:	68bb      	ldr	r3, [r7, #8]
 8016580:	891b      	ldrh	r3, [r3, #8]
 8016582:	2b00      	cmp	r3, #0
 8016584:	d006      	beq.n	8016594 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8016586:	68b9      	ldr	r1, [r7, #8]
 8016588:	69f8      	ldr	r0, [r7, #28]
 801658a:	f7fa f965 	bl	8010858 <pbuf_chain>
 801658e:	e001      	b.n	8016594 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8016590:	68bb      	ldr	r3, [r7, #8]
 8016592:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8016594:	69fb      	ldr	r3, [r7, #28]
 8016596:	895b      	ldrh	r3, [r3, #10]
 8016598:	2b07      	cmp	r3, #7
 801659a:	d806      	bhi.n	80165aa <udp_sendto_if_src+0x11e>
 801659c:	4b26      	ldr	r3, [pc, #152]	; (8016638 <udp_sendto_if_src+0x1ac>)
 801659e:	f240 320d 	movw	r2, #781	; 0x30d
 80165a2:	492c      	ldr	r1, [pc, #176]	; (8016654 <udp_sendto_if_src+0x1c8>)
 80165a4:	4826      	ldr	r0, [pc, #152]	; (8016640 <udp_sendto_if_src+0x1b4>)
 80165a6:	f005 f8bd 	bl	801b724 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80165aa:	69fb      	ldr	r3, [r7, #28]
 80165ac:	685b      	ldr	r3, [r3, #4]
 80165ae:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80165b0:	68fb      	ldr	r3, [r7, #12]
 80165b2:	8a5b      	ldrh	r3, [r3, #18]
 80165b4:	4618      	mov	r0, r3
 80165b6:	f7f8 fd9b 	bl	800f0f0 <lwip_htons>
 80165ba:	4603      	mov	r3, r0
 80165bc:	461a      	mov	r2, r3
 80165be:	697b      	ldr	r3, [r7, #20]
 80165c0:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80165c2:	887b      	ldrh	r3, [r7, #2]
 80165c4:	4618      	mov	r0, r3
 80165c6:	f7f8 fd93 	bl	800f0f0 <lwip_htons>
 80165ca:	4603      	mov	r3, r0
 80165cc:	461a      	mov	r2, r3
 80165ce:	697b      	ldr	r3, [r7, #20]
 80165d0:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80165d2:	697b      	ldr	r3, [r7, #20]
 80165d4:	2200      	movs	r2, #0
 80165d6:	719a      	strb	r2, [r3, #6]
 80165d8:	2200      	movs	r2, #0
 80165da:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80165dc:	69fb      	ldr	r3, [r7, #28]
 80165de:	891b      	ldrh	r3, [r3, #8]
 80165e0:	4618      	mov	r0, r3
 80165e2:	f7f8 fd85 	bl	800f0f0 <lwip_htons>
 80165e6:	4603      	mov	r3, r0
 80165e8:	461a      	mov	r2, r3
 80165ea:	697b      	ldr	r3, [r7, #20]
 80165ec:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80165ee:	2311      	movs	r3, #17
 80165f0:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80165f2:	68fb      	ldr	r3, [r7, #12]
 80165f4:	7adb      	ldrb	r3, [r3, #11]
 80165f6:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80165f8:	68fb      	ldr	r3, [r7, #12]
 80165fa:	7a9b      	ldrb	r3, [r3, #10]
 80165fc:	7cb9      	ldrb	r1, [r7, #18]
 80165fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016600:	9202      	str	r2, [sp, #8]
 8016602:	7cfa      	ldrb	r2, [r7, #19]
 8016604:	9201      	str	r2, [sp, #4]
 8016606:	9300      	str	r3, [sp, #0]
 8016608:	460b      	mov	r3, r1
 801660a:	687a      	ldr	r2, [r7, #4]
 801660c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801660e:	69f8      	ldr	r0, [r7, #28]
 8016610:	f003 fafc 	bl	8019c0c <ip4_output_if_src>
 8016614:	4603      	mov	r3, r0
 8016616:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8016618:	69fa      	ldr	r2, [r7, #28]
 801661a:	68bb      	ldr	r3, [r7, #8]
 801661c:	429a      	cmp	r2, r3
 801661e:	d004      	beq.n	801662a <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8016620:	69f8      	ldr	r0, [r7, #28]
 8016622:	f7fa f801 	bl	8010628 <pbuf_free>
    q = NULL;
 8016626:	2300      	movs	r3, #0
 8016628:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801662a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801662e:	4618      	mov	r0, r3
 8016630:	3720      	adds	r7, #32
 8016632:	46bd      	mov	sp, r7
 8016634:	bd80      	pop	{r7, pc}
 8016636:	bf00      	nop
 8016638:	08022e28 	.word	0x08022e28
 801663c:	08023014 	.word	0x08023014
 8016640:	08022e7c 	.word	0x08022e7c
 8016644:	08023034 	.word	0x08023034
 8016648:	08023054 	.word	0x08023054
 801664c:	08023078 	.word	0x08023078
 8016650:	0802309c 	.word	0x0802309c
 8016654:	080230c0 	.word	0x080230c0

08016658 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8016658:	b580      	push	{r7, lr}
 801665a:	b086      	sub	sp, #24
 801665c:	af00      	add	r7, sp, #0
 801665e:	60f8      	str	r0, [r7, #12]
 8016660:	60b9      	str	r1, [r7, #8]
 8016662:	4613      	mov	r3, r2
 8016664:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8016666:	68bb      	ldr	r3, [r7, #8]
 8016668:	2b00      	cmp	r3, #0
 801666a:	d101      	bne.n	8016670 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801666c:	4b39      	ldr	r3, [pc, #228]	; (8016754 <udp_bind+0xfc>)
 801666e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8016670:	68fb      	ldr	r3, [r7, #12]
 8016672:	2b00      	cmp	r3, #0
 8016674:	d109      	bne.n	801668a <udp_bind+0x32>
 8016676:	4b38      	ldr	r3, [pc, #224]	; (8016758 <udp_bind+0x100>)
 8016678:	f240 32b7 	movw	r2, #951	; 0x3b7
 801667c:	4937      	ldr	r1, [pc, #220]	; (801675c <udp_bind+0x104>)
 801667e:	4838      	ldr	r0, [pc, #224]	; (8016760 <udp_bind+0x108>)
 8016680:	f005 f850 	bl	801b724 <iprintf>
 8016684:	f06f 030f 	mvn.w	r3, #15
 8016688:	e060      	b.n	801674c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801668a:	2300      	movs	r3, #0
 801668c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801668e:	4b35      	ldr	r3, [pc, #212]	; (8016764 <udp_bind+0x10c>)
 8016690:	681b      	ldr	r3, [r3, #0]
 8016692:	617b      	str	r3, [r7, #20]
 8016694:	e009      	b.n	80166aa <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8016696:	68fa      	ldr	r2, [r7, #12]
 8016698:	697b      	ldr	r3, [r7, #20]
 801669a:	429a      	cmp	r2, r3
 801669c:	d102      	bne.n	80166a4 <udp_bind+0x4c>
      rebind = 1;
 801669e:	2301      	movs	r3, #1
 80166a0:	74fb      	strb	r3, [r7, #19]
      break;
 80166a2:	e005      	b.n	80166b0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80166a4:	697b      	ldr	r3, [r7, #20]
 80166a6:	68db      	ldr	r3, [r3, #12]
 80166a8:	617b      	str	r3, [r7, #20]
 80166aa:	697b      	ldr	r3, [r7, #20]
 80166ac:	2b00      	cmp	r3, #0
 80166ae:	d1f2      	bne.n	8016696 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80166b0:	88fb      	ldrh	r3, [r7, #6]
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d109      	bne.n	80166ca <udp_bind+0x72>
    port = udp_new_port();
 80166b6:	f7ff fcc5 	bl	8016044 <udp_new_port>
 80166ba:	4603      	mov	r3, r0
 80166bc:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80166be:	88fb      	ldrh	r3, [r7, #6]
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d12c      	bne.n	801671e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80166c4:	f06f 0307 	mvn.w	r3, #7
 80166c8:	e040      	b.n	801674c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80166ca:	4b26      	ldr	r3, [pc, #152]	; (8016764 <udp_bind+0x10c>)
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	617b      	str	r3, [r7, #20]
 80166d0:	e022      	b.n	8016718 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80166d2:	68fa      	ldr	r2, [r7, #12]
 80166d4:	697b      	ldr	r3, [r7, #20]
 80166d6:	429a      	cmp	r2, r3
 80166d8:	d01b      	beq.n	8016712 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80166da:	697b      	ldr	r3, [r7, #20]
 80166dc:	8a5b      	ldrh	r3, [r3, #18]
 80166de:	88fa      	ldrh	r2, [r7, #6]
 80166e0:	429a      	cmp	r2, r3
 80166e2:	d116      	bne.n	8016712 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80166e4:	697b      	ldr	r3, [r7, #20]
 80166e6:	681a      	ldr	r2, [r3, #0]
 80166e8:	68bb      	ldr	r3, [r7, #8]
 80166ea:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80166ec:	429a      	cmp	r2, r3
 80166ee:	d00d      	beq.n	801670c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80166f0:	68bb      	ldr	r3, [r7, #8]
 80166f2:	2b00      	cmp	r3, #0
 80166f4:	d00a      	beq.n	801670c <udp_bind+0xb4>
 80166f6:	68bb      	ldr	r3, [r7, #8]
 80166f8:	681b      	ldr	r3, [r3, #0]
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d006      	beq.n	801670c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80166fe:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8016700:	2b00      	cmp	r3, #0
 8016702:	d003      	beq.n	801670c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8016704:	697b      	ldr	r3, [r7, #20]
 8016706:	681b      	ldr	r3, [r3, #0]
 8016708:	2b00      	cmp	r3, #0
 801670a:	d102      	bne.n	8016712 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801670c:	f06f 0307 	mvn.w	r3, #7
 8016710:	e01c      	b.n	801674c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016712:	697b      	ldr	r3, [r7, #20]
 8016714:	68db      	ldr	r3, [r3, #12]
 8016716:	617b      	str	r3, [r7, #20]
 8016718:	697b      	ldr	r3, [r7, #20]
 801671a:	2b00      	cmp	r3, #0
 801671c:	d1d9      	bne.n	80166d2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801671e:	68bb      	ldr	r3, [r7, #8]
 8016720:	2b00      	cmp	r3, #0
 8016722:	d002      	beq.n	801672a <udp_bind+0xd2>
 8016724:	68bb      	ldr	r3, [r7, #8]
 8016726:	681b      	ldr	r3, [r3, #0]
 8016728:	e000      	b.n	801672c <udp_bind+0xd4>
 801672a:	2300      	movs	r3, #0
 801672c:	68fa      	ldr	r2, [r7, #12]
 801672e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	88fa      	ldrh	r2, [r7, #6]
 8016734:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8016736:	7cfb      	ldrb	r3, [r7, #19]
 8016738:	2b00      	cmp	r3, #0
 801673a:	d106      	bne.n	801674a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801673c:	4b09      	ldr	r3, [pc, #36]	; (8016764 <udp_bind+0x10c>)
 801673e:	681a      	ldr	r2, [r3, #0]
 8016740:	68fb      	ldr	r3, [r7, #12]
 8016742:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8016744:	4a07      	ldr	r2, [pc, #28]	; (8016764 <udp_bind+0x10c>)
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801674a:	2300      	movs	r3, #0
}
 801674c:	4618      	mov	r0, r3
 801674e:	3718      	adds	r7, #24
 8016750:	46bd      	mov	sp, r7
 8016752:	bd80      	pop	{r7, pc}
 8016754:	08024248 	.word	0x08024248
 8016758:	08022e28 	.word	0x08022e28
 801675c:	080230f0 	.word	0x080230f0
 8016760:	08022e7c 	.word	0x08022e7c
 8016764:	2000785c 	.word	0x2000785c

08016768 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8016768:	b580      	push	{r7, lr}
 801676a:	b086      	sub	sp, #24
 801676c:	af00      	add	r7, sp, #0
 801676e:	60f8      	str	r0, [r7, #12]
 8016770:	60b9      	str	r1, [r7, #8]
 8016772:	4613      	mov	r3, r2
 8016774:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8016776:	68fb      	ldr	r3, [r7, #12]
 8016778:	2b00      	cmp	r3, #0
 801677a:	d109      	bne.n	8016790 <udp_connect+0x28>
 801677c:	4b2c      	ldr	r3, [pc, #176]	; (8016830 <udp_connect+0xc8>)
 801677e:	f240 4235 	movw	r2, #1077	; 0x435
 8016782:	492c      	ldr	r1, [pc, #176]	; (8016834 <udp_connect+0xcc>)
 8016784:	482c      	ldr	r0, [pc, #176]	; (8016838 <udp_connect+0xd0>)
 8016786:	f004 ffcd 	bl	801b724 <iprintf>
 801678a:	f06f 030f 	mvn.w	r3, #15
 801678e:	e04b      	b.n	8016828 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8016790:	68bb      	ldr	r3, [r7, #8]
 8016792:	2b00      	cmp	r3, #0
 8016794:	d109      	bne.n	80167aa <udp_connect+0x42>
 8016796:	4b26      	ldr	r3, [pc, #152]	; (8016830 <udp_connect+0xc8>)
 8016798:	f240 4236 	movw	r2, #1078	; 0x436
 801679c:	4927      	ldr	r1, [pc, #156]	; (801683c <udp_connect+0xd4>)
 801679e:	4826      	ldr	r0, [pc, #152]	; (8016838 <udp_connect+0xd0>)
 80167a0:	f004 ffc0 	bl	801b724 <iprintf>
 80167a4:	f06f 030f 	mvn.w	r3, #15
 80167a8:	e03e      	b.n	8016828 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 80167aa:	68fb      	ldr	r3, [r7, #12]
 80167ac:	8a5b      	ldrh	r3, [r3, #18]
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d10f      	bne.n	80167d2 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80167b2:	68f9      	ldr	r1, [r7, #12]
 80167b4:	68fb      	ldr	r3, [r7, #12]
 80167b6:	8a5b      	ldrh	r3, [r3, #18]
 80167b8:	461a      	mov	r2, r3
 80167ba:	68f8      	ldr	r0, [r7, #12]
 80167bc:	f7ff ff4c 	bl	8016658 <udp_bind>
 80167c0:	4603      	mov	r3, r0
 80167c2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80167c4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d002      	beq.n	80167d2 <udp_connect+0x6a>
      return err;
 80167cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80167d0:	e02a      	b.n	8016828 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80167d2:	68bb      	ldr	r3, [r7, #8]
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d002      	beq.n	80167de <udp_connect+0x76>
 80167d8:	68bb      	ldr	r3, [r7, #8]
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	e000      	b.n	80167e0 <udp_connect+0x78>
 80167de:	2300      	movs	r3, #0
 80167e0:	68fa      	ldr	r2, [r7, #12]
 80167e2:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	88fa      	ldrh	r2, [r7, #6]
 80167e8:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	7c1b      	ldrb	r3, [r3, #16]
 80167ee:	f043 0304 	orr.w	r3, r3, #4
 80167f2:	b2da      	uxtb	r2, r3
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80167f8:	4b11      	ldr	r3, [pc, #68]	; (8016840 <udp_connect+0xd8>)
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	617b      	str	r3, [r7, #20]
 80167fe:	e008      	b.n	8016812 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8016800:	68fa      	ldr	r2, [r7, #12]
 8016802:	697b      	ldr	r3, [r7, #20]
 8016804:	429a      	cmp	r2, r3
 8016806:	d101      	bne.n	801680c <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8016808:	2300      	movs	r3, #0
 801680a:	e00d      	b.n	8016828 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801680c:	697b      	ldr	r3, [r7, #20]
 801680e:	68db      	ldr	r3, [r3, #12]
 8016810:	617b      	str	r3, [r7, #20]
 8016812:	697b      	ldr	r3, [r7, #20]
 8016814:	2b00      	cmp	r3, #0
 8016816:	d1f3      	bne.n	8016800 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8016818:	4b09      	ldr	r3, [pc, #36]	; (8016840 <udp_connect+0xd8>)
 801681a:	681a      	ldr	r2, [r3, #0]
 801681c:	68fb      	ldr	r3, [r7, #12]
 801681e:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8016820:	4a07      	ldr	r2, [pc, #28]	; (8016840 <udp_connect+0xd8>)
 8016822:	68fb      	ldr	r3, [r7, #12]
 8016824:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8016826:	2300      	movs	r3, #0
}
 8016828:	4618      	mov	r0, r3
 801682a:	3718      	adds	r7, #24
 801682c:	46bd      	mov	sp, r7
 801682e:	bd80      	pop	{r7, pc}
 8016830:	08022e28 	.word	0x08022e28
 8016834:	08023108 	.word	0x08023108
 8016838:	08022e7c 	.word	0x08022e7c
 801683c:	08023124 	.word	0x08023124
 8016840:	2000785c 	.word	0x2000785c

08016844 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8016844:	b580      	push	{r7, lr}
 8016846:	b084      	sub	sp, #16
 8016848:	af00      	add	r7, sp, #0
 801684a:	60f8      	str	r0, [r7, #12]
 801684c:	60b9      	str	r1, [r7, #8]
 801684e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8016850:	68fb      	ldr	r3, [r7, #12]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d107      	bne.n	8016866 <udp_recv+0x22>
 8016856:	4b08      	ldr	r3, [pc, #32]	; (8016878 <udp_recv+0x34>)
 8016858:	f240 428a 	movw	r2, #1162	; 0x48a
 801685c:	4907      	ldr	r1, [pc, #28]	; (801687c <udp_recv+0x38>)
 801685e:	4808      	ldr	r0, [pc, #32]	; (8016880 <udp_recv+0x3c>)
 8016860:	f004 ff60 	bl	801b724 <iprintf>
 8016864:	e005      	b.n	8016872 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8016866:	68fb      	ldr	r3, [r7, #12]
 8016868:	68ba      	ldr	r2, [r7, #8]
 801686a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	687a      	ldr	r2, [r7, #4]
 8016870:	61da      	str	r2, [r3, #28]
}
 8016872:	3710      	adds	r7, #16
 8016874:	46bd      	mov	sp, r7
 8016876:	bd80      	pop	{r7, pc}
 8016878:	08022e28 	.word	0x08022e28
 801687c:	0802315c 	.word	0x0802315c
 8016880:	08022e7c 	.word	0x08022e7c

08016884 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8016884:	b580      	push	{r7, lr}
 8016886:	b084      	sub	sp, #16
 8016888:	af00      	add	r7, sp, #0
 801688a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801688c:	687b      	ldr	r3, [r7, #4]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d107      	bne.n	80168a2 <udp_remove+0x1e>
 8016892:	4b19      	ldr	r3, [pc, #100]	; (80168f8 <udp_remove+0x74>)
 8016894:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8016898:	4918      	ldr	r1, [pc, #96]	; (80168fc <udp_remove+0x78>)
 801689a:	4819      	ldr	r0, [pc, #100]	; (8016900 <udp_remove+0x7c>)
 801689c:	f004 ff42 	bl	801b724 <iprintf>
 80168a0:	e026      	b.n	80168f0 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80168a2:	4b18      	ldr	r3, [pc, #96]	; (8016904 <udp_remove+0x80>)
 80168a4:	681b      	ldr	r3, [r3, #0]
 80168a6:	687a      	ldr	r2, [r7, #4]
 80168a8:	429a      	cmp	r2, r3
 80168aa:	d105      	bne.n	80168b8 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80168ac:	4b15      	ldr	r3, [pc, #84]	; (8016904 <udp_remove+0x80>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	68db      	ldr	r3, [r3, #12]
 80168b2:	4a14      	ldr	r2, [pc, #80]	; (8016904 <udp_remove+0x80>)
 80168b4:	6013      	str	r3, [r2, #0]
 80168b6:	e017      	b.n	80168e8 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80168b8:	4b12      	ldr	r3, [pc, #72]	; (8016904 <udp_remove+0x80>)
 80168ba:	681b      	ldr	r3, [r3, #0]
 80168bc:	60fb      	str	r3, [r7, #12]
 80168be:	e010      	b.n	80168e2 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80168c0:	68fb      	ldr	r3, [r7, #12]
 80168c2:	68db      	ldr	r3, [r3, #12]
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d009      	beq.n	80168dc <udp_remove+0x58>
 80168c8:	68fb      	ldr	r3, [r7, #12]
 80168ca:	68db      	ldr	r3, [r3, #12]
 80168cc:	687a      	ldr	r2, [r7, #4]
 80168ce:	429a      	cmp	r2, r3
 80168d0:	d104      	bne.n	80168dc <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	68da      	ldr	r2, [r3, #12]
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	60da      	str	r2, [r3, #12]
        break;
 80168da:	e005      	b.n	80168e8 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80168dc:	68fb      	ldr	r3, [r7, #12]
 80168de:	68db      	ldr	r3, [r3, #12]
 80168e0:	60fb      	str	r3, [r7, #12]
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d1eb      	bne.n	80168c0 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80168e8:	6879      	ldr	r1, [r7, #4]
 80168ea:	2000      	movs	r0, #0
 80168ec:	f7f9 f8a2 	bl	800fa34 <memp_free>
}
 80168f0:	3710      	adds	r7, #16
 80168f2:	46bd      	mov	sp, r7
 80168f4:	bd80      	pop	{r7, pc}
 80168f6:	bf00      	nop
 80168f8:	08022e28 	.word	0x08022e28
 80168fc:	08023174 	.word	0x08023174
 8016900:	08022e7c 	.word	0x08022e7c
 8016904:	2000785c 	.word	0x2000785c

08016908 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8016908:	b580      	push	{r7, lr}
 801690a:	b082      	sub	sp, #8
 801690c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801690e:	2000      	movs	r0, #0
 8016910:	f7f9 f844 	bl	800f99c <memp_malloc>
 8016914:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d007      	beq.n	801692c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801691c:	2220      	movs	r2, #32
 801691e:	2100      	movs	r1, #0
 8016920:	6878      	ldr	r0, [r7, #4]
 8016922:	f004 f9e3 	bl	801acec <memset>
    pcb->ttl = UDP_TTL;
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	22ff      	movs	r2, #255	; 0xff
 801692a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801692c:	687b      	ldr	r3, [r7, #4]
}
 801692e:	4618      	mov	r0, r3
 8016930:	3708      	adds	r7, #8
 8016932:	46bd      	mov	sp, r7
 8016934:	bd80      	pop	{r7, pc}
	...

08016938 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016938:	b480      	push	{r7}
 801693a:	b085      	sub	sp, #20
 801693c:	af00      	add	r7, sp, #0
 801693e:	6078      	str	r0, [r7, #4]
 8016940:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	2b00      	cmp	r3, #0
 8016946:	d01e      	beq.n	8016986 <udp_netif_ip_addr_changed+0x4e>
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	681b      	ldr	r3, [r3, #0]
 801694c:	2b00      	cmp	r3, #0
 801694e:	d01a      	beq.n	8016986 <udp_netif_ip_addr_changed+0x4e>
 8016950:	683b      	ldr	r3, [r7, #0]
 8016952:	2b00      	cmp	r3, #0
 8016954:	d017      	beq.n	8016986 <udp_netif_ip_addr_changed+0x4e>
 8016956:	683b      	ldr	r3, [r7, #0]
 8016958:	681b      	ldr	r3, [r3, #0]
 801695a:	2b00      	cmp	r3, #0
 801695c:	d013      	beq.n	8016986 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801695e:	4b0d      	ldr	r3, [pc, #52]	; (8016994 <udp_netif_ip_addr_changed+0x5c>)
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	60fb      	str	r3, [r7, #12]
 8016964:	e00c      	b.n	8016980 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8016966:	68fb      	ldr	r3, [r7, #12]
 8016968:	681a      	ldr	r2, [r3, #0]
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	681b      	ldr	r3, [r3, #0]
 801696e:	429a      	cmp	r2, r3
 8016970:	d103      	bne.n	801697a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8016972:	683b      	ldr	r3, [r7, #0]
 8016974:	681a      	ldr	r2, [r3, #0]
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801697a:	68fb      	ldr	r3, [r7, #12]
 801697c:	68db      	ldr	r3, [r3, #12]
 801697e:	60fb      	str	r3, [r7, #12]
 8016980:	68fb      	ldr	r3, [r7, #12]
 8016982:	2b00      	cmp	r3, #0
 8016984:	d1ef      	bne.n	8016966 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8016986:	bf00      	nop
 8016988:	3714      	adds	r7, #20
 801698a:	46bd      	mov	sp, r7
 801698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016990:	4770      	bx	lr
 8016992:	bf00      	nop
 8016994:	2000785c 	.word	0x2000785c

08016998 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 8016998:	b580      	push	{r7, lr}
 801699a:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 801699c:	4b20      	ldr	r3, [pc, #128]	; (8016a20 <dhcp_inc_pcb_refcount+0x88>)
 801699e:	781b      	ldrb	r3, [r3, #0]
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	d133      	bne.n	8016a0c <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 80169a4:	4b1f      	ldr	r3, [pc, #124]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169a6:	681b      	ldr	r3, [r3, #0]
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d005      	beq.n	80169b8 <dhcp_inc_pcb_refcount+0x20>
 80169ac:	4b1e      	ldr	r3, [pc, #120]	; (8016a28 <dhcp_inc_pcb_refcount+0x90>)
 80169ae:	22e5      	movs	r2, #229	; 0xe5
 80169b0:	491e      	ldr	r1, [pc, #120]	; (8016a2c <dhcp_inc_pcb_refcount+0x94>)
 80169b2:	481f      	ldr	r0, [pc, #124]	; (8016a30 <dhcp_inc_pcb_refcount+0x98>)
 80169b4:	f004 feb6 	bl	801b724 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 80169b8:	f7ff ffa6 	bl	8016908 <udp_new>
 80169bc:	4603      	mov	r3, r0
 80169be:	4a19      	ldr	r2, [pc, #100]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169c0:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 80169c2:	4b18      	ldr	r3, [pc, #96]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169c4:	681b      	ldr	r3, [r3, #0]
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d102      	bne.n	80169d0 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 80169ca:	f04f 33ff 	mov.w	r3, #4294967295
 80169ce:	e024      	b.n	8016a1a <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 80169d0:	4b14      	ldr	r3, [pc, #80]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	7a5a      	ldrb	r2, [r3, #9]
 80169d6:	4b13      	ldr	r3, [pc, #76]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169d8:	681b      	ldr	r3, [r3, #0]
 80169da:	f042 0220 	orr.w	r2, r2, #32
 80169de:	b2d2      	uxtb	r2, r2
 80169e0:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 80169e2:	4b10      	ldr	r3, [pc, #64]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	2244      	movs	r2, #68	; 0x44
 80169e8:	4912      	ldr	r1, [pc, #72]	; (8016a34 <dhcp_inc_pcb_refcount+0x9c>)
 80169ea:	4618      	mov	r0, r3
 80169ec:	f7ff fe34 	bl	8016658 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 80169f0:	4b0c      	ldr	r3, [pc, #48]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 80169f2:	681b      	ldr	r3, [r3, #0]
 80169f4:	2243      	movs	r2, #67	; 0x43
 80169f6:	490f      	ldr	r1, [pc, #60]	; (8016a34 <dhcp_inc_pcb_refcount+0x9c>)
 80169f8:	4618      	mov	r0, r3
 80169fa:	f7ff feb5 	bl	8016768 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 80169fe:	4b09      	ldr	r3, [pc, #36]	; (8016a24 <dhcp_inc_pcb_refcount+0x8c>)
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	2200      	movs	r2, #0
 8016a04:	490c      	ldr	r1, [pc, #48]	; (8016a38 <dhcp_inc_pcb_refcount+0xa0>)
 8016a06:	4618      	mov	r0, r3
 8016a08:	f7ff ff1c 	bl	8016844 <udp_recv>
  }

  dhcp_pcb_refcount++;
 8016a0c:	4b04      	ldr	r3, [pc, #16]	; (8016a20 <dhcp_inc_pcb_refcount+0x88>)
 8016a0e:	781b      	ldrb	r3, [r3, #0]
 8016a10:	3301      	adds	r3, #1
 8016a12:	b2da      	uxtb	r2, r3
 8016a14:	4b02      	ldr	r3, [pc, #8]	; (8016a20 <dhcp_inc_pcb_refcount+0x88>)
 8016a16:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 8016a18:	2300      	movs	r3, #0
}
 8016a1a:	4618      	mov	r0, r3
 8016a1c:	bd80      	pop	{r7, pc}
 8016a1e:	bf00      	nop
 8016a20:	20000554 	.word	0x20000554
 8016a24:	20000550 	.word	0x20000550
 8016a28:	0802318c 	.word	0x0802318c
 8016a2c:	080231c4 	.word	0x080231c4
 8016a30:	080231ec 	.word	0x080231ec
 8016a34:	08024248 	.word	0x08024248
 8016a38:	08018255 	.word	0x08018255

08016a3c <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8016a40:	4b0e      	ldr	r3, [pc, #56]	; (8016a7c <dhcp_dec_pcb_refcount+0x40>)
 8016a42:	781b      	ldrb	r3, [r3, #0]
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d105      	bne.n	8016a54 <dhcp_dec_pcb_refcount+0x18>
 8016a48:	4b0d      	ldr	r3, [pc, #52]	; (8016a80 <dhcp_dec_pcb_refcount+0x44>)
 8016a4a:	22ff      	movs	r2, #255	; 0xff
 8016a4c:	490d      	ldr	r1, [pc, #52]	; (8016a84 <dhcp_dec_pcb_refcount+0x48>)
 8016a4e:	480e      	ldr	r0, [pc, #56]	; (8016a88 <dhcp_dec_pcb_refcount+0x4c>)
 8016a50:	f004 fe68 	bl	801b724 <iprintf>
  dhcp_pcb_refcount--;
 8016a54:	4b09      	ldr	r3, [pc, #36]	; (8016a7c <dhcp_dec_pcb_refcount+0x40>)
 8016a56:	781b      	ldrb	r3, [r3, #0]
 8016a58:	3b01      	subs	r3, #1
 8016a5a:	b2da      	uxtb	r2, r3
 8016a5c:	4b07      	ldr	r3, [pc, #28]	; (8016a7c <dhcp_dec_pcb_refcount+0x40>)
 8016a5e:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8016a60:	4b06      	ldr	r3, [pc, #24]	; (8016a7c <dhcp_dec_pcb_refcount+0x40>)
 8016a62:	781b      	ldrb	r3, [r3, #0]
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d107      	bne.n	8016a78 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 8016a68:	4b08      	ldr	r3, [pc, #32]	; (8016a8c <dhcp_dec_pcb_refcount+0x50>)
 8016a6a:	681b      	ldr	r3, [r3, #0]
 8016a6c:	4618      	mov	r0, r3
 8016a6e:	f7ff ff09 	bl	8016884 <udp_remove>
    dhcp_pcb = NULL;
 8016a72:	4b06      	ldr	r3, [pc, #24]	; (8016a8c <dhcp_dec_pcb_refcount+0x50>)
 8016a74:	2200      	movs	r2, #0
 8016a76:	601a      	str	r2, [r3, #0]
  }
}
 8016a78:	bf00      	nop
 8016a7a:	bd80      	pop	{r7, pc}
 8016a7c:	20000554 	.word	0x20000554
 8016a80:	0802318c 	.word	0x0802318c
 8016a84:	08023214 	.word	0x08023214
 8016a88:	080231ec 	.word	0x080231ec
 8016a8c:	20000550 	.word	0x20000550

08016a90 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b084      	sub	sp, #16
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a9c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8016a9e:	210c      	movs	r1, #12
 8016aa0:	68f8      	ldr	r0, [r7, #12]
 8016aa2:	f001 f819 	bl	8017ad8 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8016aa6:	4b06      	ldr	r3, [pc, #24]	; (8016ac0 <dhcp_handle_nak+0x30>)
 8016aa8:	4a05      	ldr	r2, [pc, #20]	; (8016ac0 <dhcp_handle_nak+0x30>)
 8016aaa:	4905      	ldr	r1, [pc, #20]	; (8016ac0 <dhcp_handle_nak+0x30>)
 8016aac:	6878      	ldr	r0, [r7, #4]
 8016aae:	f7f9 f963 	bl	800fd78 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 8016ab2:	6878      	ldr	r0, [r7, #4]
 8016ab4:	f000 fc0c 	bl	80172d0 <dhcp_discover>
}
 8016ab8:	bf00      	nop
 8016aba:	3710      	adds	r7, #16
 8016abc:	46bd      	mov	sp, r7
 8016abe:	bd80      	pop	{r7, pc}
 8016ac0:	08024248 	.word	0x08024248

08016ac4 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8016ac4:	b580      	push	{r7, lr}
 8016ac6:	b084      	sub	sp, #16
 8016ac8:	af00      	add	r7, sp, #0
 8016aca:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ad0:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 8016ad2:	2108      	movs	r1, #8
 8016ad4:	68f8      	ldr	r0, [r7, #12]
 8016ad6:	f000 ffff 	bl	8017ad8 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8016ada:	68fb      	ldr	r3, [r7, #12]
 8016adc:	331c      	adds	r3, #28
 8016ade:	2200      	movs	r2, #0
 8016ae0:	4619      	mov	r1, r3
 8016ae2:	6878      	ldr	r0, [r7, #4]
 8016ae4:	f002 fb00 	bl	80190e8 <etharp_query>
 8016ae8:	4603      	mov	r3, r0
 8016aea:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8016aec:	68fb      	ldr	r3, [r7, #12]
 8016aee:	799b      	ldrb	r3, [r3, #6]
 8016af0:	2bff      	cmp	r3, #255	; 0xff
 8016af2:	d005      	beq.n	8016b00 <dhcp_check+0x3c>
    dhcp->tries++;
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	799b      	ldrb	r3, [r3, #6]
 8016af8:	3301      	adds	r3, #1
 8016afa:	b2da      	uxtb	r2, r3
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 8016b00:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8016b04:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8016b06:	893b      	ldrh	r3, [r7, #8]
 8016b08:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8016b0c:	4a06      	ldr	r2, [pc, #24]	; (8016b28 <dhcp_check+0x64>)
 8016b0e:	fb82 1203 	smull	r1, r2, r2, r3
 8016b12:	1152      	asrs	r2, r2, #5
 8016b14:	17db      	asrs	r3, r3, #31
 8016b16:	1ad3      	subs	r3, r2, r3
 8016b18:	b29a      	uxth	r2, r3
 8016b1a:	68fb      	ldr	r3, [r7, #12]
 8016b1c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 8016b1e:	bf00      	nop
 8016b20:	3710      	adds	r7, #16
 8016b22:	46bd      	mov	sp, r7
 8016b24:	bd80      	pop	{r7, pc}
 8016b26:	bf00      	nop
 8016b28:	10624dd3 	.word	0x10624dd3

08016b2c <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 8016b2c:	b580      	push	{r7, lr}
 8016b2e:	b084      	sub	sp, #16
 8016b30:	af00      	add	r7, sp, #0
 8016b32:	6078      	str	r0, [r7, #4]
 8016b34:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016b3a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8016b3c:	4b0c      	ldr	r3, [pc, #48]	; (8016b70 <dhcp_handle_offer+0x44>)
 8016b3e:	789b      	ldrb	r3, [r3, #2]
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d011      	beq.n	8016b68 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 8016b44:	68fb      	ldr	r3, [r7, #12]
 8016b46:	2200      	movs	r2, #0
 8016b48:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8016b4a:	4b0a      	ldr	r3, [pc, #40]	; (8016b74 <dhcp_handle_offer+0x48>)
 8016b4c:	689b      	ldr	r3, [r3, #8]
 8016b4e:	4618      	mov	r0, r3
 8016b50:	f7f8 fae3 	bl	800f11a <lwip_htonl>
 8016b54:	4602      	mov	r2, r0
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8016b5a:	683b      	ldr	r3, [r7, #0]
 8016b5c:	691a      	ldr	r2, [r3, #16]
 8016b5e:	68fb      	ldr	r3, [r7, #12]
 8016b60:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 8016b62:	6878      	ldr	r0, [r7, #4]
 8016b64:	f000 f808 	bl	8016b78 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 8016b68:	bf00      	nop
 8016b6a:	3710      	adds	r7, #16
 8016b6c:	46bd      	mov	sp, r7
 8016b6e:	bd80      	pop	{r7, pc}
 8016b70:	20007860 	.word	0x20007860
 8016b74:	20007868 	.word	0x20007868

08016b78 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8016b78:	b5b0      	push	{r4, r5, r7, lr}
 8016b7a:	b08a      	sub	sp, #40	; 0x28
 8016b7c:	af02      	add	r7, sp, #8
 8016b7e:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d109      	bne.n	8016b9a <dhcp_select+0x22>
 8016b86:	4b71      	ldr	r3, [pc, #452]	; (8016d4c <dhcp_select+0x1d4>)
 8016b88:	f240 1277 	movw	r2, #375	; 0x177
 8016b8c:	4970      	ldr	r1, [pc, #448]	; (8016d50 <dhcp_select+0x1d8>)
 8016b8e:	4871      	ldr	r0, [pc, #452]	; (8016d54 <dhcp_select+0x1dc>)
 8016b90:	f004 fdc8 	bl	801b724 <iprintf>
 8016b94:	f06f 030f 	mvn.w	r3, #15
 8016b98:	e0d3      	b.n	8016d42 <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016b9e:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8016ba0:	69bb      	ldr	r3, [r7, #24]
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	d109      	bne.n	8016bba <dhcp_select+0x42>
 8016ba6:	4b69      	ldr	r3, [pc, #420]	; (8016d4c <dhcp_select+0x1d4>)
 8016ba8:	f240 1279 	movw	r2, #377	; 0x179
 8016bac:	496a      	ldr	r1, [pc, #424]	; (8016d58 <dhcp_select+0x1e0>)
 8016bae:	4869      	ldr	r0, [pc, #420]	; (8016d54 <dhcp_select+0x1dc>)
 8016bb0:	f004 fdb8 	bl	801b724 <iprintf>
 8016bb4:	f06f 0305 	mvn.w	r3, #5
 8016bb8:	e0c3      	b.n	8016d42 <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8016bba:	2101      	movs	r1, #1
 8016bbc:	69b8      	ldr	r0, [r7, #24]
 8016bbe:	f000 ff8b 	bl	8017ad8 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8016bc2:	f107 030c 	add.w	r3, r7, #12
 8016bc6:	2203      	movs	r2, #3
 8016bc8:	69b9      	ldr	r1, [r7, #24]
 8016bca:	6878      	ldr	r0, [r7, #4]
 8016bcc:	f001 fc10 	bl	80183f0 <dhcp_create_msg>
 8016bd0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8016bd2:	697b      	ldr	r3, [r7, #20]
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	f000 8085 	beq.w	8016ce4 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8016bda:	697b      	ldr	r3, [r7, #20]
 8016bdc:	685b      	ldr	r3, [r3, #4]
 8016bde:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8016be0:	89b8      	ldrh	r0, [r7, #12]
 8016be2:	693b      	ldr	r3, [r7, #16]
 8016be4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8016be8:	2302      	movs	r3, #2
 8016bea:	2239      	movs	r2, #57	; 0x39
 8016bec:	f000 ff8e 	bl	8017b0c <dhcp_option>
 8016bf0:	4603      	mov	r3, r0
 8016bf2:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8016bf4:	89b8      	ldrh	r0, [r7, #12]
 8016bf6:	693b      	ldr	r3, [r7, #16]
 8016bf8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016c00:	461a      	mov	r2, r3
 8016c02:	f000 ffdd 	bl	8017bc0 <dhcp_option_short>
 8016c06:	4603      	mov	r3, r0
 8016c08:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8016c0a:	89b8      	ldrh	r0, [r7, #12]
 8016c0c:	693b      	ldr	r3, [r7, #16]
 8016c0e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8016c12:	2304      	movs	r3, #4
 8016c14:	2232      	movs	r2, #50	; 0x32
 8016c16:	f000 ff79 	bl	8017b0c <dhcp_option>
 8016c1a:	4603      	mov	r3, r0
 8016c1c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8016c1e:	89bc      	ldrh	r4, [r7, #12]
 8016c20:	693b      	ldr	r3, [r7, #16]
 8016c22:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8016c26:	69bb      	ldr	r3, [r7, #24]
 8016c28:	69db      	ldr	r3, [r3, #28]
 8016c2a:	4618      	mov	r0, r3
 8016c2c:	f7f8 fa75 	bl	800f11a <lwip_htonl>
 8016c30:	4603      	mov	r3, r0
 8016c32:	461a      	mov	r2, r3
 8016c34:	4629      	mov	r1, r5
 8016c36:	4620      	mov	r0, r4
 8016c38:	f000 fff4 	bl	8017c24 <dhcp_option_long>
 8016c3c:	4603      	mov	r3, r0
 8016c3e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8016c40:	89b8      	ldrh	r0, [r7, #12]
 8016c42:	693b      	ldr	r3, [r7, #16]
 8016c44:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8016c48:	2304      	movs	r3, #4
 8016c4a:	2236      	movs	r2, #54	; 0x36
 8016c4c:	f000 ff5e 	bl	8017b0c <dhcp_option>
 8016c50:	4603      	mov	r3, r0
 8016c52:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8016c54:	89bc      	ldrh	r4, [r7, #12]
 8016c56:	693b      	ldr	r3, [r7, #16]
 8016c58:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8016c5c:	69bb      	ldr	r3, [r7, #24]
 8016c5e:	699b      	ldr	r3, [r3, #24]
 8016c60:	4618      	mov	r0, r3
 8016c62:	f7f8 fa5a 	bl	800f11a <lwip_htonl>
 8016c66:	4603      	mov	r3, r0
 8016c68:	461a      	mov	r2, r3
 8016c6a:	4629      	mov	r1, r5
 8016c6c:	4620      	mov	r0, r4
 8016c6e:	f000 ffd9 	bl	8017c24 <dhcp_option_long>
 8016c72:	4603      	mov	r3, r0
 8016c74:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8016c76:	89b8      	ldrh	r0, [r7, #12]
 8016c78:	693b      	ldr	r3, [r7, #16]
 8016c7a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8016c7e:	2303      	movs	r3, #3
 8016c80:	2237      	movs	r2, #55	; 0x37
 8016c82:	f000 ff43 	bl	8017b0c <dhcp_option>
 8016c86:	4603      	mov	r3, r0
 8016c88:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	77bb      	strb	r3, [r7, #30]
 8016c8e:	e00e      	b.n	8016cae <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8016c90:	89b8      	ldrh	r0, [r7, #12]
 8016c92:	693b      	ldr	r3, [r7, #16]
 8016c94:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8016c98:	7fbb      	ldrb	r3, [r7, #30]
 8016c9a:	4a30      	ldr	r2, [pc, #192]	; (8016d5c <dhcp_select+0x1e4>)
 8016c9c:	5cd3      	ldrb	r3, [r2, r3]
 8016c9e:	461a      	mov	r2, r3
 8016ca0:	f000 ff68 	bl	8017b74 <dhcp_option_byte>
 8016ca4:	4603      	mov	r3, r0
 8016ca6:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8016ca8:	7fbb      	ldrb	r3, [r7, #30]
 8016caa:	3301      	adds	r3, #1
 8016cac:	77bb      	strb	r3, [r7, #30]
 8016cae:	7fbb      	ldrb	r3, [r7, #30]
 8016cb0:	2b02      	cmp	r3, #2
 8016cb2:	d9ed      	bls.n	8016c90 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8016cb4:	89b8      	ldrh	r0, [r7, #12]
 8016cb6:	693b      	ldr	r3, [r7, #16]
 8016cb8:	33f0      	adds	r3, #240	; 0xf0
 8016cba:	697a      	ldr	r2, [r7, #20]
 8016cbc:	4619      	mov	r1, r3
 8016cbe:	f001 fc6d 	bl	801859c <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8016cc2:	4b27      	ldr	r3, [pc, #156]	; (8016d60 <dhcp_select+0x1e8>)
 8016cc4:	6818      	ldr	r0, [r3, #0]
 8016cc6:	4b27      	ldr	r3, [pc, #156]	; (8016d64 <dhcp_select+0x1ec>)
 8016cc8:	9301      	str	r3, [sp, #4]
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	9300      	str	r3, [sp, #0]
 8016cce:	2343      	movs	r3, #67	; 0x43
 8016cd0:	4a25      	ldr	r2, [pc, #148]	; (8016d68 <dhcp_select+0x1f0>)
 8016cd2:	6979      	ldr	r1, [r7, #20]
 8016cd4:	f7ff fbda 	bl	801648c <udp_sendto_if_src>
 8016cd8:	4603      	mov	r3, r0
 8016cda:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8016cdc:	6978      	ldr	r0, [r7, #20]
 8016cde:	f7f9 fca3 	bl	8010628 <pbuf_free>
 8016ce2:	e001      	b.n	8016ce8 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8016ce4:	23ff      	movs	r3, #255	; 0xff
 8016ce6:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8016ce8:	69bb      	ldr	r3, [r7, #24]
 8016cea:	799b      	ldrb	r3, [r3, #6]
 8016cec:	2bff      	cmp	r3, #255	; 0xff
 8016cee:	d005      	beq.n	8016cfc <dhcp_select+0x184>
    dhcp->tries++;
 8016cf0:	69bb      	ldr	r3, [r7, #24]
 8016cf2:	799b      	ldrb	r3, [r3, #6]
 8016cf4:	3301      	adds	r3, #1
 8016cf6:	b2da      	uxtb	r2, r3
 8016cf8:	69bb      	ldr	r3, [r7, #24]
 8016cfa:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8016cfc:	69bb      	ldr	r3, [r7, #24]
 8016cfe:	799b      	ldrb	r3, [r3, #6]
 8016d00:	2b05      	cmp	r3, #5
 8016d02:	d80d      	bhi.n	8016d20 <dhcp_select+0x1a8>
 8016d04:	69bb      	ldr	r3, [r7, #24]
 8016d06:	799b      	ldrb	r3, [r3, #6]
 8016d08:	461a      	mov	r2, r3
 8016d0a:	2301      	movs	r3, #1
 8016d0c:	4093      	lsls	r3, r2
 8016d0e:	b29b      	uxth	r3, r3
 8016d10:	461a      	mov	r2, r3
 8016d12:	0152      	lsls	r2, r2, #5
 8016d14:	1ad2      	subs	r2, r2, r3
 8016d16:	0092      	lsls	r2, r2, #2
 8016d18:	4413      	add	r3, r2
 8016d1a:	00db      	lsls	r3, r3, #3
 8016d1c:	b29b      	uxth	r3, r3
 8016d1e:	e001      	b.n	8016d24 <dhcp_select+0x1ac>
 8016d20:	f64e 2360 	movw	r3, #60000	; 0xea60
 8016d24:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8016d26:	89fb      	ldrh	r3, [r7, #14]
 8016d28:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8016d2c:	4a0f      	ldr	r2, [pc, #60]	; (8016d6c <dhcp_select+0x1f4>)
 8016d2e:	fb82 1203 	smull	r1, r2, r2, r3
 8016d32:	1152      	asrs	r2, r2, #5
 8016d34:	17db      	asrs	r3, r3, #31
 8016d36:	1ad3      	subs	r3, r2, r3
 8016d38:	b29a      	uxth	r2, r3
 8016d3a:	69bb      	ldr	r3, [r7, #24]
 8016d3c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8016d3e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8016d42:	4618      	mov	r0, r3
 8016d44:	3720      	adds	r7, #32
 8016d46:	46bd      	mov	sp, r7
 8016d48:	bdb0      	pop	{r4, r5, r7, pc}
 8016d4a:	bf00      	nop
 8016d4c:	0802318c 	.word	0x0802318c
 8016d50:	08023238 	.word	0x08023238
 8016d54:	080231ec 	.word	0x080231ec
 8016d58:	08023254 	.word	0x08023254
 8016d5c:	20000070 	.word	0x20000070
 8016d60:	20000550 	.word	0x20000550
 8016d64:	08024248 	.word	0x08024248
 8016d68:	0802424c 	.word	0x0802424c
 8016d6c:	10624dd3 	.word	0x10624dd3

08016d70 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b082      	sub	sp, #8
 8016d74:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 8016d76:	4b27      	ldr	r3, [pc, #156]	; (8016e14 <dhcp_coarse_tmr+0xa4>)
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	607b      	str	r3, [r7, #4]
 8016d7c:	e042      	b.n	8016e04 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d82:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8016d84:	683b      	ldr	r3, [r7, #0]
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d039      	beq.n	8016dfe <dhcp_coarse_tmr+0x8e>
 8016d8a:	683b      	ldr	r3, [r7, #0]
 8016d8c:	795b      	ldrb	r3, [r3, #5]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	d035      	beq.n	8016dfe <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8016d92:	683b      	ldr	r3, [r7, #0]
 8016d94:	8a9b      	ldrh	r3, [r3, #20]
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	d012      	beq.n	8016dc0 <dhcp_coarse_tmr+0x50>
 8016d9a:	683b      	ldr	r3, [r7, #0]
 8016d9c:	8a5b      	ldrh	r3, [r3, #18]
 8016d9e:	3301      	adds	r3, #1
 8016da0:	b29a      	uxth	r2, r3
 8016da2:	683b      	ldr	r3, [r7, #0]
 8016da4:	825a      	strh	r2, [r3, #18]
 8016da6:	683b      	ldr	r3, [r7, #0]
 8016da8:	8a5a      	ldrh	r2, [r3, #18]
 8016daa:	683b      	ldr	r3, [r7, #0]
 8016dac:	8a9b      	ldrh	r3, [r3, #20]
 8016dae:	429a      	cmp	r2, r3
 8016db0:	d106      	bne.n	8016dc0 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 8016db2:	6878      	ldr	r0, [r7, #4]
 8016db4:	f000 fdf6 	bl	80179a4 <dhcp_release_and_stop>
        dhcp_start(netif);
 8016db8:	6878      	ldr	r0, [r7, #4]
 8016dba:	f000 f969 	bl	8017090 <dhcp_start>
 8016dbe:	e01e      	b.n	8016dfe <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8016dc0:	683b      	ldr	r3, [r7, #0]
 8016dc2:	8a1b      	ldrh	r3, [r3, #16]
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	d00b      	beq.n	8016de0 <dhcp_coarse_tmr+0x70>
 8016dc8:	683b      	ldr	r3, [r7, #0]
 8016dca:	8a1b      	ldrh	r3, [r3, #16]
 8016dcc:	1e5a      	subs	r2, r3, #1
 8016dce:	b291      	uxth	r1, r2
 8016dd0:	683a      	ldr	r2, [r7, #0]
 8016dd2:	8211      	strh	r1, [r2, #16]
 8016dd4:	2b01      	cmp	r3, #1
 8016dd6:	d103      	bne.n	8016de0 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8016dd8:	6878      	ldr	r0, [r7, #4]
 8016dda:	f000 f8c6 	bl	8016f6a <dhcp_t2_timeout>
 8016dde:	e00e      	b.n	8016dfe <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8016de0:	683b      	ldr	r3, [r7, #0]
 8016de2:	89db      	ldrh	r3, [r3, #14]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d00a      	beq.n	8016dfe <dhcp_coarse_tmr+0x8e>
 8016de8:	683b      	ldr	r3, [r7, #0]
 8016dea:	89db      	ldrh	r3, [r3, #14]
 8016dec:	1e5a      	subs	r2, r3, #1
 8016dee:	b291      	uxth	r1, r2
 8016df0:	683a      	ldr	r2, [r7, #0]
 8016df2:	81d1      	strh	r1, [r2, #14]
 8016df4:	2b01      	cmp	r3, #1
 8016df6:	d102      	bne.n	8016dfe <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8016df8:	6878      	ldr	r0, [r7, #4]
 8016dfa:	f000 f888 	bl	8016f0e <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	681b      	ldr	r3, [r3, #0]
 8016e02:	607b      	str	r3, [r7, #4]
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d1b9      	bne.n	8016d7e <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8016e0a:	bf00      	nop
 8016e0c:	bf00      	nop
 8016e0e:	3708      	adds	r7, #8
 8016e10:	46bd      	mov	sp, r7
 8016e12:	bd80      	pop	{r7, pc}
 8016e14:	20007834 	.word	0x20007834

08016e18 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8016e18:	b580      	push	{r7, lr}
 8016e1a:	b082      	sub	sp, #8
 8016e1c:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8016e1e:	4b16      	ldr	r3, [pc, #88]	; (8016e78 <dhcp_fine_tmr+0x60>)
 8016e20:	681b      	ldr	r3, [r3, #0]
 8016e22:	607b      	str	r3, [r7, #4]
 8016e24:	e020      	b.n	8016e68 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e2a:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8016e2c:	683b      	ldr	r3, [r7, #0]
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d017      	beq.n	8016e62 <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 8016e32:	683b      	ldr	r3, [r7, #0]
 8016e34:	891b      	ldrh	r3, [r3, #8]
 8016e36:	2b01      	cmp	r3, #1
 8016e38:	d906      	bls.n	8016e48 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8016e3a:	683b      	ldr	r3, [r7, #0]
 8016e3c:	891b      	ldrh	r3, [r3, #8]
 8016e3e:	3b01      	subs	r3, #1
 8016e40:	b29a      	uxth	r2, r3
 8016e42:	683b      	ldr	r3, [r7, #0]
 8016e44:	811a      	strh	r2, [r3, #8]
 8016e46:	e00c      	b.n	8016e62 <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8016e48:	683b      	ldr	r3, [r7, #0]
 8016e4a:	891b      	ldrh	r3, [r3, #8]
 8016e4c:	2b01      	cmp	r3, #1
 8016e4e:	d108      	bne.n	8016e62 <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8016e50:	683b      	ldr	r3, [r7, #0]
 8016e52:	891b      	ldrh	r3, [r3, #8]
 8016e54:	3b01      	subs	r3, #1
 8016e56:	b29a      	uxth	r2, r3
 8016e58:	683b      	ldr	r3, [r7, #0]
 8016e5a:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8016e5c:	6878      	ldr	r0, [r7, #4]
 8016e5e:	f000 f80d 	bl	8016e7c <dhcp_timeout>
  NETIF_FOREACH(netif) {
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	607b      	str	r3, [r7, #4]
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d1db      	bne.n	8016e26 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 8016e6e:	bf00      	nop
 8016e70:	bf00      	nop
 8016e72:	3708      	adds	r7, #8
 8016e74:	46bd      	mov	sp, r7
 8016e76:	bd80      	pop	{r7, pc}
 8016e78:	20007834 	.word	0x20007834

08016e7c <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b084      	sub	sp, #16
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e88:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8016e8a:	68fb      	ldr	r3, [r7, #12]
 8016e8c:	795b      	ldrb	r3, [r3, #5]
 8016e8e:	2b0c      	cmp	r3, #12
 8016e90:	d003      	beq.n	8016e9a <dhcp_timeout+0x1e>
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	795b      	ldrb	r3, [r3, #5]
 8016e96:	2b06      	cmp	r3, #6
 8016e98:	d103      	bne.n	8016ea2 <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 8016e9a:	6878      	ldr	r0, [r7, #4]
 8016e9c:	f000 fa18 	bl	80172d0 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 8016ea0:	e031      	b.n	8016f06 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	795b      	ldrb	r3, [r3, #5]
 8016ea6:	2b01      	cmp	r3, #1
 8016ea8:	d10e      	bne.n	8016ec8 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8016eaa:	68fb      	ldr	r3, [r7, #12]
 8016eac:	799b      	ldrb	r3, [r3, #6]
 8016eae:	2b05      	cmp	r3, #5
 8016eb0:	d803      	bhi.n	8016eba <dhcp_timeout+0x3e>
      dhcp_select(netif);
 8016eb2:	6878      	ldr	r0, [r7, #4]
 8016eb4:	f7ff fe60 	bl	8016b78 <dhcp_select>
}
 8016eb8:	e025      	b.n	8016f06 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 8016eba:	6878      	ldr	r0, [r7, #4]
 8016ebc:	f000 fd72 	bl	80179a4 <dhcp_release_and_stop>
      dhcp_start(netif);
 8016ec0:	6878      	ldr	r0, [r7, #4]
 8016ec2:	f000 f8e5 	bl	8017090 <dhcp_start>
}
 8016ec6:	e01e      	b.n	8016f06 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8016ec8:	68fb      	ldr	r3, [r7, #12]
 8016eca:	795b      	ldrb	r3, [r3, #5]
 8016ecc:	2b08      	cmp	r3, #8
 8016ece:	d10b      	bne.n	8016ee8 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 8016ed0:	68fb      	ldr	r3, [r7, #12]
 8016ed2:	799b      	ldrb	r3, [r3, #6]
 8016ed4:	2b01      	cmp	r3, #1
 8016ed6:	d803      	bhi.n	8016ee0 <dhcp_timeout+0x64>
      dhcp_check(netif);
 8016ed8:	6878      	ldr	r0, [r7, #4]
 8016eda:	f7ff fdf3 	bl	8016ac4 <dhcp_check>
}
 8016ede:	e012      	b.n	8016f06 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 8016ee0:	6878      	ldr	r0, [r7, #4]
 8016ee2:	f000 fa97 	bl	8017414 <dhcp_bind>
}
 8016ee6:	e00e      	b.n	8016f06 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	795b      	ldrb	r3, [r3, #5]
 8016eec:	2b03      	cmp	r3, #3
 8016eee:	d10a      	bne.n	8016f06 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 8016ef0:	68fb      	ldr	r3, [r7, #12]
 8016ef2:	799b      	ldrb	r3, [r3, #6]
 8016ef4:	2b01      	cmp	r3, #1
 8016ef6:	d803      	bhi.n	8016f00 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 8016ef8:	6878      	ldr	r0, [r7, #4]
 8016efa:	f000 fc9d 	bl	8017838 <dhcp_reboot>
}
 8016efe:	e002      	b.n	8016f06 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 8016f00:	6878      	ldr	r0, [r7, #4]
 8016f02:	f000 f9e5 	bl	80172d0 <dhcp_discover>
}
 8016f06:	bf00      	nop
 8016f08:	3710      	adds	r7, #16
 8016f0a:	46bd      	mov	sp, r7
 8016f0c:	bd80      	pop	{r7, pc}

08016f0e <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8016f0e:	b580      	push	{r7, lr}
 8016f10:	b084      	sub	sp, #16
 8016f12:	af00      	add	r7, sp, #0
 8016f14:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f1a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	795b      	ldrb	r3, [r3, #5]
 8016f20:	2b01      	cmp	r3, #1
 8016f22:	d007      	beq.n	8016f34 <dhcp_t1_timeout+0x26>
 8016f24:	68fb      	ldr	r3, [r7, #12]
 8016f26:	795b      	ldrb	r3, [r3, #5]
 8016f28:	2b0a      	cmp	r3, #10
 8016f2a:	d003      	beq.n	8016f34 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8016f2c:	68fb      	ldr	r3, [r7, #12]
 8016f2e:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8016f30:	2b05      	cmp	r3, #5
 8016f32:	d116      	bne.n	8016f62 <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 8016f34:	6878      	ldr	r0, [r7, #4]
 8016f36:	f000 fb47 	bl	80175c8 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8016f3a:	68fb      	ldr	r3, [r7, #12]
 8016f3c:	899b      	ldrh	r3, [r3, #12]
 8016f3e:	461a      	mov	r2, r3
 8016f40:	68fb      	ldr	r3, [r7, #12]
 8016f42:	8a5b      	ldrh	r3, [r3, #18]
 8016f44:	1ad3      	subs	r3, r2, r3
 8016f46:	2b01      	cmp	r3, #1
 8016f48:	dd0b      	ble.n	8016f62 <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8016f4a:	68fb      	ldr	r3, [r7, #12]
 8016f4c:	899b      	ldrh	r3, [r3, #12]
 8016f4e:	461a      	mov	r2, r3
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	8a5b      	ldrh	r3, [r3, #18]
 8016f54:	1ad3      	subs	r3, r2, r3
 8016f56:	0fda      	lsrs	r2, r3, #31
 8016f58:	4413      	add	r3, r2
 8016f5a:	105b      	asrs	r3, r3, #1
 8016f5c:	b29a      	uxth	r2, r3
 8016f5e:	68fb      	ldr	r3, [r7, #12]
 8016f60:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8016f62:	bf00      	nop
 8016f64:	3710      	adds	r7, #16
 8016f66:	46bd      	mov	sp, r7
 8016f68:	bd80      	pop	{r7, pc}

08016f6a <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8016f6a:	b580      	push	{r7, lr}
 8016f6c:	b084      	sub	sp, #16
 8016f6e:	af00      	add	r7, sp, #0
 8016f70:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f76:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8016f78:	68fb      	ldr	r3, [r7, #12]
 8016f7a:	795b      	ldrb	r3, [r3, #5]
 8016f7c:	2b01      	cmp	r3, #1
 8016f7e:	d00b      	beq.n	8016f98 <dhcp_t2_timeout+0x2e>
 8016f80:	68fb      	ldr	r3, [r7, #12]
 8016f82:	795b      	ldrb	r3, [r3, #5]
 8016f84:	2b0a      	cmp	r3, #10
 8016f86:	d007      	beq.n	8016f98 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8016f88:	68fb      	ldr	r3, [r7, #12]
 8016f8a:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8016f8c:	2b05      	cmp	r3, #5
 8016f8e:	d003      	beq.n	8016f98 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8016f90:	68fb      	ldr	r3, [r7, #12]
 8016f92:	795b      	ldrb	r3, [r3, #5]
 8016f94:	2b04      	cmp	r3, #4
 8016f96:	d116      	bne.n	8016fc6 <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8016f98:	6878      	ldr	r0, [r7, #4]
 8016f9a:	f000 fbb1 	bl	8017700 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8016f9e:	68fb      	ldr	r3, [r7, #12]
 8016fa0:	8a9b      	ldrh	r3, [r3, #20]
 8016fa2:	461a      	mov	r2, r3
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	8a5b      	ldrh	r3, [r3, #18]
 8016fa8:	1ad3      	subs	r3, r2, r3
 8016faa:	2b01      	cmp	r3, #1
 8016fac:	dd0b      	ble.n	8016fc6 <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8016fae:	68fb      	ldr	r3, [r7, #12]
 8016fb0:	8a9b      	ldrh	r3, [r3, #20]
 8016fb2:	461a      	mov	r2, r3
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	8a5b      	ldrh	r3, [r3, #18]
 8016fb8:	1ad3      	subs	r3, r2, r3
 8016fba:	0fda      	lsrs	r2, r3, #31
 8016fbc:	4413      	add	r3, r2
 8016fbe:	105b      	asrs	r3, r3, #1
 8016fc0:	b29a      	uxth	r2, r3
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8016fc6:	bf00      	nop
 8016fc8:	3710      	adds	r7, #16
 8016fca:	46bd      	mov	sp, r7
 8016fcc:	bd80      	pop	{r7, pc}
	...

08016fd0 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8016fd0:	b580      	push	{r7, lr}
 8016fd2:	b084      	sub	sp, #16
 8016fd4:	af00      	add	r7, sp, #0
 8016fd6:	6078      	str	r0, [r7, #4]
 8016fd8:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016fde:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8016fe0:	68fb      	ldr	r3, [r7, #12]
 8016fe2:	2200      	movs	r2, #0
 8016fe4:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8016fe6:	68fb      	ldr	r3, [r7, #12]
 8016fe8:	2200      	movs	r2, #0
 8016fea:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8016fec:	4b26      	ldr	r3, [pc, #152]	; (8017088 <dhcp_handle_ack+0xb8>)
 8016fee:	78db      	ldrb	r3, [r3, #3]
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	d003      	beq.n	8016ffc <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 8016ff4:	4b25      	ldr	r3, [pc, #148]	; (801708c <dhcp_handle_ack+0xbc>)
 8016ff6:	68da      	ldr	r2, [r3, #12]
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8016ffc:	4b22      	ldr	r3, [pc, #136]	; (8017088 <dhcp_handle_ack+0xb8>)
 8016ffe:	791b      	ldrb	r3, [r3, #4]
 8017000:	2b00      	cmp	r3, #0
 8017002:	d004      	beq.n	801700e <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 8017004:	4b21      	ldr	r3, [pc, #132]	; (801708c <dhcp_handle_ack+0xbc>)
 8017006:	691a      	ldr	r2, [r3, #16]
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	62da      	str	r2, [r3, #44]	; 0x2c
 801700c:	e004      	b.n	8017018 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801700e:	68fb      	ldr	r3, [r7, #12]
 8017010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017012:	085a      	lsrs	r2, r3, #1
 8017014:	68fb      	ldr	r3, [r7, #12]
 8017016:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8017018:	4b1b      	ldr	r3, [pc, #108]	; (8017088 <dhcp_handle_ack+0xb8>)
 801701a:	795b      	ldrb	r3, [r3, #5]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d004      	beq.n	801702a <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8017020:	4b1a      	ldr	r3, [pc, #104]	; (801708c <dhcp_handle_ack+0xbc>)
 8017022:	695a      	ldr	r2, [r3, #20]
 8017024:	68fb      	ldr	r3, [r7, #12]
 8017026:	631a      	str	r2, [r3, #48]	; 0x30
 8017028:	e007      	b.n	801703a <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801702a:	68fb      	ldr	r3, [r7, #12]
 801702c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801702e:	4613      	mov	r3, r2
 8017030:	00db      	lsls	r3, r3, #3
 8017032:	1a9b      	subs	r3, r3, r2
 8017034:	08da      	lsrs	r2, r3, #3
 8017036:	68fb      	ldr	r3, [r7, #12]
 8017038:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801703a:	683b      	ldr	r3, [r7, #0]
 801703c:	691a      	ldr	r2, [r3, #16]
 801703e:	68fb      	ldr	r3, [r7, #12]
 8017040:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8017042:	4b11      	ldr	r3, [pc, #68]	; (8017088 <dhcp_handle_ack+0xb8>)
 8017044:	799b      	ldrb	r3, [r3, #6]
 8017046:	2b00      	cmp	r3, #0
 8017048:	d00b      	beq.n	8017062 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801704a:	4b10      	ldr	r3, [pc, #64]	; (801708c <dhcp_handle_ack+0xbc>)
 801704c:	699b      	ldr	r3, [r3, #24]
 801704e:	4618      	mov	r0, r3
 8017050:	f7f8 f863 	bl	800f11a <lwip_htonl>
 8017054:	4602      	mov	r2, r0
 8017056:	68fb      	ldr	r3, [r7, #12]
 8017058:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	2201      	movs	r2, #1
 801705e:	71da      	strb	r2, [r3, #7]
 8017060:	e002      	b.n	8017068 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 8017062:	68fb      	ldr	r3, [r7, #12]
 8017064:	2200      	movs	r2, #0
 8017066:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8017068:	4b07      	ldr	r3, [pc, #28]	; (8017088 <dhcp_handle_ack+0xb8>)
 801706a:	79db      	ldrb	r3, [r3, #7]
 801706c:	2b00      	cmp	r3, #0
 801706e:	d007      	beq.n	8017080 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8017070:	4b06      	ldr	r3, [pc, #24]	; (801708c <dhcp_handle_ack+0xbc>)
 8017072:	69db      	ldr	r3, [r3, #28]
 8017074:	4618      	mov	r0, r3
 8017076:	f7f8 f850 	bl	800f11a <lwip_htonl>
 801707a:	4602      	mov	r2, r0
 801707c:	68fb      	ldr	r3, [r7, #12]
 801707e:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8017080:	bf00      	nop
 8017082:	3710      	adds	r7, #16
 8017084:	46bd      	mov	sp, r7
 8017086:	bd80      	pop	{r7, pc}
 8017088:	20007860 	.word	0x20007860
 801708c:	20007868 	.word	0x20007868

08017090 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8017090:	b580      	push	{r7, lr}
 8017092:	b084      	sub	sp, #16
 8017094:	af00      	add	r7, sp, #0
 8017096:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8017098:	687b      	ldr	r3, [r7, #4]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d109      	bne.n	80170b2 <dhcp_start+0x22>
 801709e:	4b37      	ldr	r3, [pc, #220]	; (801717c <dhcp_start+0xec>)
 80170a0:	f240 22e7 	movw	r2, #743	; 0x2e7
 80170a4:	4936      	ldr	r1, [pc, #216]	; (8017180 <dhcp_start+0xf0>)
 80170a6:	4837      	ldr	r0, [pc, #220]	; (8017184 <dhcp_start+0xf4>)
 80170a8:	f004 fb3c 	bl	801b724 <iprintf>
 80170ac:	f06f 030f 	mvn.w	r3, #15
 80170b0:	e060      	b.n	8017174 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80170b8:	f003 0301 	and.w	r3, r3, #1
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d109      	bne.n	80170d4 <dhcp_start+0x44>
 80170c0:	4b2e      	ldr	r3, [pc, #184]	; (801717c <dhcp_start+0xec>)
 80170c2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 80170c6:	4930      	ldr	r1, [pc, #192]	; (8017188 <dhcp_start+0xf8>)
 80170c8:	482e      	ldr	r0, [pc, #184]	; (8017184 <dhcp_start+0xf4>)
 80170ca:	f004 fb2b 	bl	801b724 <iprintf>
 80170ce:	f06f 030f 	mvn.w	r3, #15
 80170d2:	e04f      	b.n	8017174 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 80170d4:	687b      	ldr	r3, [r7, #4]
 80170d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170d8:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80170de:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 80170e2:	d202      	bcs.n	80170ea <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 80170e4:	f04f 33ff 	mov.w	r3, #4294967295
 80170e8:	e044      	b.n	8017174 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d10d      	bne.n	801710c <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 80170f0:	2034      	movs	r0, #52	; 0x34
 80170f2:	f7f8 fae5 	bl	800f6c0 <mem_malloc>
 80170f6:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 80170f8:	68fb      	ldr	r3, [r7, #12]
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d102      	bne.n	8017104 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 80170fe:	f04f 33ff 	mov.w	r3, #4294967295
 8017102:	e037      	b.n	8017174 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	68fa      	ldr	r2, [r7, #12]
 8017108:	625a      	str	r2, [r3, #36]	; 0x24
 801710a:	e005      	b.n	8017118 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 801710c:	68fb      	ldr	r3, [r7, #12]
 801710e:	791b      	ldrb	r3, [r3, #4]
 8017110:	2b00      	cmp	r3, #0
 8017112:	d001      	beq.n	8017118 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8017114:	f7ff fc92 	bl	8016a3c <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8017118:	2234      	movs	r2, #52	; 0x34
 801711a:	2100      	movs	r1, #0
 801711c:	68f8      	ldr	r0, [r7, #12]
 801711e:	f003 fde5 	bl	801acec <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8017122:	f7ff fc39 	bl	8016998 <dhcp_inc_pcb_refcount>
 8017126:	4603      	mov	r3, r0
 8017128:	2b00      	cmp	r3, #0
 801712a:	d002      	beq.n	8017132 <dhcp_start+0xa2>
    return ERR_MEM;
 801712c:	f04f 33ff 	mov.w	r3, #4294967295
 8017130:	e020      	b.n	8017174 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 8017132:	68fb      	ldr	r3, [r7, #12]
 8017134:	2201      	movs	r2, #1
 8017136:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801713e:	f003 0304 	and.w	r3, r3, #4
 8017142:	2b00      	cmp	r3, #0
 8017144:	d105      	bne.n	8017152 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 8017146:	2102      	movs	r1, #2
 8017148:	68f8      	ldr	r0, [r7, #12]
 801714a:	f000 fcc5 	bl	8017ad8 <dhcp_set_state>
    return ERR_OK;
 801714e:	2300      	movs	r3, #0
 8017150:	e010      	b.n	8017174 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 8017152:	6878      	ldr	r0, [r7, #4]
 8017154:	f000 f8bc 	bl	80172d0 <dhcp_discover>
 8017158:	4603      	mov	r3, r0
 801715a:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 801715c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8017160:	2b00      	cmp	r3, #0
 8017162:	d005      	beq.n	8017170 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8017164:	6878      	ldr	r0, [r7, #4]
 8017166:	f000 fc1d 	bl	80179a4 <dhcp_release_and_stop>
    return ERR_MEM;
 801716a:	f04f 33ff 	mov.w	r3, #4294967295
 801716e:	e001      	b.n	8017174 <dhcp_start+0xe4>
  }
  return result;
 8017170:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8017174:	4618      	mov	r0, r3
 8017176:	3710      	adds	r7, #16
 8017178:	46bd      	mov	sp, r7
 801717a:	bd80      	pop	{r7, pc}
 801717c:	0802318c 	.word	0x0802318c
 8017180:	08023270 	.word	0x08023270
 8017184:	080231ec 	.word	0x080231ec
 8017188:	080232b4 	.word	0x080232b4

0801718c <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 801718c:	b580      	push	{r7, lr}
 801718e:	b084      	sub	sp, #16
 8017190:	af00      	add	r7, sp, #0
 8017192:	6078      	str	r0, [r7, #4]
 8017194:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	2b00      	cmp	r3, #0
 801719a:	d107      	bne.n	80171ac <dhcp_arp_reply+0x20>
 801719c:	4b0e      	ldr	r3, [pc, #56]	; (80171d8 <dhcp_arp_reply+0x4c>)
 801719e:	f240 328b 	movw	r2, #907	; 0x38b
 80171a2:	490e      	ldr	r1, [pc, #56]	; (80171dc <dhcp_arp_reply+0x50>)
 80171a4:	480e      	ldr	r0, [pc, #56]	; (80171e0 <dhcp_arp_reply+0x54>)
 80171a6:	f004 fabd 	bl	801b724 <iprintf>
 80171aa:	e012      	b.n	80171d2 <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 80171ac:	687b      	ldr	r3, [r7, #4]
 80171ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171b0:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 80171b2:	68fb      	ldr	r3, [r7, #12]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d00c      	beq.n	80171d2 <dhcp_arp_reply+0x46>
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	795b      	ldrb	r3, [r3, #5]
 80171bc:	2b08      	cmp	r3, #8
 80171be:	d108      	bne.n	80171d2 <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 80171c0:	683b      	ldr	r3, [r7, #0]
 80171c2:	681a      	ldr	r2, [r3, #0]
 80171c4:	68fb      	ldr	r3, [r7, #12]
 80171c6:	69db      	ldr	r3, [r3, #28]
 80171c8:	429a      	cmp	r2, r3
 80171ca:	d102      	bne.n	80171d2 <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 80171cc:	6878      	ldr	r0, [r7, #4]
 80171ce:	f000 f809 	bl	80171e4 <dhcp_decline>
    }
  }
}
 80171d2:	3710      	adds	r7, #16
 80171d4:	46bd      	mov	sp, r7
 80171d6:	bd80      	pop	{r7, pc}
 80171d8:	0802318c 	.word	0x0802318c
 80171dc:	08023270 	.word	0x08023270
 80171e0:	080231ec 	.word	0x080231ec

080171e4 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 80171e4:	b5b0      	push	{r4, r5, r7, lr}
 80171e6:	b08a      	sub	sp, #40	; 0x28
 80171e8:	af02      	add	r7, sp, #8
 80171ea:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171f0:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 80171f2:	210c      	movs	r1, #12
 80171f4:	69b8      	ldr	r0, [r7, #24]
 80171f6:	f000 fc6f 	bl	8017ad8 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 80171fa:	f107 030c 	add.w	r3, r7, #12
 80171fe:	2204      	movs	r2, #4
 8017200:	69b9      	ldr	r1, [r7, #24]
 8017202:	6878      	ldr	r0, [r7, #4]
 8017204:	f001 f8f4 	bl	80183f0 <dhcp_create_msg>
 8017208:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801720a:	697b      	ldr	r3, [r7, #20]
 801720c:	2b00      	cmp	r3, #0
 801720e:	d035      	beq.n	801727c <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017210:	697b      	ldr	r3, [r7, #20]
 8017212:	685b      	ldr	r3, [r3, #4]
 8017214:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8017216:	89b8      	ldrh	r0, [r7, #12]
 8017218:	693b      	ldr	r3, [r7, #16]
 801721a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801721e:	2304      	movs	r3, #4
 8017220:	2232      	movs	r2, #50	; 0x32
 8017222:	f000 fc73 	bl	8017b0c <dhcp_option>
 8017226:	4603      	mov	r3, r0
 8017228:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801722a:	89bc      	ldrh	r4, [r7, #12]
 801722c:	693b      	ldr	r3, [r7, #16]
 801722e:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8017232:	69bb      	ldr	r3, [r7, #24]
 8017234:	69db      	ldr	r3, [r3, #28]
 8017236:	4618      	mov	r0, r3
 8017238:	f7f7 ff6f 	bl	800f11a <lwip_htonl>
 801723c:	4603      	mov	r3, r0
 801723e:	461a      	mov	r2, r3
 8017240:	4629      	mov	r1, r5
 8017242:	4620      	mov	r0, r4
 8017244:	f000 fcee 	bl	8017c24 <dhcp_option_long>
 8017248:	4603      	mov	r3, r0
 801724a:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801724c:	89b8      	ldrh	r0, [r7, #12]
 801724e:	693b      	ldr	r3, [r7, #16]
 8017250:	33f0      	adds	r3, #240	; 0xf0
 8017252:	697a      	ldr	r2, [r7, #20]
 8017254:	4619      	mov	r1, r3
 8017256:	f001 f9a1 	bl	801859c <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801725a:	4b19      	ldr	r3, [pc, #100]	; (80172c0 <dhcp_decline+0xdc>)
 801725c:	6818      	ldr	r0, [r3, #0]
 801725e:	4b19      	ldr	r3, [pc, #100]	; (80172c4 <dhcp_decline+0xe0>)
 8017260:	9301      	str	r3, [sp, #4]
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	9300      	str	r3, [sp, #0]
 8017266:	2343      	movs	r3, #67	; 0x43
 8017268:	4a17      	ldr	r2, [pc, #92]	; (80172c8 <dhcp_decline+0xe4>)
 801726a:	6979      	ldr	r1, [r7, #20]
 801726c:	f7ff f90e 	bl	801648c <udp_sendto_if_src>
 8017270:	4603      	mov	r3, r0
 8017272:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8017274:	6978      	ldr	r0, [r7, #20]
 8017276:	f7f9 f9d7 	bl	8010628 <pbuf_free>
 801727a:	e001      	b.n	8017280 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801727c:	23ff      	movs	r3, #255	; 0xff
 801727e:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8017280:	69bb      	ldr	r3, [r7, #24]
 8017282:	799b      	ldrb	r3, [r3, #6]
 8017284:	2bff      	cmp	r3, #255	; 0xff
 8017286:	d005      	beq.n	8017294 <dhcp_decline+0xb0>
    dhcp->tries++;
 8017288:	69bb      	ldr	r3, [r7, #24]
 801728a:	799b      	ldrb	r3, [r3, #6]
 801728c:	3301      	adds	r3, #1
 801728e:	b2da      	uxtb	r2, r3
 8017290:	69bb      	ldr	r3, [r7, #24]
 8017292:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8017294:	f242 7310 	movw	r3, #10000	; 0x2710
 8017298:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801729a:	89fb      	ldrh	r3, [r7, #14]
 801729c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80172a0:	4a0a      	ldr	r2, [pc, #40]	; (80172cc <dhcp_decline+0xe8>)
 80172a2:	fb82 1203 	smull	r1, r2, r2, r3
 80172a6:	1152      	asrs	r2, r2, #5
 80172a8:	17db      	asrs	r3, r3, #31
 80172aa:	1ad3      	subs	r3, r2, r3
 80172ac:	b29a      	uxth	r2, r3
 80172ae:	69bb      	ldr	r3, [r7, #24]
 80172b0:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80172b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80172b6:	4618      	mov	r0, r3
 80172b8:	3720      	adds	r7, #32
 80172ba:	46bd      	mov	sp, r7
 80172bc:	bdb0      	pop	{r4, r5, r7, pc}
 80172be:	bf00      	nop
 80172c0:	20000550 	.word	0x20000550
 80172c4:	08024248 	.word	0x08024248
 80172c8:	0802424c 	.word	0x0802424c
 80172cc:	10624dd3 	.word	0x10624dd3

080172d0 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 80172d0:	b580      	push	{r7, lr}
 80172d2:	b08a      	sub	sp, #40	; 0x28
 80172d4:	af02      	add	r7, sp, #8
 80172d6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172dc:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 80172de:	2300      	movs	r3, #0
 80172e0:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 80172e2:	69bb      	ldr	r3, [r7, #24]
 80172e4:	2200      	movs	r2, #0
 80172e6:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 80172e8:	2106      	movs	r1, #6
 80172ea:	69b8      	ldr	r0, [r7, #24]
 80172ec:	f000 fbf4 	bl	8017ad8 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 80172f0:	f107 0308 	add.w	r3, r7, #8
 80172f4:	2201      	movs	r2, #1
 80172f6:	69b9      	ldr	r1, [r7, #24]
 80172f8:	6878      	ldr	r0, [r7, #4]
 80172fa:	f001 f879 	bl	80183f0 <dhcp_create_msg>
 80172fe:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8017300:	693b      	ldr	r3, [r7, #16]
 8017302:	2b00      	cmp	r3, #0
 8017304:	d04b      	beq.n	801739e <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017306:	693b      	ldr	r3, [r7, #16]
 8017308:	685b      	ldr	r3, [r3, #4]
 801730a:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801730c:	8938      	ldrh	r0, [r7, #8]
 801730e:	68fb      	ldr	r3, [r7, #12]
 8017310:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017314:	2302      	movs	r3, #2
 8017316:	2239      	movs	r2, #57	; 0x39
 8017318:	f000 fbf8 	bl	8017b0c <dhcp_option>
 801731c:	4603      	mov	r3, r0
 801731e:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8017320:	8938      	ldrh	r0, [r7, #8]
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801732c:	461a      	mov	r2, r3
 801732e:	f000 fc47 	bl	8017bc0 <dhcp_option_short>
 8017332:	4603      	mov	r3, r0
 8017334:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8017336:	8938      	ldrh	r0, [r7, #8]
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801733e:	2303      	movs	r3, #3
 8017340:	2237      	movs	r2, #55	; 0x37
 8017342:	f000 fbe3 	bl	8017b0c <dhcp_option>
 8017346:	4603      	mov	r3, r0
 8017348:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801734a:	2300      	movs	r3, #0
 801734c:	77fb      	strb	r3, [r7, #31]
 801734e:	e00e      	b.n	801736e <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8017350:	8938      	ldrh	r0, [r7, #8]
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017358:	7ffb      	ldrb	r3, [r7, #31]
 801735a:	4a29      	ldr	r2, [pc, #164]	; (8017400 <dhcp_discover+0x130>)
 801735c:	5cd3      	ldrb	r3, [r2, r3]
 801735e:	461a      	mov	r2, r3
 8017360:	f000 fc08 	bl	8017b74 <dhcp_option_byte>
 8017364:	4603      	mov	r3, r0
 8017366:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017368:	7ffb      	ldrb	r3, [r7, #31]
 801736a:	3301      	adds	r3, #1
 801736c:	77fb      	strb	r3, [r7, #31]
 801736e:	7ffb      	ldrb	r3, [r7, #31]
 8017370:	2b02      	cmp	r3, #2
 8017372:	d9ed      	bls.n	8017350 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017374:	8938      	ldrh	r0, [r7, #8]
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	33f0      	adds	r3, #240	; 0xf0
 801737a:	693a      	ldr	r2, [r7, #16]
 801737c:	4619      	mov	r1, r3
 801737e:	f001 f90d 	bl	801859c <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8017382:	4b20      	ldr	r3, [pc, #128]	; (8017404 <dhcp_discover+0x134>)
 8017384:	6818      	ldr	r0, [r3, #0]
 8017386:	4b20      	ldr	r3, [pc, #128]	; (8017408 <dhcp_discover+0x138>)
 8017388:	9301      	str	r3, [sp, #4]
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	9300      	str	r3, [sp, #0]
 801738e:	2343      	movs	r3, #67	; 0x43
 8017390:	4a1e      	ldr	r2, [pc, #120]	; (801740c <dhcp_discover+0x13c>)
 8017392:	6939      	ldr	r1, [r7, #16]
 8017394:	f7ff f87a 	bl	801648c <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 8017398:	6938      	ldr	r0, [r7, #16]
 801739a:	f7f9 f945 	bl	8010628 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 801739e:	69bb      	ldr	r3, [r7, #24]
 80173a0:	799b      	ldrb	r3, [r3, #6]
 80173a2:	2bff      	cmp	r3, #255	; 0xff
 80173a4:	d005      	beq.n	80173b2 <dhcp_discover+0xe2>
    dhcp->tries++;
 80173a6:	69bb      	ldr	r3, [r7, #24]
 80173a8:	799b      	ldrb	r3, [r3, #6]
 80173aa:	3301      	adds	r3, #1
 80173ac:	b2da      	uxtb	r2, r3
 80173ae:	69bb      	ldr	r3, [r7, #24]
 80173b0:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 80173b2:	69bb      	ldr	r3, [r7, #24]
 80173b4:	799b      	ldrb	r3, [r3, #6]
 80173b6:	2b05      	cmp	r3, #5
 80173b8:	d80d      	bhi.n	80173d6 <dhcp_discover+0x106>
 80173ba:	69bb      	ldr	r3, [r7, #24]
 80173bc:	799b      	ldrb	r3, [r3, #6]
 80173be:	461a      	mov	r2, r3
 80173c0:	2301      	movs	r3, #1
 80173c2:	4093      	lsls	r3, r2
 80173c4:	b29b      	uxth	r3, r3
 80173c6:	461a      	mov	r2, r3
 80173c8:	0152      	lsls	r2, r2, #5
 80173ca:	1ad2      	subs	r2, r2, r3
 80173cc:	0092      	lsls	r2, r2, #2
 80173ce:	4413      	add	r3, r2
 80173d0:	00db      	lsls	r3, r3, #3
 80173d2:	b29b      	uxth	r3, r3
 80173d4:	e001      	b.n	80173da <dhcp_discover+0x10a>
 80173d6:	f64e 2360 	movw	r3, #60000	; 0xea60
 80173da:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80173dc:	897b      	ldrh	r3, [r7, #10]
 80173de:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80173e2:	4a0b      	ldr	r2, [pc, #44]	; (8017410 <dhcp_discover+0x140>)
 80173e4:	fb82 1203 	smull	r1, r2, r2, r3
 80173e8:	1152      	asrs	r2, r2, #5
 80173ea:	17db      	asrs	r3, r3, #31
 80173ec:	1ad3      	subs	r3, r2, r3
 80173ee:	b29a      	uxth	r2, r3
 80173f0:	69bb      	ldr	r3, [r7, #24]
 80173f2:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80173f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80173f8:	4618      	mov	r0, r3
 80173fa:	3720      	adds	r7, #32
 80173fc:	46bd      	mov	sp, r7
 80173fe:	bd80      	pop	{r7, pc}
 8017400:	20000070 	.word	0x20000070
 8017404:	20000550 	.word	0x20000550
 8017408:	08024248 	.word	0x08024248
 801740c:	0802424c 	.word	0x0802424c
 8017410:	10624dd3 	.word	0x10624dd3

08017414 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b088      	sub	sp, #32
 8017418:	af00      	add	r7, sp, #0
 801741a:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	2b00      	cmp	r3, #0
 8017420:	d107      	bne.n	8017432 <dhcp_bind+0x1e>
 8017422:	4b64      	ldr	r3, [pc, #400]	; (80175b4 <dhcp_bind+0x1a0>)
 8017424:	f240 4215 	movw	r2, #1045	; 0x415
 8017428:	4963      	ldr	r1, [pc, #396]	; (80175b8 <dhcp_bind+0x1a4>)
 801742a:	4864      	ldr	r0, [pc, #400]	; (80175bc <dhcp_bind+0x1a8>)
 801742c:	f004 f97a 	bl	801b724 <iprintf>
 8017430:	e0bc      	b.n	80175ac <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017436:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8017438:	69bb      	ldr	r3, [r7, #24]
 801743a:	2b00      	cmp	r3, #0
 801743c:	d107      	bne.n	801744e <dhcp_bind+0x3a>
 801743e:	4b5d      	ldr	r3, [pc, #372]	; (80175b4 <dhcp_bind+0x1a0>)
 8017440:	f240 4217 	movw	r2, #1047	; 0x417
 8017444:	495e      	ldr	r1, [pc, #376]	; (80175c0 <dhcp_bind+0x1ac>)
 8017446:	485d      	ldr	r0, [pc, #372]	; (80175bc <dhcp_bind+0x1a8>)
 8017448:	f004 f96c 	bl	801b724 <iprintf>
 801744c:	e0ae      	b.n	80175ac <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 801744e:	69bb      	ldr	r3, [r7, #24]
 8017450:	2200      	movs	r2, #0
 8017452:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8017454:	69bb      	ldr	r3, [r7, #24]
 8017456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017458:	f1b3 3fff 	cmp.w	r3, #4294967295
 801745c:	d019      	beq.n	8017492 <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801745e:	69bb      	ldr	r3, [r7, #24]
 8017460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017462:	331e      	adds	r3, #30
 8017464:	4a57      	ldr	r2, [pc, #348]	; (80175c4 <dhcp_bind+0x1b0>)
 8017466:	fba2 2303 	umull	r2, r3, r2, r3
 801746a:	095b      	lsrs	r3, r3, #5
 801746c:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801746e:	69fb      	ldr	r3, [r7, #28]
 8017470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017474:	d302      	bcc.n	801747c <dhcp_bind+0x68>
      timeout = 0xffff;
 8017476:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801747a:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 801747c:	69fb      	ldr	r3, [r7, #28]
 801747e:	b29a      	uxth	r2, r3
 8017480:	69bb      	ldr	r3, [r7, #24]
 8017482:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8017484:	69bb      	ldr	r3, [r7, #24]
 8017486:	8a9b      	ldrh	r3, [r3, #20]
 8017488:	2b00      	cmp	r3, #0
 801748a:	d102      	bne.n	8017492 <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 801748c:	69bb      	ldr	r3, [r7, #24]
 801748e:	2201      	movs	r2, #1
 8017490:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8017492:	69bb      	ldr	r3, [r7, #24]
 8017494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017496:	f1b3 3fff 	cmp.w	r3, #4294967295
 801749a:	d01d      	beq.n	80174d8 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801749c:	69bb      	ldr	r3, [r7, #24]
 801749e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80174a0:	331e      	adds	r3, #30
 80174a2:	4a48      	ldr	r2, [pc, #288]	; (80175c4 <dhcp_bind+0x1b0>)
 80174a4:	fba2 2303 	umull	r2, r3, r2, r3
 80174a8:	095b      	lsrs	r3, r3, #5
 80174aa:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80174ac:	69fb      	ldr	r3, [r7, #28]
 80174ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80174b2:	d302      	bcc.n	80174ba <dhcp_bind+0xa6>
      timeout = 0xffff;
 80174b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80174b8:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 80174ba:	69fb      	ldr	r3, [r7, #28]
 80174bc:	b29a      	uxth	r2, r3
 80174be:	69bb      	ldr	r3, [r7, #24]
 80174c0:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 80174c2:	69bb      	ldr	r3, [r7, #24]
 80174c4:	895b      	ldrh	r3, [r3, #10]
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d102      	bne.n	80174d0 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 80174ca:	69bb      	ldr	r3, [r7, #24]
 80174cc:	2201      	movs	r2, #1
 80174ce:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 80174d0:	69bb      	ldr	r3, [r7, #24]
 80174d2:	895a      	ldrh	r2, [r3, #10]
 80174d4:	69bb      	ldr	r3, [r7, #24]
 80174d6:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 80174d8:	69bb      	ldr	r3, [r7, #24]
 80174da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80174dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174e0:	d01d      	beq.n	801751e <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80174e2:	69bb      	ldr	r3, [r7, #24]
 80174e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80174e6:	331e      	adds	r3, #30
 80174e8:	4a36      	ldr	r2, [pc, #216]	; (80175c4 <dhcp_bind+0x1b0>)
 80174ea:	fba2 2303 	umull	r2, r3, r2, r3
 80174ee:	095b      	lsrs	r3, r3, #5
 80174f0:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80174f2:	69fb      	ldr	r3, [r7, #28]
 80174f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80174f8:	d302      	bcc.n	8017500 <dhcp_bind+0xec>
      timeout = 0xffff;
 80174fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80174fe:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 8017500:	69fb      	ldr	r3, [r7, #28]
 8017502:	b29a      	uxth	r2, r3
 8017504:	69bb      	ldr	r3, [r7, #24]
 8017506:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 8017508:	69bb      	ldr	r3, [r7, #24]
 801750a:	899b      	ldrh	r3, [r3, #12]
 801750c:	2b00      	cmp	r3, #0
 801750e:	d102      	bne.n	8017516 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 8017510:	69bb      	ldr	r3, [r7, #24]
 8017512:	2201      	movs	r2, #1
 8017514:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8017516:	69bb      	ldr	r3, [r7, #24]
 8017518:	899a      	ldrh	r2, [r3, #12]
 801751a:	69bb      	ldr	r3, [r7, #24]
 801751c:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801751e:	69bb      	ldr	r3, [r7, #24]
 8017520:	895a      	ldrh	r2, [r3, #10]
 8017522:	69bb      	ldr	r3, [r7, #24]
 8017524:	899b      	ldrh	r3, [r3, #12]
 8017526:	429a      	cmp	r2, r3
 8017528:	d306      	bcc.n	8017538 <dhcp_bind+0x124>
 801752a:	69bb      	ldr	r3, [r7, #24]
 801752c:	899b      	ldrh	r3, [r3, #12]
 801752e:	2b00      	cmp	r3, #0
 8017530:	d002      	beq.n	8017538 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 8017532:	69bb      	ldr	r3, [r7, #24]
 8017534:	2200      	movs	r2, #0
 8017536:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 8017538:	69bb      	ldr	r3, [r7, #24]
 801753a:	79db      	ldrb	r3, [r3, #7]
 801753c:	2b00      	cmp	r3, #0
 801753e:	d003      	beq.n	8017548 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8017540:	69bb      	ldr	r3, [r7, #24]
 8017542:	6a1b      	ldr	r3, [r3, #32]
 8017544:	613b      	str	r3, [r7, #16]
 8017546:	e014      	b.n	8017572 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8017548:	69bb      	ldr	r3, [r7, #24]
 801754a:	331c      	adds	r3, #28
 801754c:	781b      	ldrb	r3, [r3, #0]
 801754e:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 8017550:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8017554:	2b00      	cmp	r3, #0
 8017556:	db02      	blt.n	801755e <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8017558:	23ff      	movs	r3, #255	; 0xff
 801755a:	613b      	str	r3, [r7, #16]
 801755c:	e009      	b.n	8017572 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 801755e:	7dfb      	ldrb	r3, [r7, #23]
 8017560:	2bbf      	cmp	r3, #191	; 0xbf
 8017562:	d903      	bls.n	801756c <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8017564:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8017568:	613b      	str	r3, [r7, #16]
 801756a:	e002      	b.n	8017572 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801756c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017570:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8017572:	69bb      	ldr	r3, [r7, #24]
 8017574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017576:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 8017578:	68fb      	ldr	r3, [r7, #12]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d108      	bne.n	8017590 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801757e:	69bb      	ldr	r3, [r7, #24]
 8017580:	69da      	ldr	r2, [r3, #28]
 8017582:	693b      	ldr	r3, [r7, #16]
 8017584:	4013      	ands	r3, r2
 8017586:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8017588:	68fb      	ldr	r3, [r7, #12]
 801758a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801758e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8017590:	210a      	movs	r1, #10
 8017592:	69b8      	ldr	r0, [r7, #24]
 8017594:	f000 faa0 	bl	8017ad8 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 8017598:	69bb      	ldr	r3, [r7, #24]
 801759a:	f103 011c 	add.w	r1, r3, #28
 801759e:	f107 030c 	add.w	r3, r7, #12
 80175a2:	f107 0210 	add.w	r2, r7, #16
 80175a6:	6878      	ldr	r0, [r7, #4]
 80175a8:	f7f8 fbe6 	bl	800fd78 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 80175ac:	3720      	adds	r7, #32
 80175ae:	46bd      	mov	sp, r7
 80175b0:	bd80      	pop	{r7, pc}
 80175b2:	bf00      	nop
 80175b4:	0802318c 	.word	0x0802318c
 80175b8:	080232ec 	.word	0x080232ec
 80175bc:	080231ec 	.word	0x080231ec
 80175c0:	08023308 	.word	0x08023308
 80175c4:	88888889 	.word	0x88888889

080175c8 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 80175c8:	b580      	push	{r7, lr}
 80175ca:	b08a      	sub	sp, #40	; 0x28
 80175cc:	af02      	add	r7, sp, #8
 80175ce:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175d4:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 80175d6:	2105      	movs	r1, #5
 80175d8:	69b8      	ldr	r0, [r7, #24]
 80175da:	f000 fa7d 	bl	8017ad8 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80175de:	f107 030c 	add.w	r3, r7, #12
 80175e2:	2203      	movs	r2, #3
 80175e4:	69b9      	ldr	r1, [r7, #24]
 80175e6:	6878      	ldr	r0, [r7, #4]
 80175e8:	f000 ff02 	bl	80183f0 <dhcp_create_msg>
 80175ec:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80175ee:	697b      	ldr	r3, [r7, #20]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d04e      	beq.n	8017692 <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80175f4:	697b      	ldr	r3, [r7, #20]
 80175f6:	685b      	ldr	r3, [r3, #4]
 80175f8:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80175fa:	89b8      	ldrh	r0, [r7, #12]
 80175fc:	693b      	ldr	r3, [r7, #16]
 80175fe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017602:	2302      	movs	r3, #2
 8017604:	2239      	movs	r2, #57	; 0x39
 8017606:	f000 fa81 	bl	8017b0c <dhcp_option>
 801760a:	4603      	mov	r3, r0
 801760c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801760e:	89b8      	ldrh	r0, [r7, #12]
 8017610:	693b      	ldr	r3, [r7, #16]
 8017612:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017616:	687b      	ldr	r3, [r7, #4]
 8017618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801761a:	461a      	mov	r2, r3
 801761c:	f000 fad0 	bl	8017bc0 <dhcp_option_short>
 8017620:	4603      	mov	r3, r0
 8017622:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8017624:	89b8      	ldrh	r0, [r7, #12]
 8017626:	693b      	ldr	r3, [r7, #16]
 8017628:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801762c:	2303      	movs	r3, #3
 801762e:	2237      	movs	r2, #55	; 0x37
 8017630:	f000 fa6c 	bl	8017b0c <dhcp_option>
 8017634:	4603      	mov	r3, r0
 8017636:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017638:	2300      	movs	r3, #0
 801763a:	77bb      	strb	r3, [r7, #30]
 801763c:	e00e      	b.n	801765c <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801763e:	89b8      	ldrh	r0, [r7, #12]
 8017640:	693b      	ldr	r3, [r7, #16]
 8017642:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017646:	7fbb      	ldrb	r3, [r7, #30]
 8017648:	4a2a      	ldr	r2, [pc, #168]	; (80176f4 <dhcp_renew+0x12c>)
 801764a:	5cd3      	ldrb	r3, [r2, r3]
 801764c:	461a      	mov	r2, r3
 801764e:	f000 fa91 	bl	8017b74 <dhcp_option_byte>
 8017652:	4603      	mov	r3, r0
 8017654:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017656:	7fbb      	ldrb	r3, [r7, #30]
 8017658:	3301      	adds	r3, #1
 801765a:	77bb      	strb	r3, [r7, #30]
 801765c:	7fbb      	ldrb	r3, [r7, #30]
 801765e:	2b02      	cmp	r3, #2
 8017660:	d9ed      	bls.n	801763e <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017662:	89b8      	ldrh	r0, [r7, #12]
 8017664:	693b      	ldr	r3, [r7, #16]
 8017666:	33f0      	adds	r3, #240	; 0xf0
 8017668:	697a      	ldr	r2, [r7, #20]
 801766a:	4619      	mov	r1, r3
 801766c:	f000 ff96 	bl	801859c <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8017670:	4b21      	ldr	r3, [pc, #132]	; (80176f8 <dhcp_renew+0x130>)
 8017672:	6818      	ldr	r0, [r3, #0]
 8017674:	69bb      	ldr	r3, [r7, #24]
 8017676:	f103 0218 	add.w	r2, r3, #24
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	9300      	str	r3, [sp, #0]
 801767e:	2343      	movs	r3, #67	; 0x43
 8017680:	6979      	ldr	r1, [r7, #20]
 8017682:	f7fe fe8f 	bl	80163a4 <udp_sendto_if>
 8017686:	4603      	mov	r3, r0
 8017688:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801768a:	6978      	ldr	r0, [r7, #20]
 801768c:	f7f8 ffcc 	bl	8010628 <pbuf_free>
 8017690:	e001      	b.n	8017696 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8017692:	23ff      	movs	r3, #255	; 0xff
 8017694:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8017696:	69bb      	ldr	r3, [r7, #24]
 8017698:	799b      	ldrb	r3, [r3, #6]
 801769a:	2bff      	cmp	r3, #255	; 0xff
 801769c:	d005      	beq.n	80176aa <dhcp_renew+0xe2>
    dhcp->tries++;
 801769e:	69bb      	ldr	r3, [r7, #24]
 80176a0:	799b      	ldrb	r3, [r3, #6]
 80176a2:	3301      	adds	r3, #1
 80176a4:	b2da      	uxtb	r2, r3
 80176a6:	69bb      	ldr	r3, [r7, #24]
 80176a8:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 80176aa:	69bb      	ldr	r3, [r7, #24]
 80176ac:	799b      	ldrb	r3, [r3, #6]
 80176ae:	2b09      	cmp	r3, #9
 80176b0:	d80a      	bhi.n	80176c8 <dhcp_renew+0x100>
 80176b2:	69bb      	ldr	r3, [r7, #24]
 80176b4:	799b      	ldrb	r3, [r3, #6]
 80176b6:	b29b      	uxth	r3, r3
 80176b8:	461a      	mov	r2, r3
 80176ba:	0152      	lsls	r2, r2, #5
 80176bc:	1ad2      	subs	r2, r2, r3
 80176be:	0092      	lsls	r2, r2, #2
 80176c0:	4413      	add	r3, r2
 80176c2:	011b      	lsls	r3, r3, #4
 80176c4:	b29b      	uxth	r3, r3
 80176c6:	e001      	b.n	80176cc <dhcp_renew+0x104>
 80176c8:	f644 6320 	movw	r3, #20000	; 0x4e20
 80176cc:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80176ce:	89fb      	ldrh	r3, [r7, #14]
 80176d0:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80176d4:	4a09      	ldr	r2, [pc, #36]	; (80176fc <dhcp_renew+0x134>)
 80176d6:	fb82 1203 	smull	r1, r2, r2, r3
 80176da:	1152      	asrs	r2, r2, #5
 80176dc:	17db      	asrs	r3, r3, #31
 80176de:	1ad3      	subs	r3, r2, r3
 80176e0:	b29a      	uxth	r2, r3
 80176e2:	69bb      	ldr	r3, [r7, #24]
 80176e4:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80176e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80176ea:	4618      	mov	r0, r3
 80176ec:	3720      	adds	r7, #32
 80176ee:	46bd      	mov	sp, r7
 80176f0:	bd80      	pop	{r7, pc}
 80176f2:	bf00      	nop
 80176f4:	20000070 	.word	0x20000070
 80176f8:	20000550 	.word	0x20000550
 80176fc:	10624dd3 	.word	0x10624dd3

08017700 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8017700:	b580      	push	{r7, lr}
 8017702:	b08a      	sub	sp, #40	; 0x28
 8017704:	af02      	add	r7, sp, #8
 8017706:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801770c:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 801770e:	2104      	movs	r1, #4
 8017710:	69b8      	ldr	r0, [r7, #24]
 8017712:	f000 f9e1 	bl	8017ad8 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8017716:	f107 030c 	add.w	r3, r7, #12
 801771a:	2203      	movs	r2, #3
 801771c:	69b9      	ldr	r1, [r7, #24]
 801771e:	6878      	ldr	r0, [r7, #4]
 8017720:	f000 fe66 	bl	80183f0 <dhcp_create_msg>
 8017724:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8017726:	697b      	ldr	r3, [r7, #20]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d04c      	beq.n	80177c6 <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801772c:	697b      	ldr	r3, [r7, #20]
 801772e:	685b      	ldr	r3, [r3, #4]
 8017730:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8017732:	89b8      	ldrh	r0, [r7, #12]
 8017734:	693b      	ldr	r3, [r7, #16]
 8017736:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801773a:	2302      	movs	r3, #2
 801773c:	2239      	movs	r2, #57	; 0x39
 801773e:	f000 f9e5 	bl	8017b0c <dhcp_option>
 8017742:	4603      	mov	r3, r0
 8017744:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8017746:	89b8      	ldrh	r0, [r7, #12]
 8017748:	693b      	ldr	r3, [r7, #16]
 801774a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017752:	461a      	mov	r2, r3
 8017754:	f000 fa34 	bl	8017bc0 <dhcp_option_short>
 8017758:	4603      	mov	r3, r0
 801775a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801775c:	89b8      	ldrh	r0, [r7, #12]
 801775e:	693b      	ldr	r3, [r7, #16]
 8017760:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017764:	2303      	movs	r3, #3
 8017766:	2237      	movs	r2, #55	; 0x37
 8017768:	f000 f9d0 	bl	8017b0c <dhcp_option>
 801776c:	4603      	mov	r3, r0
 801776e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017770:	2300      	movs	r3, #0
 8017772:	77bb      	strb	r3, [r7, #30]
 8017774:	e00e      	b.n	8017794 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8017776:	89b8      	ldrh	r0, [r7, #12]
 8017778:	693b      	ldr	r3, [r7, #16]
 801777a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801777e:	7fbb      	ldrb	r3, [r7, #30]
 8017780:	4a29      	ldr	r2, [pc, #164]	; (8017828 <dhcp_rebind+0x128>)
 8017782:	5cd3      	ldrb	r3, [r2, r3]
 8017784:	461a      	mov	r2, r3
 8017786:	f000 f9f5 	bl	8017b74 <dhcp_option_byte>
 801778a:	4603      	mov	r3, r0
 801778c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801778e:	7fbb      	ldrb	r3, [r7, #30]
 8017790:	3301      	adds	r3, #1
 8017792:	77bb      	strb	r3, [r7, #30]
 8017794:	7fbb      	ldrb	r3, [r7, #30]
 8017796:	2b02      	cmp	r3, #2
 8017798:	d9ed      	bls.n	8017776 <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801779a:	89b8      	ldrh	r0, [r7, #12]
 801779c:	693b      	ldr	r3, [r7, #16]
 801779e:	33f0      	adds	r3, #240	; 0xf0
 80177a0:	697a      	ldr	r2, [r7, #20]
 80177a2:	4619      	mov	r1, r3
 80177a4:	f000 fefa 	bl	801859c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80177a8:	4b20      	ldr	r3, [pc, #128]	; (801782c <dhcp_rebind+0x12c>)
 80177aa:	6818      	ldr	r0, [r3, #0]
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	9300      	str	r3, [sp, #0]
 80177b0:	2343      	movs	r3, #67	; 0x43
 80177b2:	4a1f      	ldr	r2, [pc, #124]	; (8017830 <dhcp_rebind+0x130>)
 80177b4:	6979      	ldr	r1, [r7, #20]
 80177b6:	f7fe fdf5 	bl	80163a4 <udp_sendto_if>
 80177ba:	4603      	mov	r3, r0
 80177bc:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80177be:	6978      	ldr	r0, [r7, #20]
 80177c0:	f7f8 ff32 	bl	8010628 <pbuf_free>
 80177c4:	e001      	b.n	80177ca <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80177c6:	23ff      	movs	r3, #255	; 0xff
 80177c8:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80177ca:	69bb      	ldr	r3, [r7, #24]
 80177cc:	799b      	ldrb	r3, [r3, #6]
 80177ce:	2bff      	cmp	r3, #255	; 0xff
 80177d0:	d005      	beq.n	80177de <dhcp_rebind+0xde>
    dhcp->tries++;
 80177d2:	69bb      	ldr	r3, [r7, #24]
 80177d4:	799b      	ldrb	r3, [r3, #6]
 80177d6:	3301      	adds	r3, #1
 80177d8:	b2da      	uxtb	r2, r3
 80177da:	69bb      	ldr	r3, [r7, #24]
 80177dc:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 80177de:	69bb      	ldr	r3, [r7, #24]
 80177e0:	799b      	ldrb	r3, [r3, #6]
 80177e2:	2b09      	cmp	r3, #9
 80177e4:	d80a      	bhi.n	80177fc <dhcp_rebind+0xfc>
 80177e6:	69bb      	ldr	r3, [r7, #24]
 80177e8:	799b      	ldrb	r3, [r3, #6]
 80177ea:	b29b      	uxth	r3, r3
 80177ec:	461a      	mov	r2, r3
 80177ee:	0152      	lsls	r2, r2, #5
 80177f0:	1ad2      	subs	r2, r2, r3
 80177f2:	0092      	lsls	r2, r2, #2
 80177f4:	4413      	add	r3, r2
 80177f6:	00db      	lsls	r3, r3, #3
 80177f8:	b29b      	uxth	r3, r3
 80177fa:	e001      	b.n	8017800 <dhcp_rebind+0x100>
 80177fc:	f242 7310 	movw	r3, #10000	; 0x2710
 8017800:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8017802:	89fb      	ldrh	r3, [r7, #14]
 8017804:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8017808:	4a0a      	ldr	r2, [pc, #40]	; (8017834 <dhcp_rebind+0x134>)
 801780a:	fb82 1203 	smull	r1, r2, r2, r3
 801780e:	1152      	asrs	r2, r2, #5
 8017810:	17db      	asrs	r3, r3, #31
 8017812:	1ad3      	subs	r3, r2, r3
 8017814:	b29a      	uxth	r2, r3
 8017816:	69bb      	ldr	r3, [r7, #24]
 8017818:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801781a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801781e:	4618      	mov	r0, r3
 8017820:	3720      	adds	r7, #32
 8017822:	46bd      	mov	sp, r7
 8017824:	bd80      	pop	{r7, pc}
 8017826:	bf00      	nop
 8017828:	20000070 	.word	0x20000070
 801782c:	20000550 	.word	0x20000550
 8017830:	0802424c 	.word	0x0802424c
 8017834:	10624dd3 	.word	0x10624dd3

08017838 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 8017838:	b5b0      	push	{r4, r5, r7, lr}
 801783a:	b08a      	sub	sp, #40	; 0x28
 801783c:	af02      	add	r7, sp, #8
 801783e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017844:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8017846:	2103      	movs	r1, #3
 8017848:	69b8      	ldr	r0, [r7, #24]
 801784a:	f000 f945 	bl	8017ad8 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801784e:	f107 030c 	add.w	r3, r7, #12
 8017852:	2203      	movs	r2, #3
 8017854:	69b9      	ldr	r1, [r7, #24]
 8017856:	6878      	ldr	r0, [r7, #4]
 8017858:	f000 fdca 	bl	80183f0 <dhcp_create_msg>
 801785c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801785e:	697b      	ldr	r3, [r7, #20]
 8017860:	2b00      	cmp	r3, #0
 8017862:	d066      	beq.n	8017932 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017864:	697b      	ldr	r3, [r7, #20]
 8017866:	685b      	ldr	r3, [r3, #4]
 8017868:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801786a:	89b8      	ldrh	r0, [r7, #12]
 801786c:	693b      	ldr	r3, [r7, #16]
 801786e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017872:	2302      	movs	r3, #2
 8017874:	2239      	movs	r2, #57	; 0x39
 8017876:	f000 f949 	bl	8017b0c <dhcp_option>
 801787a:	4603      	mov	r3, r0
 801787c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801787e:	89b8      	ldrh	r0, [r7, #12]
 8017880:	693b      	ldr	r3, [r7, #16]
 8017882:	33f0      	adds	r3, #240	; 0xf0
 8017884:	f44f 7210 	mov.w	r2, #576	; 0x240
 8017888:	4619      	mov	r1, r3
 801788a:	f000 f999 	bl	8017bc0 <dhcp_option_short>
 801788e:	4603      	mov	r3, r0
 8017890:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8017892:	89b8      	ldrh	r0, [r7, #12]
 8017894:	693b      	ldr	r3, [r7, #16]
 8017896:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801789a:	2304      	movs	r3, #4
 801789c:	2232      	movs	r2, #50	; 0x32
 801789e:	f000 f935 	bl	8017b0c <dhcp_option>
 80178a2:	4603      	mov	r3, r0
 80178a4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80178a6:	89bc      	ldrh	r4, [r7, #12]
 80178a8:	693b      	ldr	r3, [r7, #16]
 80178aa:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80178ae:	69bb      	ldr	r3, [r7, #24]
 80178b0:	69db      	ldr	r3, [r3, #28]
 80178b2:	4618      	mov	r0, r3
 80178b4:	f7f7 fc31 	bl	800f11a <lwip_htonl>
 80178b8:	4603      	mov	r3, r0
 80178ba:	461a      	mov	r2, r3
 80178bc:	4629      	mov	r1, r5
 80178be:	4620      	mov	r0, r4
 80178c0:	f000 f9b0 	bl	8017c24 <dhcp_option_long>
 80178c4:	4603      	mov	r3, r0
 80178c6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80178c8:	89b8      	ldrh	r0, [r7, #12]
 80178ca:	693b      	ldr	r3, [r7, #16]
 80178cc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80178d0:	2303      	movs	r3, #3
 80178d2:	2237      	movs	r2, #55	; 0x37
 80178d4:	f000 f91a 	bl	8017b0c <dhcp_option>
 80178d8:	4603      	mov	r3, r0
 80178da:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80178dc:	2300      	movs	r3, #0
 80178de:	77bb      	strb	r3, [r7, #30]
 80178e0:	e00e      	b.n	8017900 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80178e2:	89b8      	ldrh	r0, [r7, #12]
 80178e4:	693b      	ldr	r3, [r7, #16]
 80178e6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80178ea:	7fbb      	ldrb	r3, [r7, #30]
 80178ec:	4a29      	ldr	r2, [pc, #164]	; (8017994 <dhcp_reboot+0x15c>)
 80178ee:	5cd3      	ldrb	r3, [r2, r3]
 80178f0:	461a      	mov	r2, r3
 80178f2:	f000 f93f 	bl	8017b74 <dhcp_option_byte>
 80178f6:	4603      	mov	r3, r0
 80178f8:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80178fa:	7fbb      	ldrb	r3, [r7, #30]
 80178fc:	3301      	adds	r3, #1
 80178fe:	77bb      	strb	r3, [r7, #30]
 8017900:	7fbb      	ldrb	r3, [r7, #30]
 8017902:	2b02      	cmp	r3, #2
 8017904:	d9ed      	bls.n	80178e2 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017906:	89b8      	ldrh	r0, [r7, #12]
 8017908:	693b      	ldr	r3, [r7, #16]
 801790a:	33f0      	adds	r3, #240	; 0xf0
 801790c:	697a      	ldr	r2, [r7, #20]
 801790e:	4619      	mov	r1, r3
 8017910:	f000 fe44 	bl	801859c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8017914:	4b20      	ldr	r3, [pc, #128]	; (8017998 <dhcp_reboot+0x160>)
 8017916:	6818      	ldr	r0, [r3, #0]
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	9300      	str	r3, [sp, #0]
 801791c:	2343      	movs	r3, #67	; 0x43
 801791e:	4a1f      	ldr	r2, [pc, #124]	; (801799c <dhcp_reboot+0x164>)
 8017920:	6979      	ldr	r1, [r7, #20]
 8017922:	f7fe fd3f 	bl	80163a4 <udp_sendto_if>
 8017926:	4603      	mov	r3, r0
 8017928:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801792a:	6978      	ldr	r0, [r7, #20]
 801792c:	f7f8 fe7c 	bl	8010628 <pbuf_free>
 8017930:	e001      	b.n	8017936 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8017932:	23ff      	movs	r3, #255	; 0xff
 8017934:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8017936:	69bb      	ldr	r3, [r7, #24]
 8017938:	799b      	ldrb	r3, [r3, #6]
 801793a:	2bff      	cmp	r3, #255	; 0xff
 801793c:	d005      	beq.n	801794a <dhcp_reboot+0x112>
    dhcp->tries++;
 801793e:	69bb      	ldr	r3, [r7, #24]
 8017940:	799b      	ldrb	r3, [r3, #6]
 8017942:	3301      	adds	r3, #1
 8017944:	b2da      	uxtb	r2, r3
 8017946:	69bb      	ldr	r3, [r7, #24]
 8017948:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801794a:	69bb      	ldr	r3, [r7, #24]
 801794c:	799b      	ldrb	r3, [r3, #6]
 801794e:	2b09      	cmp	r3, #9
 8017950:	d80a      	bhi.n	8017968 <dhcp_reboot+0x130>
 8017952:	69bb      	ldr	r3, [r7, #24]
 8017954:	799b      	ldrb	r3, [r3, #6]
 8017956:	b29b      	uxth	r3, r3
 8017958:	461a      	mov	r2, r3
 801795a:	0152      	lsls	r2, r2, #5
 801795c:	1ad2      	subs	r2, r2, r3
 801795e:	0092      	lsls	r2, r2, #2
 8017960:	4413      	add	r3, r2
 8017962:	00db      	lsls	r3, r3, #3
 8017964:	b29b      	uxth	r3, r3
 8017966:	e001      	b.n	801796c <dhcp_reboot+0x134>
 8017968:	f242 7310 	movw	r3, #10000	; 0x2710
 801796c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801796e:	89fb      	ldrh	r3, [r7, #14]
 8017970:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8017974:	4a0a      	ldr	r2, [pc, #40]	; (80179a0 <dhcp_reboot+0x168>)
 8017976:	fb82 1203 	smull	r1, r2, r2, r3
 801797a:	1152      	asrs	r2, r2, #5
 801797c:	17db      	asrs	r3, r3, #31
 801797e:	1ad3      	subs	r3, r2, r3
 8017980:	b29a      	uxth	r2, r3
 8017982:	69bb      	ldr	r3, [r7, #24]
 8017984:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8017986:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801798a:	4618      	mov	r0, r3
 801798c:	3720      	adds	r7, #32
 801798e:	46bd      	mov	sp, r7
 8017990:	bdb0      	pop	{r4, r5, r7, pc}
 8017992:	bf00      	nop
 8017994:	20000070 	.word	0x20000070
 8017998:	20000550 	.word	0x20000550
 801799c:	0802424c 	.word	0x0802424c
 80179a0:	10624dd3 	.word	0x10624dd3

080179a4 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 80179a4:	b5b0      	push	{r4, r5, r7, lr}
 80179a6:	b08a      	sub	sp, #40	; 0x28
 80179a8:	af02      	add	r7, sp, #8
 80179aa:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80179ac:	687b      	ldr	r3, [r7, #4]
 80179ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80179b0:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 80179b2:	69fb      	ldr	r3, [r7, #28]
 80179b4:	2b00      	cmp	r3, #0
 80179b6:	f000 8084 	beq.w	8017ac2 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 80179ba:	69fb      	ldr	r3, [r7, #28]
 80179bc:	795b      	ldrb	r3, [r3, #5]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	f000 8081 	beq.w	8017ac6 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 80179c4:	69fb      	ldr	r3, [r7, #28]
 80179c6:	699b      	ldr	r3, [r3, #24]
 80179c8:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 80179ca:	69fb      	ldr	r3, [r7, #28]
 80179cc:	2200      	movs	r2, #0
 80179ce:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 80179d0:	69fb      	ldr	r3, [r7, #28]
 80179d2:	2200      	movs	r2, #0
 80179d4:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 80179d6:	69fb      	ldr	r3, [r7, #28]
 80179d8:	2200      	movs	r2, #0
 80179da:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80179dc:	69fb      	ldr	r3, [r7, #28]
 80179de:	2200      	movs	r2, #0
 80179e0:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 80179e2:	69fb      	ldr	r3, [r7, #28]
 80179e4:	2200      	movs	r2, #0
 80179e6:	631a      	str	r2, [r3, #48]	; 0x30
 80179e8:	69fb      	ldr	r3, [r7, #28]
 80179ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80179ec:	69fb      	ldr	r3, [r7, #28]
 80179ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80179f0:	69fb      	ldr	r3, [r7, #28]
 80179f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179f4:	69fb      	ldr	r3, [r7, #28]
 80179f6:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 80179f8:	69fb      	ldr	r3, [r7, #28]
 80179fa:	2200      	movs	r2, #0
 80179fc:	829a      	strh	r2, [r3, #20]
 80179fe:	69fb      	ldr	r3, [r7, #28]
 8017a00:	8a9a      	ldrh	r2, [r3, #20]
 8017a02:	69fb      	ldr	r3, [r7, #28]
 8017a04:	825a      	strh	r2, [r3, #18]
 8017a06:	69fb      	ldr	r3, [r7, #28]
 8017a08:	8a5a      	ldrh	r2, [r3, #18]
 8017a0a:	69fb      	ldr	r3, [r7, #28]
 8017a0c:	821a      	strh	r2, [r3, #16]
 8017a0e:	69fb      	ldr	r3, [r7, #28]
 8017a10:	8a1a      	ldrh	r2, [r3, #16]
 8017a12:	69fb      	ldr	r3, [r7, #28]
 8017a14:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8017a16:	6878      	ldr	r0, [r7, #4]
 8017a18:	f000 fdee 	bl	80185f8 <dhcp_supplied_address>
 8017a1c:	4603      	mov	r3, r0
 8017a1e:	2b00      	cmp	r3, #0
 8017a20:	d03b      	beq.n	8017a9a <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8017a22:	f107 030e 	add.w	r3, r7, #14
 8017a26:	2207      	movs	r2, #7
 8017a28:	69f9      	ldr	r1, [r7, #28]
 8017a2a:	6878      	ldr	r0, [r7, #4]
 8017a2c:	f000 fce0 	bl	80183f0 <dhcp_create_msg>
 8017a30:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 8017a32:	69bb      	ldr	r3, [r7, #24]
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d030      	beq.n	8017a9a <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017a38:	69bb      	ldr	r3, [r7, #24]
 8017a3a:	685b      	ldr	r3, [r3, #4]
 8017a3c:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8017a3e:	89f8      	ldrh	r0, [r7, #14]
 8017a40:	697b      	ldr	r3, [r7, #20]
 8017a42:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8017a46:	2304      	movs	r3, #4
 8017a48:	2236      	movs	r2, #54	; 0x36
 8017a4a:	f000 f85f 	bl	8017b0c <dhcp_option>
 8017a4e:	4603      	mov	r3, r0
 8017a50:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8017a52:	89fc      	ldrh	r4, [r7, #14]
 8017a54:	697b      	ldr	r3, [r7, #20]
 8017a56:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8017a5a:	693b      	ldr	r3, [r7, #16]
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	f7f7 fb5c 	bl	800f11a <lwip_htonl>
 8017a62:	4603      	mov	r3, r0
 8017a64:	461a      	mov	r2, r3
 8017a66:	4629      	mov	r1, r5
 8017a68:	4620      	mov	r0, r4
 8017a6a:	f000 f8db 	bl	8017c24 <dhcp_option_long>
 8017a6e:	4603      	mov	r3, r0
 8017a70:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017a72:	89f8      	ldrh	r0, [r7, #14]
 8017a74:	697b      	ldr	r3, [r7, #20]
 8017a76:	33f0      	adds	r3, #240	; 0xf0
 8017a78:	69ba      	ldr	r2, [r7, #24]
 8017a7a:	4619      	mov	r1, r3
 8017a7c:	f000 fd8e 	bl	801859c <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8017a80:	4b13      	ldr	r3, [pc, #76]	; (8017ad0 <dhcp_release_and_stop+0x12c>)
 8017a82:	6818      	ldr	r0, [r3, #0]
 8017a84:	f107 0210 	add.w	r2, r7, #16
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	9300      	str	r3, [sp, #0]
 8017a8c:	2343      	movs	r3, #67	; 0x43
 8017a8e:	69b9      	ldr	r1, [r7, #24]
 8017a90:	f7fe fc88 	bl	80163a4 <udp_sendto_if>
      pbuf_free(p_out);
 8017a94:	69b8      	ldr	r0, [r7, #24]
 8017a96:	f7f8 fdc7 	bl	8010628 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8017a9a:	4b0e      	ldr	r3, [pc, #56]	; (8017ad4 <dhcp_release_and_stop+0x130>)
 8017a9c:	4a0d      	ldr	r2, [pc, #52]	; (8017ad4 <dhcp_release_and_stop+0x130>)
 8017a9e:	490d      	ldr	r1, [pc, #52]	; (8017ad4 <dhcp_release_and_stop+0x130>)
 8017aa0:	6878      	ldr	r0, [r7, #4]
 8017aa2:	f7f8 f969 	bl	800fd78 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 8017aa6:	2100      	movs	r1, #0
 8017aa8:	69f8      	ldr	r0, [r7, #28]
 8017aaa:	f000 f815 	bl	8017ad8 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 8017aae:	69fb      	ldr	r3, [r7, #28]
 8017ab0:	791b      	ldrb	r3, [r3, #4]
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d008      	beq.n	8017ac8 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8017ab6:	f7fe ffc1 	bl	8016a3c <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8017aba:	69fb      	ldr	r3, [r7, #28]
 8017abc:	2200      	movs	r2, #0
 8017abe:	711a      	strb	r2, [r3, #4]
 8017ac0:	e002      	b.n	8017ac8 <dhcp_release_and_stop+0x124>
    return;
 8017ac2:	bf00      	nop
 8017ac4:	e000      	b.n	8017ac8 <dhcp_release_and_stop+0x124>
    return;
 8017ac6:	bf00      	nop
  }
}
 8017ac8:	3720      	adds	r7, #32
 8017aca:	46bd      	mov	sp, r7
 8017acc:	bdb0      	pop	{r4, r5, r7, pc}
 8017ace:	bf00      	nop
 8017ad0:	20000550 	.word	0x20000550
 8017ad4:	08024248 	.word	0x08024248

08017ad8 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 8017ad8:	b480      	push	{r7}
 8017ada:	b083      	sub	sp, #12
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
 8017ae0:	460b      	mov	r3, r1
 8017ae2:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	795b      	ldrb	r3, [r3, #5]
 8017ae8:	78fa      	ldrb	r2, [r7, #3]
 8017aea:	429a      	cmp	r2, r3
 8017aec:	d008      	beq.n	8017b00 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	78fa      	ldrb	r2, [r7, #3]
 8017af2:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	2200      	movs	r2, #0
 8017af8:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 8017afa:	687b      	ldr	r3, [r7, #4]
 8017afc:	2200      	movs	r2, #0
 8017afe:	811a      	strh	r2, [r3, #8]
  }
}
 8017b00:	bf00      	nop
 8017b02:	370c      	adds	r7, #12
 8017b04:	46bd      	mov	sp, r7
 8017b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b0a:	4770      	bx	lr

08017b0c <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8017b0c:	b580      	push	{r7, lr}
 8017b0e:	b082      	sub	sp, #8
 8017b10:	af00      	add	r7, sp, #0
 8017b12:	6039      	str	r1, [r7, #0]
 8017b14:	4611      	mov	r1, r2
 8017b16:	461a      	mov	r2, r3
 8017b18:	4603      	mov	r3, r0
 8017b1a:	80fb      	strh	r3, [r7, #6]
 8017b1c:	460b      	mov	r3, r1
 8017b1e:	717b      	strb	r3, [r7, #5]
 8017b20:	4613      	mov	r3, r2
 8017b22:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8017b24:	88fa      	ldrh	r2, [r7, #6]
 8017b26:	793b      	ldrb	r3, [r7, #4]
 8017b28:	4413      	add	r3, r2
 8017b2a:	3302      	adds	r3, #2
 8017b2c:	2b44      	cmp	r3, #68	; 0x44
 8017b2e:	d906      	bls.n	8017b3e <dhcp_option+0x32>
 8017b30:	4b0d      	ldr	r3, [pc, #52]	; (8017b68 <dhcp_option+0x5c>)
 8017b32:	f240 529a 	movw	r2, #1434	; 0x59a
 8017b36:	490d      	ldr	r1, [pc, #52]	; (8017b6c <dhcp_option+0x60>)
 8017b38:	480d      	ldr	r0, [pc, #52]	; (8017b70 <dhcp_option+0x64>)
 8017b3a:	f003 fdf3 	bl	801b724 <iprintf>
  options[options_out_len++] = option_type;
 8017b3e:	88fb      	ldrh	r3, [r7, #6]
 8017b40:	1c5a      	adds	r2, r3, #1
 8017b42:	80fa      	strh	r2, [r7, #6]
 8017b44:	461a      	mov	r2, r3
 8017b46:	683b      	ldr	r3, [r7, #0]
 8017b48:	4413      	add	r3, r2
 8017b4a:	797a      	ldrb	r2, [r7, #5]
 8017b4c:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 8017b4e:	88fb      	ldrh	r3, [r7, #6]
 8017b50:	1c5a      	adds	r2, r3, #1
 8017b52:	80fa      	strh	r2, [r7, #6]
 8017b54:	461a      	mov	r2, r3
 8017b56:	683b      	ldr	r3, [r7, #0]
 8017b58:	4413      	add	r3, r2
 8017b5a:	793a      	ldrb	r2, [r7, #4]
 8017b5c:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8017b5e:	88fb      	ldrh	r3, [r7, #6]
}
 8017b60:	4618      	mov	r0, r3
 8017b62:	3708      	adds	r7, #8
 8017b64:	46bd      	mov	sp, r7
 8017b66:	bd80      	pop	{r7, pc}
 8017b68:	0802318c 	.word	0x0802318c
 8017b6c:	08023320 	.word	0x08023320
 8017b70:	080231ec 	.word	0x080231ec

08017b74 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8017b74:	b580      	push	{r7, lr}
 8017b76:	b082      	sub	sp, #8
 8017b78:	af00      	add	r7, sp, #0
 8017b7a:	4603      	mov	r3, r0
 8017b7c:	6039      	str	r1, [r7, #0]
 8017b7e:	80fb      	strh	r3, [r7, #6]
 8017b80:	4613      	mov	r3, r2
 8017b82:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8017b84:	88fb      	ldrh	r3, [r7, #6]
 8017b86:	2b43      	cmp	r3, #67	; 0x43
 8017b88:	d906      	bls.n	8017b98 <dhcp_option_byte+0x24>
 8017b8a:	4b0a      	ldr	r3, [pc, #40]	; (8017bb4 <dhcp_option_byte+0x40>)
 8017b8c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8017b90:	4909      	ldr	r1, [pc, #36]	; (8017bb8 <dhcp_option_byte+0x44>)
 8017b92:	480a      	ldr	r0, [pc, #40]	; (8017bbc <dhcp_option_byte+0x48>)
 8017b94:	f003 fdc6 	bl	801b724 <iprintf>
  options[options_out_len++] = value;
 8017b98:	88fb      	ldrh	r3, [r7, #6]
 8017b9a:	1c5a      	adds	r2, r3, #1
 8017b9c:	80fa      	strh	r2, [r7, #6]
 8017b9e:	461a      	mov	r2, r3
 8017ba0:	683b      	ldr	r3, [r7, #0]
 8017ba2:	4413      	add	r3, r2
 8017ba4:	797a      	ldrb	r2, [r7, #5]
 8017ba6:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8017ba8:	88fb      	ldrh	r3, [r7, #6]
}
 8017baa:	4618      	mov	r0, r3
 8017bac:	3708      	adds	r7, #8
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	bd80      	pop	{r7, pc}
 8017bb2:	bf00      	nop
 8017bb4:	0802318c 	.word	0x0802318c
 8017bb8:	08023364 	.word	0x08023364
 8017bbc:	080231ec 	.word	0x080231ec

08017bc0 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8017bc0:	b580      	push	{r7, lr}
 8017bc2:	b082      	sub	sp, #8
 8017bc4:	af00      	add	r7, sp, #0
 8017bc6:	4603      	mov	r3, r0
 8017bc8:	6039      	str	r1, [r7, #0]
 8017bca:	80fb      	strh	r3, [r7, #6]
 8017bcc:	4613      	mov	r3, r2
 8017bce:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8017bd0:	88fb      	ldrh	r3, [r7, #6]
 8017bd2:	3302      	adds	r3, #2
 8017bd4:	2b44      	cmp	r3, #68	; 0x44
 8017bd6:	d906      	bls.n	8017be6 <dhcp_option_short+0x26>
 8017bd8:	4b0f      	ldr	r3, [pc, #60]	; (8017c18 <dhcp_option_short+0x58>)
 8017bda:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8017bde:	490f      	ldr	r1, [pc, #60]	; (8017c1c <dhcp_option_short+0x5c>)
 8017be0:	480f      	ldr	r0, [pc, #60]	; (8017c20 <dhcp_option_short+0x60>)
 8017be2:	f003 fd9f 	bl	801b724 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8017be6:	88bb      	ldrh	r3, [r7, #4]
 8017be8:	0a1b      	lsrs	r3, r3, #8
 8017bea:	b29a      	uxth	r2, r3
 8017bec:	88fb      	ldrh	r3, [r7, #6]
 8017bee:	1c59      	adds	r1, r3, #1
 8017bf0:	80f9      	strh	r1, [r7, #6]
 8017bf2:	4619      	mov	r1, r3
 8017bf4:	683b      	ldr	r3, [r7, #0]
 8017bf6:	440b      	add	r3, r1
 8017bf8:	b2d2      	uxtb	r2, r2
 8017bfa:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8017bfc:	88fb      	ldrh	r3, [r7, #6]
 8017bfe:	1c5a      	adds	r2, r3, #1
 8017c00:	80fa      	strh	r2, [r7, #6]
 8017c02:	461a      	mov	r2, r3
 8017c04:	683b      	ldr	r3, [r7, #0]
 8017c06:	4413      	add	r3, r2
 8017c08:	88ba      	ldrh	r2, [r7, #4]
 8017c0a:	b2d2      	uxtb	r2, r2
 8017c0c:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8017c0e:	88fb      	ldrh	r3, [r7, #6]
}
 8017c10:	4618      	mov	r0, r3
 8017c12:	3708      	adds	r7, #8
 8017c14:	46bd      	mov	sp, r7
 8017c16:	bd80      	pop	{r7, pc}
 8017c18:	0802318c 	.word	0x0802318c
 8017c1c:	0802339c 	.word	0x0802339c
 8017c20:	080231ec 	.word	0x080231ec

08017c24 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8017c24:	b580      	push	{r7, lr}
 8017c26:	b084      	sub	sp, #16
 8017c28:	af00      	add	r7, sp, #0
 8017c2a:	4603      	mov	r3, r0
 8017c2c:	60b9      	str	r1, [r7, #8]
 8017c2e:	607a      	str	r2, [r7, #4]
 8017c30:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8017c32:	89fb      	ldrh	r3, [r7, #14]
 8017c34:	3304      	adds	r3, #4
 8017c36:	2b44      	cmp	r3, #68	; 0x44
 8017c38:	d906      	bls.n	8017c48 <dhcp_option_long+0x24>
 8017c3a:	4b19      	ldr	r3, [pc, #100]	; (8017ca0 <dhcp_option_long+0x7c>)
 8017c3c:	f240 52b7 	movw	r2, #1463	; 0x5b7
 8017c40:	4918      	ldr	r1, [pc, #96]	; (8017ca4 <dhcp_option_long+0x80>)
 8017c42:	4819      	ldr	r0, [pc, #100]	; (8017ca8 <dhcp_option_long+0x84>)
 8017c44:	f003 fd6e 	bl	801b724 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	0e1a      	lsrs	r2, r3, #24
 8017c4c:	89fb      	ldrh	r3, [r7, #14]
 8017c4e:	1c59      	adds	r1, r3, #1
 8017c50:	81f9      	strh	r1, [r7, #14]
 8017c52:	4619      	mov	r1, r3
 8017c54:	68bb      	ldr	r3, [r7, #8]
 8017c56:	440b      	add	r3, r1
 8017c58:	b2d2      	uxtb	r2, r2
 8017c5a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	0c1a      	lsrs	r2, r3, #16
 8017c60:	89fb      	ldrh	r3, [r7, #14]
 8017c62:	1c59      	adds	r1, r3, #1
 8017c64:	81f9      	strh	r1, [r7, #14]
 8017c66:	4619      	mov	r1, r3
 8017c68:	68bb      	ldr	r3, [r7, #8]
 8017c6a:	440b      	add	r3, r1
 8017c6c:	b2d2      	uxtb	r2, r2
 8017c6e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8017c70:	687b      	ldr	r3, [r7, #4]
 8017c72:	0a1a      	lsrs	r2, r3, #8
 8017c74:	89fb      	ldrh	r3, [r7, #14]
 8017c76:	1c59      	adds	r1, r3, #1
 8017c78:	81f9      	strh	r1, [r7, #14]
 8017c7a:	4619      	mov	r1, r3
 8017c7c:	68bb      	ldr	r3, [r7, #8]
 8017c7e:	440b      	add	r3, r1
 8017c80:	b2d2      	uxtb	r2, r2
 8017c82:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8017c84:	89fb      	ldrh	r3, [r7, #14]
 8017c86:	1c5a      	adds	r2, r3, #1
 8017c88:	81fa      	strh	r2, [r7, #14]
 8017c8a:	461a      	mov	r2, r3
 8017c8c:	68bb      	ldr	r3, [r7, #8]
 8017c8e:	4413      	add	r3, r2
 8017c90:	687a      	ldr	r2, [r7, #4]
 8017c92:	b2d2      	uxtb	r2, r2
 8017c94:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8017c96:	89fb      	ldrh	r3, [r7, #14]
}
 8017c98:	4618      	mov	r0, r3
 8017c9a:	3710      	adds	r7, #16
 8017c9c:	46bd      	mov	sp, r7
 8017c9e:	bd80      	pop	{r7, pc}
 8017ca0:	0802318c 	.word	0x0802318c
 8017ca4:	080233d8 	.word	0x080233d8
 8017ca8:	080231ec 	.word	0x080231ec

08017cac <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 8017cac:	b580      	push	{r7, lr}
 8017cae:	b090      	sub	sp, #64	; 0x40
 8017cb0:	af00      	add	r7, sp, #0
 8017cb2:	6078      	str	r0, [r7, #4]
 8017cb4:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 8017cb6:	2300      	movs	r3, #0
 8017cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 8017cba:	2300      	movs	r3, #0
 8017cbc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 8017cbe:	2208      	movs	r2, #8
 8017cc0:	2100      	movs	r1, #0
 8017cc2:	48be      	ldr	r0, [pc, #760]	; (8017fbc <dhcp_parse_reply+0x310>)
 8017cc4:	f003 f812 	bl	801acec <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 8017cc8:	687b      	ldr	r3, [r7, #4]
 8017cca:	895b      	ldrh	r3, [r3, #10]
 8017ccc:	2b2b      	cmp	r3, #43	; 0x2b
 8017cce:	d802      	bhi.n	8017cd6 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8017cd0:	f06f 0301 	mvn.w	r3, #1
 8017cd4:	e2a8      	b.n	8018228 <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	685b      	ldr	r3, [r3, #4]
 8017cda:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8017cdc:	23f0      	movs	r3, #240	; 0xf0
 8017cde:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	891b      	ldrh	r3, [r3, #8]
 8017ce4:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8017cea:	e00c      	b.n	8017d06 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8017cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cee:	895b      	ldrh	r3, [r3, #10]
 8017cf0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017cf2:	1ad3      	subs	r3, r2, r3
 8017cf4:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8017cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cf8:	895b      	ldrh	r3, [r3, #10]
 8017cfa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8017cfc:	1ad3      	subs	r3, r2, r3
 8017cfe:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 8017d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d02:	681b      	ldr	r3, [r3, #0]
 8017d04:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8017d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	d004      	beq.n	8017d16 <dhcp_parse_reply+0x6a>
 8017d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d0e:	895b      	ldrh	r3, [r3, #10]
 8017d10:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017d12:	429a      	cmp	r2, r3
 8017d14:	d2ea      	bcs.n	8017cec <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 8017d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	d102      	bne.n	8017d22 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8017d1c:	f06f 0301 	mvn.w	r3, #1
 8017d20:	e282      	b.n	8018228 <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 8017d22:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017d24:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 8017d26:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017d28:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 8017d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d2c:	685b      	ldr	r3, [r3, #4]
 8017d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8017d30:	e23a      	b.n	80181a8 <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 8017d32:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017d34:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017d36:	4413      	add	r3, r2
 8017d38:	781b      	ldrb	r3, [r3, #0]
 8017d3a:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 8017d42:	f04f 33ff 	mov.w	r3, #4294967295
 8017d46:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8017d48:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017d4a:	3302      	adds	r3, #2
 8017d4c:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8017d4e:	8bfa      	ldrh	r2, [r7, #30]
 8017d50:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017d52:	429a      	cmp	r2, r3
 8017d54:	d202      	bcs.n	8017d5c <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 8017d56:	f06f 0301 	mvn.w	r3, #1
 8017d5a:	e265      	b.n	8018228 <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8017d5c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017d5e:	3301      	adds	r3, #1
 8017d60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017d62:	8952      	ldrh	r2, [r2, #10]
 8017d64:	4293      	cmp	r3, r2
 8017d66:	da07      	bge.n	8017d78 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 8017d68:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017d6a:	3301      	adds	r3, #1
 8017d6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017d6e:	4413      	add	r3, r2
 8017d70:	781b      	ldrb	r3, [r3, #0]
 8017d72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017d76:	e00b      	b.n	8017d90 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8017d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d7a:	681b      	ldr	r3, [r3, #0]
 8017d7c:	2b00      	cmp	r3, #0
 8017d7e:	d004      	beq.n	8017d8a <dhcp_parse_reply+0xde>
 8017d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d82:	681b      	ldr	r3, [r3, #0]
 8017d84:	685b      	ldr	r3, [r3, #4]
 8017d86:	781b      	ldrb	r3, [r3, #0]
 8017d88:	e000      	b.n	8017d8c <dhcp_parse_reply+0xe0>
 8017d8a:	2300      	movs	r3, #0
 8017d8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8017d90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017d94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 8017d98:	7dfb      	ldrb	r3, [r7, #23]
 8017d9a:	2b3b      	cmp	r3, #59	; 0x3b
 8017d9c:	f200 812d 	bhi.w	8017ffa <dhcp_parse_reply+0x34e>
 8017da0:	a201      	add	r2, pc, #4	; (adr r2, 8017da8 <dhcp_parse_reply+0xfc>)
 8017da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017da6:	bf00      	nop
 8017da8:	08017e99 	.word	0x08017e99
 8017dac:	08017ea9 	.word	0x08017ea9
 8017db0:	08017ffb 	.word	0x08017ffb
 8017db4:	08017ecb 	.word	0x08017ecb
 8017db8:	08017ffb 	.word	0x08017ffb
 8017dbc:	08017ffb 	.word	0x08017ffb
 8017dc0:	08017ffb 	.word	0x08017ffb
 8017dc4:	08017ffb 	.word	0x08017ffb
 8017dc8:	08017ffb 	.word	0x08017ffb
 8017dcc:	08017ffb 	.word	0x08017ffb
 8017dd0:	08017ffb 	.word	0x08017ffb
 8017dd4:	08017ffb 	.word	0x08017ffb
 8017dd8:	08017ffb 	.word	0x08017ffb
 8017ddc:	08017ffb 	.word	0x08017ffb
 8017de0:	08017ffb 	.word	0x08017ffb
 8017de4:	08017ffb 	.word	0x08017ffb
 8017de8:	08017ffb 	.word	0x08017ffb
 8017dec:	08017ffb 	.word	0x08017ffb
 8017df0:	08017ffb 	.word	0x08017ffb
 8017df4:	08017ffb 	.word	0x08017ffb
 8017df8:	08017ffb 	.word	0x08017ffb
 8017dfc:	08017ffb 	.word	0x08017ffb
 8017e00:	08017ffb 	.word	0x08017ffb
 8017e04:	08017ffb 	.word	0x08017ffb
 8017e08:	08017ffb 	.word	0x08017ffb
 8017e0c:	08017ffb 	.word	0x08017ffb
 8017e10:	08017ffb 	.word	0x08017ffb
 8017e14:	08017ffb 	.word	0x08017ffb
 8017e18:	08017ffb 	.word	0x08017ffb
 8017e1c:	08017ffb 	.word	0x08017ffb
 8017e20:	08017ffb 	.word	0x08017ffb
 8017e24:	08017ffb 	.word	0x08017ffb
 8017e28:	08017ffb 	.word	0x08017ffb
 8017e2c:	08017ffb 	.word	0x08017ffb
 8017e30:	08017ffb 	.word	0x08017ffb
 8017e34:	08017ffb 	.word	0x08017ffb
 8017e38:	08017ffb 	.word	0x08017ffb
 8017e3c:	08017ffb 	.word	0x08017ffb
 8017e40:	08017ffb 	.word	0x08017ffb
 8017e44:	08017ffb 	.word	0x08017ffb
 8017e48:	08017ffb 	.word	0x08017ffb
 8017e4c:	08017ffb 	.word	0x08017ffb
 8017e50:	08017ffb 	.word	0x08017ffb
 8017e54:	08017ffb 	.word	0x08017ffb
 8017e58:	08017ffb 	.word	0x08017ffb
 8017e5c:	08017ffb 	.word	0x08017ffb
 8017e60:	08017ffb 	.word	0x08017ffb
 8017e64:	08017ffb 	.word	0x08017ffb
 8017e68:	08017ffb 	.word	0x08017ffb
 8017e6c:	08017ffb 	.word	0x08017ffb
 8017e70:	08017ffb 	.word	0x08017ffb
 8017e74:	08017ef7 	.word	0x08017ef7
 8017e78:	08017f19 	.word	0x08017f19
 8017e7c:	08017f55 	.word	0x08017f55
 8017e80:	08017f77 	.word	0x08017f77
 8017e84:	08017ffb 	.word	0x08017ffb
 8017e88:	08017ffb 	.word	0x08017ffb
 8017e8c:	08017ffb 	.word	0x08017ffb
 8017e90:	08017f99 	.word	0x08017f99
 8017e94:	08017fd9 	.word	0x08017fd9
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8017e98:	2300      	movs	r3, #0
 8017e9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017e9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ea2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 8017ea6:	e0ac      	b.n	8018002 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8017ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017eac:	2b04      	cmp	r3, #4
 8017eae:	d009      	beq.n	8017ec4 <dhcp_parse_reply+0x218>
 8017eb0:	4b43      	ldr	r3, [pc, #268]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017eb2:	f240 622e 	movw	r2, #1582	; 0x62e
 8017eb6:	4943      	ldr	r1, [pc, #268]	; (8017fc4 <dhcp_parse_reply+0x318>)
 8017eb8:	4843      	ldr	r0, [pc, #268]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017eba:	f003 fc33 	bl	801b724 <iprintf>
 8017ebe:	f06f 0305 	mvn.w	r3, #5
 8017ec2:	e1b1      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8017ec4:	2306      	movs	r3, #6
 8017ec6:	623b      	str	r3, [r7, #32]
        break;
 8017ec8:	e09b      	b.n	8018002 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8017eca:	2304      	movs	r3, #4
 8017ecc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8017ed0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017ed4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017ed8:	429a      	cmp	r2, r3
 8017eda:	d209      	bcs.n	8017ef0 <dhcp_parse_reply+0x244>
 8017edc:	4b38      	ldr	r3, [pc, #224]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017ede:	f240 6233 	movw	r2, #1587	; 0x633
 8017ee2:	493a      	ldr	r1, [pc, #232]	; (8017fcc <dhcp_parse_reply+0x320>)
 8017ee4:	4838      	ldr	r0, [pc, #224]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017ee6:	f003 fc1d 	bl	801b724 <iprintf>
 8017eea:	f06f 0305 	mvn.w	r3, #5
 8017eee:	e19b      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8017ef0:	2307      	movs	r3, #7
 8017ef2:	623b      	str	r3, [r7, #32]
        break;
 8017ef4:	e085      	b.n	8018002 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8017ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017efa:	2b04      	cmp	r3, #4
 8017efc:	d009      	beq.n	8017f12 <dhcp_parse_reply+0x266>
 8017efe:	4b30      	ldr	r3, [pc, #192]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017f00:	f240 6241 	movw	r2, #1601	; 0x641
 8017f04:	492f      	ldr	r1, [pc, #188]	; (8017fc4 <dhcp_parse_reply+0x318>)
 8017f06:	4830      	ldr	r0, [pc, #192]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017f08:	f003 fc0c 	bl	801b724 <iprintf>
 8017f0c:	f06f 0305 	mvn.w	r3, #5
 8017f10:	e18a      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 8017f12:	2303      	movs	r3, #3
 8017f14:	623b      	str	r3, [r7, #32]
        break;
 8017f16:	e074      	b.n	8018002 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8017f18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017f1c:	2b01      	cmp	r3, #1
 8017f1e:	d009      	beq.n	8017f34 <dhcp_parse_reply+0x288>
 8017f20:	4b27      	ldr	r3, [pc, #156]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017f22:	f240 624f 	movw	r2, #1615	; 0x64f
 8017f26:	492a      	ldr	r1, [pc, #168]	; (8017fd0 <dhcp_parse_reply+0x324>)
 8017f28:	4827      	ldr	r0, [pc, #156]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017f2a:	f003 fbfb 	bl	801b724 <iprintf>
 8017f2e:	f06f 0305 	mvn.w	r3, #5
 8017f32:	e179      	b.n	8018228 <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8017f34:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f36:	2bf0      	cmp	r3, #240	; 0xf0
 8017f38:	d009      	beq.n	8017f4e <dhcp_parse_reply+0x2a2>
 8017f3a:	4b21      	ldr	r3, [pc, #132]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017f3c:	f240 6251 	movw	r2, #1617	; 0x651
 8017f40:	4924      	ldr	r1, [pc, #144]	; (8017fd4 <dhcp_parse_reply+0x328>)
 8017f42:	4821      	ldr	r0, [pc, #132]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017f44:	f003 fbee 	bl	801b724 <iprintf>
 8017f48:	f06f 0305 	mvn.w	r3, #5
 8017f4c:	e16c      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8017f4e:	2300      	movs	r3, #0
 8017f50:	623b      	str	r3, [r7, #32]
        break;
 8017f52:	e056      	b.n	8018002 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8017f54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017f58:	2b01      	cmp	r3, #1
 8017f5a:	d009      	beq.n	8017f70 <dhcp_parse_reply+0x2c4>
 8017f5c:	4b18      	ldr	r3, [pc, #96]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017f5e:	f240 6255 	movw	r2, #1621	; 0x655
 8017f62:	491b      	ldr	r1, [pc, #108]	; (8017fd0 <dhcp_parse_reply+0x324>)
 8017f64:	4818      	ldr	r0, [pc, #96]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017f66:	f003 fbdd 	bl	801b724 <iprintf>
 8017f6a:	f06f 0305 	mvn.w	r3, #5
 8017f6e:	e15b      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8017f70:	2301      	movs	r3, #1
 8017f72:	623b      	str	r3, [r7, #32]
        break;
 8017f74:	e045      	b.n	8018002 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8017f76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017f7a:	2b04      	cmp	r3, #4
 8017f7c:	d009      	beq.n	8017f92 <dhcp_parse_reply+0x2e6>
 8017f7e:	4b10      	ldr	r3, [pc, #64]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017f80:	f240 6259 	movw	r2, #1625	; 0x659
 8017f84:	490f      	ldr	r1, [pc, #60]	; (8017fc4 <dhcp_parse_reply+0x318>)
 8017f86:	4810      	ldr	r0, [pc, #64]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017f88:	f003 fbcc 	bl	801b724 <iprintf>
 8017f8c:	f06f 0305 	mvn.w	r3, #5
 8017f90:	e14a      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8017f92:	2302      	movs	r3, #2
 8017f94:	623b      	str	r3, [r7, #32]
        break;
 8017f96:	e034      	b.n	8018002 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8017f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017f9c:	2b04      	cmp	r3, #4
 8017f9e:	d009      	beq.n	8017fb4 <dhcp_parse_reply+0x308>
 8017fa0:	4b07      	ldr	r3, [pc, #28]	; (8017fc0 <dhcp_parse_reply+0x314>)
 8017fa2:	f240 625d 	movw	r2, #1629	; 0x65d
 8017fa6:	4907      	ldr	r1, [pc, #28]	; (8017fc4 <dhcp_parse_reply+0x318>)
 8017fa8:	4807      	ldr	r0, [pc, #28]	; (8017fc8 <dhcp_parse_reply+0x31c>)
 8017faa:	f003 fbbb 	bl	801b724 <iprintf>
 8017fae:	f06f 0305 	mvn.w	r3, #5
 8017fb2:	e139      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8017fb4:	2304      	movs	r3, #4
 8017fb6:	623b      	str	r3, [r7, #32]
        break;
 8017fb8:	e023      	b.n	8018002 <dhcp_parse_reply+0x356>
 8017fba:	bf00      	nop
 8017fbc:	20007860 	.word	0x20007860
 8017fc0:	0802318c 	.word	0x0802318c
 8017fc4:	08023414 	.word	0x08023414
 8017fc8:	080231ec 	.word	0x080231ec
 8017fcc:	08023420 	.word	0x08023420
 8017fd0:	08023434 	.word	0x08023434
 8017fd4:	08023440 	.word	0x08023440
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8017fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017fdc:	2b04      	cmp	r3, #4
 8017fde:	d009      	beq.n	8017ff4 <dhcp_parse_reply+0x348>
 8017fe0:	4b93      	ldr	r3, [pc, #588]	; (8018230 <dhcp_parse_reply+0x584>)
 8017fe2:	f240 6261 	movw	r2, #1633	; 0x661
 8017fe6:	4993      	ldr	r1, [pc, #588]	; (8018234 <dhcp_parse_reply+0x588>)
 8017fe8:	4893      	ldr	r0, [pc, #588]	; (8018238 <dhcp_parse_reply+0x58c>)
 8017fea:	f003 fb9b 	bl	801b724 <iprintf>
 8017fee:	f06f 0305 	mvn.w	r3, #5
 8017ff2:	e119      	b.n	8018228 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 8017ff4:	2305      	movs	r3, #5
 8017ff6:	623b      	str	r3, [r7, #32]
        break;
 8017ff8:	e003      	b.n	8018002 <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 8017ffa:	2300      	movs	r3, #0
 8017ffc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8018000:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8018002:	7dfb      	ldrb	r3, [r7, #23]
 8018004:	2b00      	cmp	r3, #0
 8018006:	d103      	bne.n	8018010 <dhcp_parse_reply+0x364>
      offset++;
 8018008:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801800a:	3301      	adds	r3, #1
 801800c:	877b      	strh	r3, [r7, #58]	; 0x3a
 801800e:	e0a1      	b.n	8018154 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 8018010:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018012:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018016:	4413      	add	r3, r2
 8018018:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801801c:	4293      	cmp	r3, r2
 801801e:	dd02      	ble.n	8018026 <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 8018020:	f06f 0301 	mvn.w	r3, #1
 8018024:	e100      	b.n	8018228 <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 8018026:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801802a:	b29a      	uxth	r2, r3
 801802c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801802e:	4413      	add	r3, r2
 8018030:	b29b      	uxth	r3, r3
 8018032:	3302      	adds	r3, #2
 8018034:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 8018036:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801803a:	2b00      	cmp	r3, #0
 801803c:	f000 808a 	beq.w	8018154 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 8018040:	2300      	movs	r3, #0
 8018042:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8018044:	6a3b      	ldr	r3, [r7, #32]
 8018046:	2b00      	cmp	r3, #0
 8018048:	db02      	blt.n	8018050 <dhcp_parse_reply+0x3a4>
 801804a:	6a3b      	ldr	r3, [r7, #32]
 801804c:	2b07      	cmp	r3, #7
 801804e:	dd06      	ble.n	801805e <dhcp_parse_reply+0x3b2>
 8018050:	4b77      	ldr	r3, [pc, #476]	; (8018230 <dhcp_parse_reply+0x584>)
 8018052:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8018056:	4979      	ldr	r1, [pc, #484]	; (801823c <dhcp_parse_reply+0x590>)
 8018058:	4877      	ldr	r0, [pc, #476]	; (8018238 <dhcp_parse_reply+0x58c>)
 801805a:	f003 fb63 	bl	801b724 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801805e:	4a78      	ldr	r2, [pc, #480]	; (8018240 <dhcp_parse_reply+0x594>)
 8018060:	6a3b      	ldr	r3, [r7, #32]
 8018062:	4413      	add	r3, r2
 8018064:	781b      	ldrb	r3, [r3, #0]
 8018066:	2b00      	cmp	r3, #0
 8018068:	d174      	bne.n	8018154 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 801806a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801806e:	2b04      	cmp	r3, #4
 8018070:	bf28      	it	cs
 8018072:	2304      	movcs	r3, #4
 8018074:	b2db      	uxtb	r3, r3
 8018076:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8018078:	8bfb      	ldrh	r3, [r7, #30]
 801807a:	8aba      	ldrh	r2, [r7, #20]
 801807c:	f107 0108 	add.w	r1, r7, #8
 8018080:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018082:	f7f8 fccb 	bl	8010a1c <pbuf_copy_partial>
 8018086:	4603      	mov	r3, r0
 8018088:	461a      	mov	r2, r3
 801808a:	8abb      	ldrh	r3, [r7, #20]
 801808c:	4293      	cmp	r3, r2
 801808e:	d002      	beq.n	8018096 <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 8018090:	f06f 0301 	mvn.w	r3, #1
 8018094:	e0c8      	b.n	8018228 <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 8018096:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801809a:	2b04      	cmp	r3, #4
 801809c:	d933      	bls.n	8018106 <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801809e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80180a2:	f003 0303 	and.w	r3, r3, #3
 80180a6:	b2db      	uxtb	r3, r3
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d009      	beq.n	80180c0 <dhcp_parse_reply+0x414>
 80180ac:	4b60      	ldr	r3, [pc, #384]	; (8018230 <dhcp_parse_reply+0x584>)
 80180ae:	f240 6281 	movw	r2, #1665	; 0x681
 80180b2:	4964      	ldr	r1, [pc, #400]	; (8018244 <dhcp_parse_reply+0x598>)
 80180b4:	4860      	ldr	r0, [pc, #384]	; (8018238 <dhcp_parse_reply+0x58c>)
 80180b6:	f003 fb35 	bl	801b724 <iprintf>
 80180ba:	f06f 0305 	mvn.w	r3, #5
 80180be:	e0b3      	b.n	8018228 <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 80180c0:	4a5f      	ldr	r2, [pc, #380]	; (8018240 <dhcp_parse_reply+0x594>)
 80180c2:	6a3b      	ldr	r3, [r7, #32]
 80180c4:	4413      	add	r3, r2
 80180c6:	2201      	movs	r2, #1
 80180c8:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 80180ca:	68bb      	ldr	r3, [r7, #8]
 80180cc:	4618      	mov	r0, r3
 80180ce:	f7f7 f824 	bl	800f11a <lwip_htonl>
 80180d2:	4602      	mov	r2, r0
 80180d4:	495c      	ldr	r1, [pc, #368]	; (8018248 <dhcp_parse_reply+0x59c>)
 80180d6:	6a3b      	ldr	r3, [r7, #32]
 80180d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 80180dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80180e0:	3b04      	subs	r3, #4
 80180e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 80180e6:	8bfb      	ldrh	r3, [r7, #30]
 80180e8:	3304      	adds	r3, #4
 80180ea:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 80180ec:	8a7a      	ldrh	r2, [r7, #18]
 80180ee:	8bfb      	ldrh	r3, [r7, #30]
 80180f0:	429a      	cmp	r2, r3
 80180f2:	d202      	bcs.n	80180fa <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 80180f4:	f06f 0301 	mvn.w	r3, #1
 80180f8:	e096      	b.n	8018228 <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 80180fa:	8a7b      	ldrh	r3, [r7, #18]
 80180fc:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 80180fe:	6a3b      	ldr	r3, [r7, #32]
 8018100:	3301      	adds	r3, #1
 8018102:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8018104:	e79e      	b.n	8018044 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 8018106:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801810a:	2b04      	cmp	r3, #4
 801810c:	d106      	bne.n	801811c <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 801810e:	68bb      	ldr	r3, [r7, #8]
 8018110:	4618      	mov	r0, r3
 8018112:	f7f7 f802 	bl	800f11a <lwip_htonl>
 8018116:	4603      	mov	r3, r0
 8018118:	60bb      	str	r3, [r7, #8]
 801811a:	e011      	b.n	8018140 <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801811c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018120:	2b01      	cmp	r3, #1
 8018122:	d009      	beq.n	8018138 <dhcp_parse_reply+0x48c>
 8018124:	4b42      	ldr	r3, [pc, #264]	; (8018230 <dhcp_parse_reply+0x584>)
 8018126:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801812a:	4948      	ldr	r1, [pc, #288]	; (801824c <dhcp_parse_reply+0x5a0>)
 801812c:	4842      	ldr	r0, [pc, #264]	; (8018238 <dhcp_parse_reply+0x58c>)
 801812e:	f003 faf9 	bl	801b724 <iprintf>
 8018132:	f06f 0305 	mvn.w	r3, #5
 8018136:	e077      	b.n	8018228 <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 8018138:	f107 0308 	add.w	r3, r7, #8
 801813c:	781b      	ldrb	r3, [r3, #0]
 801813e:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 8018140:	4a3f      	ldr	r2, [pc, #252]	; (8018240 <dhcp_parse_reply+0x594>)
 8018142:	6a3b      	ldr	r3, [r7, #32]
 8018144:	4413      	add	r3, r2
 8018146:	2201      	movs	r2, #1
 8018148:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 801814a:	68ba      	ldr	r2, [r7, #8]
 801814c:	493e      	ldr	r1, [pc, #248]	; (8018248 <dhcp_parse_reply+0x59c>)
 801814e:	6a3b      	ldr	r3, [r7, #32]
 8018150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 8018154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018156:	895b      	ldrh	r3, [r3, #10]
 8018158:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801815a:	429a      	cmp	r2, r3
 801815c:	d324      	bcc.n	80181a8 <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 801815e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018160:	895b      	ldrh	r3, [r3, #10]
 8018162:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018164:	1ad3      	subs	r3, r2, r3
 8018166:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8018168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801816a:	895b      	ldrh	r3, [r3, #10]
 801816c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801816e:	1ad3      	subs	r3, r2, r3
 8018170:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 8018172:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018174:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8018176:	429a      	cmp	r2, r3
 8018178:	d213      	bcs.n	80181a2 <dhcp_parse_reply+0x4f6>
        q = q->next;
 801817a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801817c:	681b      	ldr	r3, [r3, #0]
 801817e:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8018180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018182:	2b00      	cmp	r3, #0
 8018184:	d109      	bne.n	801819a <dhcp_parse_reply+0x4ee>
 8018186:	4b2a      	ldr	r3, [pc, #168]	; (8018230 <dhcp_parse_reply+0x584>)
 8018188:	f240 629d 	movw	r2, #1693	; 0x69d
 801818c:	4930      	ldr	r1, [pc, #192]	; (8018250 <dhcp_parse_reply+0x5a4>)
 801818e:	482a      	ldr	r0, [pc, #168]	; (8018238 <dhcp_parse_reply+0x58c>)
 8018190:	f003 fac8 	bl	801b724 <iprintf>
 8018194:	f06f 0305 	mvn.w	r3, #5
 8018198:	e046      	b.n	8018228 <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 801819a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801819c:	685b      	ldr	r3, [r3, #4]
 801819e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80181a0:	e002      	b.n	80181a8 <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 80181a2:	f06f 0301 	mvn.w	r3, #1
 80181a6:	e03f      	b.n	8018228 <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80181a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d00a      	beq.n	80181c4 <dhcp_parse_reply+0x518>
 80181ae:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80181b0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80181b2:	429a      	cmp	r2, r3
 80181b4:	d206      	bcs.n	80181c4 <dhcp_parse_reply+0x518>
 80181b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80181b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80181ba:	4413      	add	r3, r2
 80181bc:	781b      	ldrb	r3, [r3, #0]
 80181be:	2bff      	cmp	r3, #255	; 0xff
 80181c0:	f47f adb7 	bne.w	8017d32 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 80181c4:	4b1e      	ldr	r3, [pc, #120]	; (8018240 <dhcp_parse_reply+0x594>)
 80181c6:	781b      	ldrb	r3, [r3, #0]
 80181c8:	2b00      	cmp	r3, #0
 80181ca:	d018      	beq.n	80181fe <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 80181cc:	4b1e      	ldr	r3, [pc, #120]	; (8018248 <dhcp_parse_reply+0x59c>)
 80181ce:	681b      	ldr	r3, [r3, #0]
 80181d0:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 80181d2:	4b1b      	ldr	r3, [pc, #108]	; (8018240 <dhcp_parse_reply+0x594>)
 80181d4:	2200      	movs	r2, #0
 80181d6:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 80181d8:	68fb      	ldr	r3, [r7, #12]
 80181da:	2b01      	cmp	r3, #1
 80181dc:	d102      	bne.n	80181e4 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 80181de:	2301      	movs	r3, #1
 80181e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80181e2:	e00c      	b.n	80181fe <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 80181e4:	68fb      	ldr	r3, [r7, #12]
 80181e6:	2b02      	cmp	r3, #2
 80181e8:	d102      	bne.n	80181f0 <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 80181ea:	2301      	movs	r3, #1
 80181ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80181ee:	e006      	b.n	80181fe <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 80181f0:	68fb      	ldr	r3, [r7, #12]
 80181f2:	2b03      	cmp	r3, #3
 80181f4:	d103      	bne.n	80181fe <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 80181f6:	2301      	movs	r3, #1
 80181f8:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 80181fa:	2301      	movs	r3, #1
 80181fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 80181fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018200:	2b00      	cmp	r3, #0
 8018202:	d006      	beq.n	8018212 <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8018204:	2300      	movs	r3, #0
 8018206:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 8018208:	236c      	movs	r3, #108	; 0x6c
 801820a:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801820c:	23ec      	movs	r3, #236	; 0xec
 801820e:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 8018210:	e569      	b.n	8017ce6 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 8018212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018214:	2b00      	cmp	r3, #0
 8018216:	d006      	beq.n	8018226 <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 8018218:	2300      	movs	r3, #0
 801821a:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 801821c:	232c      	movs	r3, #44	; 0x2c
 801821e:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 8018220:	236c      	movs	r3, #108	; 0x6c
 8018222:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 8018224:	e55f      	b.n	8017ce6 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 8018226:	2300      	movs	r3, #0
}
 8018228:	4618      	mov	r0, r3
 801822a:	3740      	adds	r7, #64	; 0x40
 801822c:	46bd      	mov	sp, r7
 801822e:	bd80      	pop	{r7, pc}
 8018230:	0802318c 	.word	0x0802318c
 8018234:	08023414 	.word	0x08023414
 8018238:	080231ec 	.word	0x080231ec
 801823c:	08023458 	.word	0x08023458
 8018240:	20007860 	.word	0x20007860
 8018244:	0802346c 	.word	0x0802346c
 8018248:	20007868 	.word	0x20007868
 801824c:	08023484 	.word	0x08023484
 8018250:	08023498 	.word	0x08023498

08018254 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8018254:	b580      	push	{r7, lr}
 8018256:	b08a      	sub	sp, #40	; 0x28
 8018258:	af00      	add	r7, sp, #0
 801825a:	60f8      	str	r0, [r7, #12]
 801825c:	60b9      	str	r1, [r7, #8]
 801825e:	607a      	str	r2, [r7, #4]
 8018260:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 8018262:	4b60      	ldr	r3, [pc, #384]	; (80183e4 <dhcp_recv+0x190>)
 8018264:	685b      	ldr	r3, [r3, #4]
 8018266:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018268:	6a3b      	ldr	r3, [r7, #32]
 801826a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801826c:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801826e:	687b      	ldr	r3, [r7, #4]
 8018270:	685b      	ldr	r3, [r3, #4]
 8018272:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8018274:	69fb      	ldr	r3, [r7, #28]
 8018276:	2b00      	cmp	r3, #0
 8018278:	f000 809d 	beq.w	80183b6 <dhcp_recv+0x162>
 801827c:	69fb      	ldr	r3, [r7, #28]
 801827e:	791b      	ldrb	r3, [r3, #4]
 8018280:	2b00      	cmp	r3, #0
 8018282:	f000 8098 	beq.w	80183b6 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8018286:	687b      	ldr	r3, [r7, #4]
 8018288:	895b      	ldrh	r3, [r3, #10]
 801828a:	2b2b      	cmp	r3, #43	; 0x2b
 801828c:	f240 8095 	bls.w	80183ba <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8018290:	69bb      	ldr	r3, [r7, #24]
 8018292:	781b      	ldrb	r3, [r3, #0]
 8018294:	2b02      	cmp	r3, #2
 8018296:	f040 8092 	bne.w	80183be <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801829a:	2300      	movs	r3, #0
 801829c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80182a0:	e012      	b.n	80182c8 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 80182a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80182a6:	6a3a      	ldr	r2, [r7, #32]
 80182a8:	4413      	add	r3, r2
 80182aa:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80182ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80182b2:	69b9      	ldr	r1, [r7, #24]
 80182b4:	440b      	add	r3, r1
 80182b6:	7f1b      	ldrb	r3, [r3, #28]
 80182b8:	429a      	cmp	r2, r3
 80182ba:	f040 8082 	bne.w	80183c2 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80182be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80182c2:	3301      	adds	r3, #1
 80182c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80182c8:	6a3b      	ldr	r3, [r7, #32]
 80182ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80182ce:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80182d2:	429a      	cmp	r2, r3
 80182d4:	d203      	bcs.n	80182de <dhcp_recv+0x8a>
 80182d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80182da:	2b05      	cmp	r3, #5
 80182dc:	d9e1      	bls.n	80182a2 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 80182de:	69bb      	ldr	r3, [r7, #24]
 80182e0:	685b      	ldr	r3, [r3, #4]
 80182e2:	4618      	mov	r0, r3
 80182e4:	f7f6 ff19 	bl	800f11a <lwip_htonl>
 80182e8:	4602      	mov	r2, r0
 80182ea:	69fb      	ldr	r3, [r7, #28]
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	429a      	cmp	r2, r3
 80182f0:	d169      	bne.n	80183c6 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 80182f2:	69f9      	ldr	r1, [r7, #28]
 80182f4:	6878      	ldr	r0, [r7, #4]
 80182f6:	f7ff fcd9 	bl	8017cac <dhcp_parse_reply>
 80182fa:	4603      	mov	r3, r0
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d164      	bne.n	80183ca <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8018300:	4b39      	ldr	r3, [pc, #228]	; (80183e8 <dhcp_recv+0x194>)
 8018302:	785b      	ldrb	r3, [r3, #1]
 8018304:	2b00      	cmp	r3, #0
 8018306:	d062      	beq.n	80183ce <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 8018308:	687b      	ldr	r3, [r7, #4]
 801830a:	685b      	ldr	r3, [r3, #4]
 801830c:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801830e:	4b37      	ldr	r3, [pc, #220]	; (80183ec <dhcp_recv+0x198>)
 8018310:	685b      	ldr	r3, [r3, #4]
 8018312:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 8018314:	7cfb      	ldrb	r3, [r7, #19]
 8018316:	2b05      	cmp	r3, #5
 8018318:	d12a      	bne.n	8018370 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801831a:	69fb      	ldr	r3, [r7, #28]
 801831c:	795b      	ldrb	r3, [r3, #5]
 801831e:	2b01      	cmp	r3, #1
 8018320:	d112      	bne.n	8018348 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 8018322:	6979      	ldr	r1, [r7, #20]
 8018324:	6a38      	ldr	r0, [r7, #32]
 8018326:	f7fe fe53 	bl	8016fd0 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801832a:	6a3b      	ldr	r3, [r7, #32]
 801832c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8018330:	f003 0308 	and.w	r3, r3, #8
 8018334:	2b00      	cmp	r3, #0
 8018336:	d003      	beq.n	8018340 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 8018338:	6a38      	ldr	r0, [r7, #32]
 801833a:	f7fe fbc3 	bl	8016ac4 <dhcp_check>
 801833e:	e049      	b.n	80183d4 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 8018340:	6a38      	ldr	r0, [r7, #32]
 8018342:	f7ff f867 	bl	8017414 <dhcp_bind>
 8018346:	e045      	b.n	80183d4 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8018348:	69fb      	ldr	r3, [r7, #28]
 801834a:	795b      	ldrb	r3, [r3, #5]
 801834c:	2b03      	cmp	r3, #3
 801834e:	d007      	beq.n	8018360 <dhcp_recv+0x10c>
 8018350:	69fb      	ldr	r3, [r7, #28]
 8018352:	795b      	ldrb	r3, [r3, #5]
 8018354:	2b04      	cmp	r3, #4
 8018356:	d003      	beq.n	8018360 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 8018358:	69fb      	ldr	r3, [r7, #28]
 801835a:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801835c:	2b05      	cmp	r3, #5
 801835e:	d139      	bne.n	80183d4 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 8018360:	6979      	ldr	r1, [r7, #20]
 8018362:	6a38      	ldr	r0, [r7, #32]
 8018364:	f7fe fe34 	bl	8016fd0 <dhcp_handle_ack>
      dhcp_bind(netif);
 8018368:	6a38      	ldr	r0, [r7, #32]
 801836a:	f7ff f853 	bl	8017414 <dhcp_bind>
 801836e:	e031      	b.n	80183d4 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 8018370:	7cfb      	ldrb	r3, [r7, #19]
 8018372:	2b06      	cmp	r3, #6
 8018374:	d113      	bne.n	801839e <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8018376:	69fb      	ldr	r3, [r7, #28]
 8018378:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801837a:	2b03      	cmp	r3, #3
 801837c:	d00b      	beq.n	8018396 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801837e:	69fb      	ldr	r3, [r7, #28]
 8018380:	795b      	ldrb	r3, [r3, #5]
 8018382:	2b01      	cmp	r3, #1
 8018384:	d007      	beq.n	8018396 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8018386:	69fb      	ldr	r3, [r7, #28]
 8018388:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801838a:	2b04      	cmp	r3, #4
 801838c:	d003      	beq.n	8018396 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801838e:	69fb      	ldr	r3, [r7, #28]
 8018390:	795b      	ldrb	r3, [r3, #5]
 8018392:	2b05      	cmp	r3, #5
 8018394:	d103      	bne.n	801839e <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8018396:	6a38      	ldr	r0, [r7, #32]
 8018398:	f7fe fb7a 	bl	8016a90 <dhcp_handle_nak>
 801839c:	e01a      	b.n	80183d4 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801839e:	7cfb      	ldrb	r3, [r7, #19]
 80183a0:	2b02      	cmp	r3, #2
 80183a2:	d116      	bne.n	80183d2 <dhcp_recv+0x17e>
 80183a4:	69fb      	ldr	r3, [r7, #28]
 80183a6:	795b      	ldrb	r3, [r3, #5]
 80183a8:	2b06      	cmp	r3, #6
 80183aa:	d112      	bne.n	80183d2 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 80183ac:	6979      	ldr	r1, [r7, #20]
 80183ae:	6a38      	ldr	r0, [r7, #32]
 80183b0:	f7fe fbbc 	bl	8016b2c <dhcp_handle_offer>
 80183b4:	e00e      	b.n	80183d4 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 80183b6:	bf00      	nop
 80183b8:	e00c      	b.n	80183d4 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 80183ba:	bf00      	nop
 80183bc:	e00a      	b.n	80183d4 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 80183be:	bf00      	nop
 80183c0:	e008      	b.n	80183d4 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 80183c2:	bf00      	nop
 80183c4:	e006      	b.n	80183d4 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 80183c6:	bf00      	nop
 80183c8:	e004      	b.n	80183d4 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 80183ca:	bf00      	nop
 80183cc:	e002      	b.n	80183d4 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 80183ce:	bf00      	nop
 80183d0:	e000      	b.n	80183d4 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 80183d2:	bf00      	nop
  pbuf_free(p);
 80183d4:	6878      	ldr	r0, [r7, #4]
 80183d6:	f7f8 f927 	bl	8010628 <pbuf_free>
}
 80183da:	bf00      	nop
 80183dc:	3728      	adds	r7, #40	; 0x28
 80183de:	46bd      	mov	sp, r7
 80183e0:	bd80      	pop	{r7, pc}
 80183e2:	bf00      	nop
 80183e4:	20004720 	.word	0x20004720
 80183e8:	20007860 	.word	0x20007860
 80183ec:	20007868 	.word	0x20007868

080183f0 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 80183f0:	b580      	push	{r7, lr}
 80183f2:	b088      	sub	sp, #32
 80183f4:	af00      	add	r7, sp, #0
 80183f6:	60f8      	str	r0, [r7, #12]
 80183f8:	60b9      	str	r1, [r7, #8]
 80183fa:	603b      	str	r3, [r7, #0]
 80183fc:	4613      	mov	r3, r2
 80183fe:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8018400:	68fb      	ldr	r3, [r7, #12]
 8018402:	2b00      	cmp	r3, #0
 8018404:	d108      	bne.n	8018418 <dhcp_create_msg+0x28>
 8018406:	4b5f      	ldr	r3, [pc, #380]	; (8018584 <dhcp_create_msg+0x194>)
 8018408:	f240 7269 	movw	r2, #1897	; 0x769
 801840c:	495e      	ldr	r1, [pc, #376]	; (8018588 <dhcp_create_msg+0x198>)
 801840e:	485f      	ldr	r0, [pc, #380]	; (801858c <dhcp_create_msg+0x19c>)
 8018410:	f003 f988 	bl	801b724 <iprintf>
 8018414:	2300      	movs	r3, #0
 8018416:	e0b1      	b.n	801857c <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8018418:	68bb      	ldr	r3, [r7, #8]
 801841a:	2b00      	cmp	r3, #0
 801841c:	d108      	bne.n	8018430 <dhcp_create_msg+0x40>
 801841e:	4b59      	ldr	r3, [pc, #356]	; (8018584 <dhcp_create_msg+0x194>)
 8018420:	f240 726a 	movw	r2, #1898	; 0x76a
 8018424:	495a      	ldr	r1, [pc, #360]	; (8018590 <dhcp_create_msg+0x1a0>)
 8018426:	4859      	ldr	r0, [pc, #356]	; (801858c <dhcp_create_msg+0x19c>)
 8018428:	f003 f97c 	bl	801b724 <iprintf>
 801842c:	2300      	movs	r3, #0
 801842e:	e0a5      	b.n	801857c <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 8018430:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018434:	f44f 719a 	mov.w	r1, #308	; 0x134
 8018438:	2036      	movs	r0, #54	; 0x36
 801843a:	f7f7 fe11 	bl	8010060 <pbuf_alloc>
 801843e:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 8018440:	69bb      	ldr	r3, [r7, #24]
 8018442:	2b00      	cmp	r3, #0
 8018444:	d101      	bne.n	801844a <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 8018446:	2300      	movs	r3, #0
 8018448:	e098      	b.n	801857c <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801844a:	69bb      	ldr	r3, [r7, #24]
 801844c:	895b      	ldrh	r3, [r3, #10]
 801844e:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 8018452:	d206      	bcs.n	8018462 <dhcp_create_msg+0x72>
 8018454:	4b4b      	ldr	r3, [pc, #300]	; (8018584 <dhcp_create_msg+0x194>)
 8018456:	f240 7271 	movw	r2, #1905	; 0x771
 801845a:	494e      	ldr	r1, [pc, #312]	; (8018594 <dhcp_create_msg+0x1a4>)
 801845c:	484b      	ldr	r0, [pc, #300]	; (801858c <dhcp_create_msg+0x19c>)
 801845e:	f003 f961 	bl	801b724 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8018462:	79fb      	ldrb	r3, [r7, #7]
 8018464:	2b03      	cmp	r3, #3
 8018466:	d103      	bne.n	8018470 <dhcp_create_msg+0x80>
 8018468:	68bb      	ldr	r3, [r7, #8]
 801846a:	795b      	ldrb	r3, [r3, #5]
 801846c:	2b03      	cmp	r3, #3
 801846e:	d10d      	bne.n	801848c <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8018470:	68bb      	ldr	r3, [r7, #8]
 8018472:	799b      	ldrb	r3, [r3, #6]
 8018474:	2b00      	cmp	r3, #0
 8018476:	d105      	bne.n	8018484 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 8018478:	f003 f96c 	bl	801b754 <rand>
 801847c:	4603      	mov	r3, r0
 801847e:	461a      	mov	r2, r3
 8018480:	4b45      	ldr	r3, [pc, #276]	; (8018598 <dhcp_create_msg+0x1a8>)
 8018482:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8018484:	4b44      	ldr	r3, [pc, #272]	; (8018598 <dhcp_create_msg+0x1a8>)
 8018486:	681a      	ldr	r2, [r3, #0]
 8018488:	68bb      	ldr	r3, [r7, #8]
 801848a:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801848c:	69bb      	ldr	r3, [r7, #24]
 801848e:	685b      	ldr	r3, [r3, #4]
 8018490:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8018492:	f44f 729a 	mov.w	r2, #308	; 0x134
 8018496:	2100      	movs	r1, #0
 8018498:	6978      	ldr	r0, [r7, #20]
 801849a:	f002 fc27 	bl	801acec <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801849e:	697b      	ldr	r3, [r7, #20]
 80184a0:	2201      	movs	r2, #1
 80184a2:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 80184a4:	697b      	ldr	r3, [r7, #20]
 80184a6:	2201      	movs	r2, #1
 80184a8:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 80184aa:	68fb      	ldr	r3, [r7, #12]
 80184ac:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80184b0:	697b      	ldr	r3, [r7, #20]
 80184b2:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 80184b4:	68bb      	ldr	r3, [r7, #8]
 80184b6:	681b      	ldr	r3, [r3, #0]
 80184b8:	4618      	mov	r0, r3
 80184ba:	f7f6 fe2e 	bl	800f11a <lwip_htonl>
 80184be:	4602      	mov	r2, r0
 80184c0:	697b      	ldr	r3, [r7, #20]
 80184c2:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 80184c4:	79fb      	ldrb	r3, [r7, #7]
 80184c6:	2b08      	cmp	r3, #8
 80184c8:	d010      	beq.n	80184ec <dhcp_create_msg+0xfc>
 80184ca:	79fb      	ldrb	r3, [r7, #7]
 80184cc:	2b04      	cmp	r3, #4
 80184ce:	d00d      	beq.n	80184ec <dhcp_create_msg+0xfc>
 80184d0:	79fb      	ldrb	r3, [r7, #7]
 80184d2:	2b07      	cmp	r3, #7
 80184d4:	d00a      	beq.n	80184ec <dhcp_create_msg+0xfc>
 80184d6:	79fb      	ldrb	r3, [r7, #7]
 80184d8:	2b03      	cmp	r3, #3
 80184da:	d10c      	bne.n	80184f6 <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 80184dc:	68bb      	ldr	r3, [r7, #8]
 80184de:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 80184e0:	2b05      	cmp	r3, #5
 80184e2:	d003      	beq.n	80184ec <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 80184e4:	68bb      	ldr	r3, [r7, #8]
 80184e6:	795b      	ldrb	r3, [r3, #5]
 80184e8:	2b04      	cmp	r3, #4
 80184ea:	d104      	bne.n	80184f6 <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 80184ec:	68fb      	ldr	r3, [r7, #12]
 80184ee:	3304      	adds	r3, #4
 80184f0:	681a      	ldr	r2, [r3, #0]
 80184f2:	697b      	ldr	r3, [r7, #20]
 80184f4:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80184f6:	2300      	movs	r3, #0
 80184f8:	83fb      	strh	r3, [r7, #30]
 80184fa:	e00c      	b.n	8018516 <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 80184fc:	8bfa      	ldrh	r2, [r7, #30]
 80184fe:	8bfb      	ldrh	r3, [r7, #30]
 8018500:	68f9      	ldr	r1, [r7, #12]
 8018502:	440a      	add	r2, r1
 8018504:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 8018508:	697a      	ldr	r2, [r7, #20]
 801850a:	4413      	add	r3, r2
 801850c:	460a      	mov	r2, r1
 801850e:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8018510:	8bfb      	ldrh	r3, [r7, #30]
 8018512:	3301      	adds	r3, #1
 8018514:	83fb      	strh	r3, [r7, #30]
 8018516:	8bfb      	ldrh	r3, [r7, #30]
 8018518:	2b05      	cmp	r3, #5
 801851a:	d9ef      	bls.n	80184fc <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801851c:	697b      	ldr	r3, [r7, #20]
 801851e:	2200      	movs	r2, #0
 8018520:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 8018524:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8018528:	2200      	movs	r2, #0
 801852a:	f062 027d 	orn	r2, r2, #125	; 0x7d
 801852e:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 8018532:	2200      	movs	r2, #0
 8018534:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8018538:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 801853c:	2200      	movs	r2, #0
 801853e:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 8018542:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 8018546:	697b      	ldr	r3, [r7, #20]
 8018548:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801854c:	2301      	movs	r3, #1
 801854e:	2235      	movs	r2, #53	; 0x35
 8018550:	2000      	movs	r0, #0
 8018552:	f7ff fadb 	bl	8017b0c <dhcp_option>
 8018556:	4603      	mov	r3, r0
 8018558:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 801855a:	697b      	ldr	r3, [r7, #20]
 801855c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018560:	79fa      	ldrb	r2, [r7, #7]
 8018562:	8a7b      	ldrh	r3, [r7, #18]
 8018564:	4618      	mov	r0, r3
 8018566:	f7ff fb05 	bl	8017b74 <dhcp_option_byte>
 801856a:	4603      	mov	r3, r0
 801856c:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 801856e:	683b      	ldr	r3, [r7, #0]
 8018570:	2b00      	cmp	r3, #0
 8018572:	d002      	beq.n	801857a <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 8018574:	683b      	ldr	r3, [r7, #0]
 8018576:	8a7a      	ldrh	r2, [r7, #18]
 8018578:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801857a:	69bb      	ldr	r3, [r7, #24]
}
 801857c:	4618      	mov	r0, r3
 801857e:	3720      	adds	r7, #32
 8018580:	46bd      	mov	sp, r7
 8018582:	bd80      	pop	{r7, pc}
 8018584:	0802318c 	.word	0x0802318c
 8018588:	080234ac 	.word	0x080234ac
 801858c:	080231ec 	.word	0x080231ec
 8018590:	080234cc 	.word	0x080234cc
 8018594:	080234ec 	.word	0x080234ec
 8018598:	20000558 	.word	0x20000558

0801859c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801859c:	b580      	push	{r7, lr}
 801859e:	b084      	sub	sp, #16
 80185a0:	af00      	add	r7, sp, #0
 80185a2:	4603      	mov	r3, r0
 80185a4:	60b9      	str	r1, [r7, #8]
 80185a6:	607a      	str	r2, [r7, #4]
 80185a8:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 80185aa:	89fb      	ldrh	r3, [r7, #14]
 80185ac:	1c5a      	adds	r2, r3, #1
 80185ae:	81fa      	strh	r2, [r7, #14]
 80185b0:	461a      	mov	r2, r3
 80185b2:	68bb      	ldr	r3, [r7, #8]
 80185b4:	4413      	add	r3, r2
 80185b6:	22ff      	movs	r2, #255	; 0xff
 80185b8:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 80185ba:	e007      	b.n	80185cc <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 80185bc:	89fb      	ldrh	r3, [r7, #14]
 80185be:	1c5a      	adds	r2, r3, #1
 80185c0:	81fa      	strh	r2, [r7, #14]
 80185c2:	461a      	mov	r2, r3
 80185c4:	68bb      	ldr	r3, [r7, #8]
 80185c6:	4413      	add	r3, r2
 80185c8:	2200      	movs	r2, #0
 80185ca:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 80185cc:	89fb      	ldrh	r3, [r7, #14]
 80185ce:	2b43      	cmp	r3, #67	; 0x43
 80185d0:	d904      	bls.n	80185dc <dhcp_option_trailer+0x40>
 80185d2:	89fb      	ldrh	r3, [r7, #14]
 80185d4:	f003 0303 	and.w	r3, r3, #3
 80185d8:	2b00      	cmp	r3, #0
 80185da:	d002      	beq.n	80185e2 <dhcp_option_trailer+0x46>
 80185dc:	89fb      	ldrh	r3, [r7, #14]
 80185de:	2b43      	cmp	r3, #67	; 0x43
 80185e0:	d9ec      	bls.n	80185bc <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 80185e2:	89fb      	ldrh	r3, [r7, #14]
 80185e4:	33f0      	adds	r3, #240	; 0xf0
 80185e6:	b29b      	uxth	r3, r3
 80185e8:	4619      	mov	r1, r3
 80185ea:	6878      	ldr	r0, [r7, #4]
 80185ec:	f7f7 fe96 	bl	801031c <pbuf_realloc>
}
 80185f0:	bf00      	nop
 80185f2:	3710      	adds	r7, #16
 80185f4:	46bd      	mov	sp, r7
 80185f6:	bd80      	pop	{r7, pc}

080185f8 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 80185f8:	b480      	push	{r7}
 80185fa:	b085      	sub	sp, #20
 80185fc:	af00      	add	r7, sp, #0
 80185fe:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	2b00      	cmp	r3, #0
 8018604:	d017      	beq.n	8018636 <dhcp_supplied_address+0x3e>
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801860a:	2b00      	cmp	r3, #0
 801860c:	d013      	beq.n	8018636 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018612:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8018614:	68fb      	ldr	r3, [r7, #12]
 8018616:	795b      	ldrb	r3, [r3, #5]
 8018618:	2b0a      	cmp	r3, #10
 801861a:	d007      	beq.n	801862c <dhcp_supplied_address+0x34>
 801861c:	68fb      	ldr	r3, [r7, #12]
 801861e:	795b      	ldrb	r3, [r3, #5]
 8018620:	2b05      	cmp	r3, #5
 8018622:	d003      	beq.n	801862c <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 8018624:	68fb      	ldr	r3, [r7, #12]
 8018626:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8018628:	2b04      	cmp	r3, #4
 801862a:	d101      	bne.n	8018630 <dhcp_supplied_address+0x38>
 801862c:	2301      	movs	r3, #1
 801862e:	e000      	b.n	8018632 <dhcp_supplied_address+0x3a>
 8018630:	2300      	movs	r3, #0
 8018632:	b2db      	uxtb	r3, r3
 8018634:	e000      	b.n	8018638 <dhcp_supplied_address+0x40>
  }
  return 0;
 8018636:	2300      	movs	r3, #0
}
 8018638:	4618      	mov	r0, r3
 801863a:	3714      	adds	r7, #20
 801863c:	46bd      	mov	sp, r7
 801863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018642:	4770      	bx	lr

08018644 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8018644:	b580      	push	{r7, lr}
 8018646:	b082      	sub	sp, #8
 8018648:	af00      	add	r7, sp, #0
 801864a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801864c:	4915      	ldr	r1, [pc, #84]	; (80186a4 <etharp_free_entry+0x60>)
 801864e:	687a      	ldr	r2, [r7, #4]
 8018650:	4613      	mov	r3, r2
 8018652:	005b      	lsls	r3, r3, #1
 8018654:	4413      	add	r3, r2
 8018656:	00db      	lsls	r3, r3, #3
 8018658:	440b      	add	r3, r1
 801865a:	681b      	ldr	r3, [r3, #0]
 801865c:	2b00      	cmp	r3, #0
 801865e:	d013      	beq.n	8018688 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8018660:	4910      	ldr	r1, [pc, #64]	; (80186a4 <etharp_free_entry+0x60>)
 8018662:	687a      	ldr	r2, [r7, #4]
 8018664:	4613      	mov	r3, r2
 8018666:	005b      	lsls	r3, r3, #1
 8018668:	4413      	add	r3, r2
 801866a:	00db      	lsls	r3, r3, #3
 801866c:	440b      	add	r3, r1
 801866e:	681b      	ldr	r3, [r3, #0]
 8018670:	4618      	mov	r0, r3
 8018672:	f7f7 ffd9 	bl	8010628 <pbuf_free>
    arp_table[i].q = NULL;
 8018676:	490b      	ldr	r1, [pc, #44]	; (80186a4 <etharp_free_entry+0x60>)
 8018678:	687a      	ldr	r2, [r7, #4]
 801867a:	4613      	mov	r3, r2
 801867c:	005b      	lsls	r3, r3, #1
 801867e:	4413      	add	r3, r2
 8018680:	00db      	lsls	r3, r3, #3
 8018682:	440b      	add	r3, r1
 8018684:	2200      	movs	r2, #0
 8018686:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8018688:	4906      	ldr	r1, [pc, #24]	; (80186a4 <etharp_free_entry+0x60>)
 801868a:	687a      	ldr	r2, [r7, #4]
 801868c:	4613      	mov	r3, r2
 801868e:	005b      	lsls	r3, r3, #1
 8018690:	4413      	add	r3, r2
 8018692:	00db      	lsls	r3, r3, #3
 8018694:	440b      	add	r3, r1
 8018696:	3314      	adds	r3, #20
 8018698:	2200      	movs	r2, #0
 801869a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801869c:	bf00      	nop
 801869e:	3708      	adds	r7, #8
 80186a0:	46bd      	mov	sp, r7
 80186a2:	bd80      	pop	{r7, pc}
 80186a4:	2000055c 	.word	0x2000055c

080186a8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80186a8:	b580      	push	{r7, lr}
 80186aa:	b082      	sub	sp, #8
 80186ac:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80186ae:	2300      	movs	r3, #0
 80186b0:	607b      	str	r3, [r7, #4]
 80186b2:	e096      	b.n	80187e2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80186b4:	494f      	ldr	r1, [pc, #316]	; (80187f4 <etharp_tmr+0x14c>)
 80186b6:	687a      	ldr	r2, [r7, #4]
 80186b8:	4613      	mov	r3, r2
 80186ba:	005b      	lsls	r3, r3, #1
 80186bc:	4413      	add	r3, r2
 80186be:	00db      	lsls	r3, r3, #3
 80186c0:	440b      	add	r3, r1
 80186c2:	3314      	adds	r3, #20
 80186c4:	781b      	ldrb	r3, [r3, #0]
 80186c6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80186c8:	78fb      	ldrb	r3, [r7, #3]
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	f000 8086 	beq.w	80187dc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80186d0:	4948      	ldr	r1, [pc, #288]	; (80187f4 <etharp_tmr+0x14c>)
 80186d2:	687a      	ldr	r2, [r7, #4]
 80186d4:	4613      	mov	r3, r2
 80186d6:	005b      	lsls	r3, r3, #1
 80186d8:	4413      	add	r3, r2
 80186da:	00db      	lsls	r3, r3, #3
 80186dc:	440b      	add	r3, r1
 80186de:	3312      	adds	r3, #18
 80186e0:	881b      	ldrh	r3, [r3, #0]
 80186e2:	3301      	adds	r3, #1
 80186e4:	b298      	uxth	r0, r3
 80186e6:	4943      	ldr	r1, [pc, #268]	; (80187f4 <etharp_tmr+0x14c>)
 80186e8:	687a      	ldr	r2, [r7, #4]
 80186ea:	4613      	mov	r3, r2
 80186ec:	005b      	lsls	r3, r3, #1
 80186ee:	4413      	add	r3, r2
 80186f0:	00db      	lsls	r3, r3, #3
 80186f2:	440b      	add	r3, r1
 80186f4:	3312      	adds	r3, #18
 80186f6:	4602      	mov	r2, r0
 80186f8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80186fa:	493e      	ldr	r1, [pc, #248]	; (80187f4 <etharp_tmr+0x14c>)
 80186fc:	687a      	ldr	r2, [r7, #4]
 80186fe:	4613      	mov	r3, r2
 8018700:	005b      	lsls	r3, r3, #1
 8018702:	4413      	add	r3, r2
 8018704:	00db      	lsls	r3, r3, #3
 8018706:	440b      	add	r3, r1
 8018708:	3312      	adds	r3, #18
 801870a:	881b      	ldrh	r3, [r3, #0]
 801870c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8018710:	d215      	bcs.n	801873e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018712:	4938      	ldr	r1, [pc, #224]	; (80187f4 <etharp_tmr+0x14c>)
 8018714:	687a      	ldr	r2, [r7, #4]
 8018716:	4613      	mov	r3, r2
 8018718:	005b      	lsls	r3, r3, #1
 801871a:	4413      	add	r3, r2
 801871c:	00db      	lsls	r3, r3, #3
 801871e:	440b      	add	r3, r1
 8018720:	3314      	adds	r3, #20
 8018722:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018724:	2b01      	cmp	r3, #1
 8018726:	d10e      	bne.n	8018746 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8018728:	4932      	ldr	r1, [pc, #200]	; (80187f4 <etharp_tmr+0x14c>)
 801872a:	687a      	ldr	r2, [r7, #4]
 801872c:	4613      	mov	r3, r2
 801872e:	005b      	lsls	r3, r3, #1
 8018730:	4413      	add	r3, r2
 8018732:	00db      	lsls	r3, r3, #3
 8018734:	440b      	add	r3, r1
 8018736:	3312      	adds	r3, #18
 8018738:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801873a:	2b04      	cmp	r3, #4
 801873c:	d903      	bls.n	8018746 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801873e:	6878      	ldr	r0, [r7, #4]
 8018740:	f7ff ff80 	bl	8018644 <etharp_free_entry>
 8018744:	e04a      	b.n	80187dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8018746:	492b      	ldr	r1, [pc, #172]	; (80187f4 <etharp_tmr+0x14c>)
 8018748:	687a      	ldr	r2, [r7, #4]
 801874a:	4613      	mov	r3, r2
 801874c:	005b      	lsls	r3, r3, #1
 801874e:	4413      	add	r3, r2
 8018750:	00db      	lsls	r3, r3, #3
 8018752:	440b      	add	r3, r1
 8018754:	3314      	adds	r3, #20
 8018756:	781b      	ldrb	r3, [r3, #0]
 8018758:	2b03      	cmp	r3, #3
 801875a:	d10a      	bne.n	8018772 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801875c:	4925      	ldr	r1, [pc, #148]	; (80187f4 <etharp_tmr+0x14c>)
 801875e:	687a      	ldr	r2, [r7, #4]
 8018760:	4613      	mov	r3, r2
 8018762:	005b      	lsls	r3, r3, #1
 8018764:	4413      	add	r3, r2
 8018766:	00db      	lsls	r3, r3, #3
 8018768:	440b      	add	r3, r1
 801876a:	3314      	adds	r3, #20
 801876c:	2204      	movs	r2, #4
 801876e:	701a      	strb	r2, [r3, #0]
 8018770:	e034      	b.n	80187dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8018772:	4920      	ldr	r1, [pc, #128]	; (80187f4 <etharp_tmr+0x14c>)
 8018774:	687a      	ldr	r2, [r7, #4]
 8018776:	4613      	mov	r3, r2
 8018778:	005b      	lsls	r3, r3, #1
 801877a:	4413      	add	r3, r2
 801877c:	00db      	lsls	r3, r3, #3
 801877e:	440b      	add	r3, r1
 8018780:	3314      	adds	r3, #20
 8018782:	781b      	ldrb	r3, [r3, #0]
 8018784:	2b04      	cmp	r3, #4
 8018786:	d10a      	bne.n	801879e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8018788:	491a      	ldr	r1, [pc, #104]	; (80187f4 <etharp_tmr+0x14c>)
 801878a:	687a      	ldr	r2, [r7, #4]
 801878c:	4613      	mov	r3, r2
 801878e:	005b      	lsls	r3, r3, #1
 8018790:	4413      	add	r3, r2
 8018792:	00db      	lsls	r3, r3, #3
 8018794:	440b      	add	r3, r1
 8018796:	3314      	adds	r3, #20
 8018798:	2202      	movs	r2, #2
 801879a:	701a      	strb	r2, [r3, #0]
 801879c:	e01e      	b.n	80187dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801879e:	4915      	ldr	r1, [pc, #84]	; (80187f4 <etharp_tmr+0x14c>)
 80187a0:	687a      	ldr	r2, [r7, #4]
 80187a2:	4613      	mov	r3, r2
 80187a4:	005b      	lsls	r3, r3, #1
 80187a6:	4413      	add	r3, r2
 80187a8:	00db      	lsls	r3, r3, #3
 80187aa:	440b      	add	r3, r1
 80187ac:	3314      	adds	r3, #20
 80187ae:	781b      	ldrb	r3, [r3, #0]
 80187b0:	2b01      	cmp	r3, #1
 80187b2:	d113      	bne.n	80187dc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80187b4:	490f      	ldr	r1, [pc, #60]	; (80187f4 <etharp_tmr+0x14c>)
 80187b6:	687a      	ldr	r2, [r7, #4]
 80187b8:	4613      	mov	r3, r2
 80187ba:	005b      	lsls	r3, r3, #1
 80187bc:	4413      	add	r3, r2
 80187be:	00db      	lsls	r3, r3, #3
 80187c0:	440b      	add	r3, r1
 80187c2:	3308      	adds	r3, #8
 80187c4:	6818      	ldr	r0, [r3, #0]
 80187c6:	687a      	ldr	r2, [r7, #4]
 80187c8:	4613      	mov	r3, r2
 80187ca:	005b      	lsls	r3, r3, #1
 80187cc:	4413      	add	r3, r2
 80187ce:	00db      	lsls	r3, r3, #3
 80187d0:	4a08      	ldr	r2, [pc, #32]	; (80187f4 <etharp_tmr+0x14c>)
 80187d2:	4413      	add	r3, r2
 80187d4:	3304      	adds	r3, #4
 80187d6:	4619      	mov	r1, r3
 80187d8:	f000 fe72 	bl	80194c0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80187dc:	687b      	ldr	r3, [r7, #4]
 80187de:	3301      	adds	r3, #1
 80187e0:	607b      	str	r3, [r7, #4]
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	2b09      	cmp	r3, #9
 80187e6:	f77f af65 	ble.w	80186b4 <etharp_tmr+0xc>
      }
    }
  }
}
 80187ea:	bf00      	nop
 80187ec:	bf00      	nop
 80187ee:	3708      	adds	r7, #8
 80187f0:	46bd      	mov	sp, r7
 80187f2:	bd80      	pop	{r7, pc}
 80187f4:	2000055c 	.word	0x2000055c

080187f8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80187f8:	b580      	push	{r7, lr}
 80187fa:	b08a      	sub	sp, #40	; 0x28
 80187fc:	af00      	add	r7, sp, #0
 80187fe:	60f8      	str	r0, [r7, #12]
 8018800:	460b      	mov	r3, r1
 8018802:	607a      	str	r2, [r7, #4]
 8018804:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018806:	230a      	movs	r3, #10
 8018808:	84fb      	strh	r3, [r7, #38]	; 0x26
 801880a:	230a      	movs	r3, #10
 801880c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801880e:	230a      	movs	r3, #10
 8018810:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8018812:	2300      	movs	r3, #0
 8018814:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8018816:	230a      	movs	r3, #10
 8018818:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801881a:	2300      	movs	r3, #0
 801881c:	83bb      	strh	r3, [r7, #28]
 801881e:	2300      	movs	r3, #0
 8018820:	837b      	strh	r3, [r7, #26]
 8018822:	2300      	movs	r3, #0
 8018824:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018826:	2300      	movs	r3, #0
 8018828:	843b      	strh	r3, [r7, #32]
 801882a:	e0ae      	b.n	801898a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801882c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018830:	49a6      	ldr	r1, [pc, #664]	; (8018acc <etharp_find_entry+0x2d4>)
 8018832:	4613      	mov	r3, r2
 8018834:	005b      	lsls	r3, r3, #1
 8018836:	4413      	add	r3, r2
 8018838:	00db      	lsls	r3, r3, #3
 801883a:	440b      	add	r3, r1
 801883c:	3314      	adds	r3, #20
 801883e:	781b      	ldrb	r3, [r3, #0]
 8018840:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8018842:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018846:	2b0a      	cmp	r3, #10
 8018848:	d105      	bne.n	8018856 <etharp_find_entry+0x5e>
 801884a:	7dfb      	ldrb	r3, [r7, #23]
 801884c:	2b00      	cmp	r3, #0
 801884e:	d102      	bne.n	8018856 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8018850:	8c3b      	ldrh	r3, [r7, #32]
 8018852:	847b      	strh	r3, [r7, #34]	; 0x22
 8018854:	e095      	b.n	8018982 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8018856:	7dfb      	ldrb	r3, [r7, #23]
 8018858:	2b00      	cmp	r3, #0
 801885a:	f000 8092 	beq.w	8018982 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801885e:	7dfb      	ldrb	r3, [r7, #23]
 8018860:	2b01      	cmp	r3, #1
 8018862:	d009      	beq.n	8018878 <etharp_find_entry+0x80>
 8018864:	7dfb      	ldrb	r3, [r7, #23]
 8018866:	2b01      	cmp	r3, #1
 8018868:	d806      	bhi.n	8018878 <etharp_find_entry+0x80>
 801886a:	4b99      	ldr	r3, [pc, #612]	; (8018ad0 <etharp_find_entry+0x2d8>)
 801886c:	f240 1223 	movw	r2, #291	; 0x123
 8018870:	4998      	ldr	r1, [pc, #608]	; (8018ad4 <etharp_find_entry+0x2dc>)
 8018872:	4899      	ldr	r0, [pc, #612]	; (8018ad8 <etharp_find_entry+0x2e0>)
 8018874:	f002 ff56 	bl	801b724 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	2b00      	cmp	r3, #0
 801887c:	d020      	beq.n	80188c0 <etharp_find_entry+0xc8>
 801887e:	68fb      	ldr	r3, [r7, #12]
 8018880:	6819      	ldr	r1, [r3, #0]
 8018882:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018886:	4891      	ldr	r0, [pc, #580]	; (8018acc <etharp_find_entry+0x2d4>)
 8018888:	4613      	mov	r3, r2
 801888a:	005b      	lsls	r3, r3, #1
 801888c:	4413      	add	r3, r2
 801888e:	00db      	lsls	r3, r3, #3
 8018890:	4403      	add	r3, r0
 8018892:	3304      	adds	r3, #4
 8018894:	681b      	ldr	r3, [r3, #0]
 8018896:	4299      	cmp	r1, r3
 8018898:	d112      	bne.n	80188c0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	2b00      	cmp	r3, #0
 801889e:	d00c      	beq.n	80188ba <etharp_find_entry+0xc2>
 80188a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80188a4:	4989      	ldr	r1, [pc, #548]	; (8018acc <etharp_find_entry+0x2d4>)
 80188a6:	4613      	mov	r3, r2
 80188a8:	005b      	lsls	r3, r3, #1
 80188aa:	4413      	add	r3, r2
 80188ac:	00db      	lsls	r3, r3, #3
 80188ae:	440b      	add	r3, r1
 80188b0:	3308      	adds	r3, #8
 80188b2:	681b      	ldr	r3, [r3, #0]
 80188b4:	687a      	ldr	r2, [r7, #4]
 80188b6:	429a      	cmp	r2, r3
 80188b8:	d102      	bne.n	80188c0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80188ba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80188be:	e100      	b.n	8018ac2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80188c0:	7dfb      	ldrb	r3, [r7, #23]
 80188c2:	2b01      	cmp	r3, #1
 80188c4:	d140      	bne.n	8018948 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80188c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80188ca:	4980      	ldr	r1, [pc, #512]	; (8018acc <etharp_find_entry+0x2d4>)
 80188cc:	4613      	mov	r3, r2
 80188ce:	005b      	lsls	r3, r3, #1
 80188d0:	4413      	add	r3, r2
 80188d2:	00db      	lsls	r3, r3, #3
 80188d4:	440b      	add	r3, r1
 80188d6:	681b      	ldr	r3, [r3, #0]
 80188d8:	2b00      	cmp	r3, #0
 80188da:	d01a      	beq.n	8018912 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80188dc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80188e0:	497a      	ldr	r1, [pc, #488]	; (8018acc <etharp_find_entry+0x2d4>)
 80188e2:	4613      	mov	r3, r2
 80188e4:	005b      	lsls	r3, r3, #1
 80188e6:	4413      	add	r3, r2
 80188e8:	00db      	lsls	r3, r3, #3
 80188ea:	440b      	add	r3, r1
 80188ec:	3312      	adds	r3, #18
 80188ee:	881b      	ldrh	r3, [r3, #0]
 80188f0:	8bba      	ldrh	r2, [r7, #28]
 80188f2:	429a      	cmp	r2, r3
 80188f4:	d845      	bhi.n	8018982 <etharp_find_entry+0x18a>
            old_queue = i;
 80188f6:	8c3b      	ldrh	r3, [r7, #32]
 80188f8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80188fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80188fe:	4973      	ldr	r1, [pc, #460]	; (8018acc <etharp_find_entry+0x2d4>)
 8018900:	4613      	mov	r3, r2
 8018902:	005b      	lsls	r3, r3, #1
 8018904:	4413      	add	r3, r2
 8018906:	00db      	lsls	r3, r3, #3
 8018908:	440b      	add	r3, r1
 801890a:	3312      	adds	r3, #18
 801890c:	881b      	ldrh	r3, [r3, #0]
 801890e:	83bb      	strh	r3, [r7, #28]
 8018910:	e037      	b.n	8018982 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018912:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018916:	496d      	ldr	r1, [pc, #436]	; (8018acc <etharp_find_entry+0x2d4>)
 8018918:	4613      	mov	r3, r2
 801891a:	005b      	lsls	r3, r3, #1
 801891c:	4413      	add	r3, r2
 801891e:	00db      	lsls	r3, r3, #3
 8018920:	440b      	add	r3, r1
 8018922:	3312      	adds	r3, #18
 8018924:	881b      	ldrh	r3, [r3, #0]
 8018926:	8b7a      	ldrh	r2, [r7, #26]
 8018928:	429a      	cmp	r2, r3
 801892a:	d82a      	bhi.n	8018982 <etharp_find_entry+0x18a>
            old_pending = i;
 801892c:	8c3b      	ldrh	r3, [r7, #32]
 801892e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8018930:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018934:	4965      	ldr	r1, [pc, #404]	; (8018acc <etharp_find_entry+0x2d4>)
 8018936:	4613      	mov	r3, r2
 8018938:	005b      	lsls	r3, r3, #1
 801893a:	4413      	add	r3, r2
 801893c:	00db      	lsls	r3, r3, #3
 801893e:	440b      	add	r3, r1
 8018940:	3312      	adds	r3, #18
 8018942:	881b      	ldrh	r3, [r3, #0]
 8018944:	837b      	strh	r3, [r7, #26]
 8018946:	e01c      	b.n	8018982 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018948:	7dfb      	ldrb	r3, [r7, #23]
 801894a:	2b01      	cmp	r3, #1
 801894c:	d919      	bls.n	8018982 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801894e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018952:	495e      	ldr	r1, [pc, #376]	; (8018acc <etharp_find_entry+0x2d4>)
 8018954:	4613      	mov	r3, r2
 8018956:	005b      	lsls	r3, r3, #1
 8018958:	4413      	add	r3, r2
 801895a:	00db      	lsls	r3, r3, #3
 801895c:	440b      	add	r3, r1
 801895e:	3312      	adds	r3, #18
 8018960:	881b      	ldrh	r3, [r3, #0]
 8018962:	8b3a      	ldrh	r2, [r7, #24]
 8018964:	429a      	cmp	r2, r3
 8018966:	d80c      	bhi.n	8018982 <etharp_find_entry+0x18a>
            old_stable = i;
 8018968:	8c3b      	ldrh	r3, [r7, #32]
 801896a:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801896c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018970:	4956      	ldr	r1, [pc, #344]	; (8018acc <etharp_find_entry+0x2d4>)
 8018972:	4613      	mov	r3, r2
 8018974:	005b      	lsls	r3, r3, #1
 8018976:	4413      	add	r3, r2
 8018978:	00db      	lsls	r3, r3, #3
 801897a:	440b      	add	r3, r1
 801897c:	3312      	adds	r3, #18
 801897e:	881b      	ldrh	r3, [r3, #0]
 8018980:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018982:	8c3b      	ldrh	r3, [r7, #32]
 8018984:	3301      	adds	r3, #1
 8018986:	b29b      	uxth	r3, r3
 8018988:	843b      	strh	r3, [r7, #32]
 801898a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801898e:	2b09      	cmp	r3, #9
 8018990:	f77f af4c 	ble.w	801882c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8018994:	7afb      	ldrb	r3, [r7, #11]
 8018996:	f003 0302 	and.w	r3, r3, #2
 801899a:	2b00      	cmp	r3, #0
 801899c:	d108      	bne.n	80189b0 <etharp_find_entry+0x1b8>
 801899e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80189a2:	2b0a      	cmp	r3, #10
 80189a4:	d107      	bne.n	80189b6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80189a6:	7afb      	ldrb	r3, [r7, #11]
 80189a8:	f003 0301 	and.w	r3, r3, #1
 80189ac:	2b00      	cmp	r3, #0
 80189ae:	d102      	bne.n	80189b6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80189b0:	f04f 33ff 	mov.w	r3, #4294967295
 80189b4:	e085      	b.n	8018ac2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80189b6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80189ba:	2b09      	cmp	r3, #9
 80189bc:	dc02      	bgt.n	80189c4 <etharp_find_entry+0x1cc>
    i = empty;
 80189be:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80189c0:	843b      	strh	r3, [r7, #32]
 80189c2:	e039      	b.n	8018a38 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80189c4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80189c8:	2b09      	cmp	r3, #9
 80189ca:	dc14      	bgt.n	80189f6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80189cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80189ce:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80189d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80189d4:	493d      	ldr	r1, [pc, #244]	; (8018acc <etharp_find_entry+0x2d4>)
 80189d6:	4613      	mov	r3, r2
 80189d8:	005b      	lsls	r3, r3, #1
 80189da:	4413      	add	r3, r2
 80189dc:	00db      	lsls	r3, r3, #3
 80189de:	440b      	add	r3, r1
 80189e0:	681b      	ldr	r3, [r3, #0]
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	d018      	beq.n	8018a18 <etharp_find_entry+0x220>
 80189e6:	4b3a      	ldr	r3, [pc, #232]	; (8018ad0 <etharp_find_entry+0x2d8>)
 80189e8:	f240 126d 	movw	r2, #365	; 0x16d
 80189ec:	493b      	ldr	r1, [pc, #236]	; (8018adc <etharp_find_entry+0x2e4>)
 80189ee:	483a      	ldr	r0, [pc, #232]	; (8018ad8 <etharp_find_entry+0x2e0>)
 80189f0:	f002 fe98 	bl	801b724 <iprintf>
 80189f4:	e010      	b.n	8018a18 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80189f6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80189fa:	2b09      	cmp	r3, #9
 80189fc:	dc02      	bgt.n	8018a04 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80189fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018a00:	843b      	strh	r3, [r7, #32]
 8018a02:	e009      	b.n	8018a18 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8018a04:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8018a08:	2b09      	cmp	r3, #9
 8018a0a:	dc02      	bgt.n	8018a12 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8018a0c:	8bfb      	ldrh	r3, [r7, #30]
 8018a0e:	843b      	strh	r3, [r7, #32]
 8018a10:	e002      	b.n	8018a18 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8018a12:	f04f 33ff 	mov.w	r3, #4294967295
 8018a16:	e054      	b.n	8018ac2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018a18:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018a1c:	2b09      	cmp	r3, #9
 8018a1e:	dd06      	ble.n	8018a2e <etharp_find_entry+0x236>
 8018a20:	4b2b      	ldr	r3, [pc, #172]	; (8018ad0 <etharp_find_entry+0x2d8>)
 8018a22:	f240 127f 	movw	r2, #383	; 0x17f
 8018a26:	492e      	ldr	r1, [pc, #184]	; (8018ae0 <etharp_find_entry+0x2e8>)
 8018a28:	482b      	ldr	r0, [pc, #172]	; (8018ad8 <etharp_find_entry+0x2e0>)
 8018a2a:	f002 fe7b 	bl	801b724 <iprintf>
    etharp_free_entry(i);
 8018a2e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018a32:	4618      	mov	r0, r3
 8018a34:	f7ff fe06 	bl	8018644 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018a38:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018a3c:	2b09      	cmp	r3, #9
 8018a3e:	dd06      	ble.n	8018a4e <etharp_find_entry+0x256>
 8018a40:	4b23      	ldr	r3, [pc, #140]	; (8018ad0 <etharp_find_entry+0x2d8>)
 8018a42:	f240 1283 	movw	r2, #387	; 0x183
 8018a46:	4926      	ldr	r1, [pc, #152]	; (8018ae0 <etharp_find_entry+0x2e8>)
 8018a48:	4823      	ldr	r0, [pc, #140]	; (8018ad8 <etharp_find_entry+0x2e0>)
 8018a4a:	f002 fe6b 	bl	801b724 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8018a4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a52:	491e      	ldr	r1, [pc, #120]	; (8018acc <etharp_find_entry+0x2d4>)
 8018a54:	4613      	mov	r3, r2
 8018a56:	005b      	lsls	r3, r3, #1
 8018a58:	4413      	add	r3, r2
 8018a5a:	00db      	lsls	r3, r3, #3
 8018a5c:	440b      	add	r3, r1
 8018a5e:	3314      	adds	r3, #20
 8018a60:	781b      	ldrb	r3, [r3, #0]
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	d006      	beq.n	8018a74 <etharp_find_entry+0x27c>
 8018a66:	4b1a      	ldr	r3, [pc, #104]	; (8018ad0 <etharp_find_entry+0x2d8>)
 8018a68:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8018a6c:	491d      	ldr	r1, [pc, #116]	; (8018ae4 <etharp_find_entry+0x2ec>)
 8018a6e:	481a      	ldr	r0, [pc, #104]	; (8018ad8 <etharp_find_entry+0x2e0>)
 8018a70:	f002 fe58 	bl	801b724 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8018a74:	68fb      	ldr	r3, [r7, #12]
 8018a76:	2b00      	cmp	r3, #0
 8018a78:	d00b      	beq.n	8018a92 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8018a7a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a7e:	68fb      	ldr	r3, [r7, #12]
 8018a80:	6819      	ldr	r1, [r3, #0]
 8018a82:	4812      	ldr	r0, [pc, #72]	; (8018acc <etharp_find_entry+0x2d4>)
 8018a84:	4613      	mov	r3, r2
 8018a86:	005b      	lsls	r3, r3, #1
 8018a88:	4413      	add	r3, r2
 8018a8a:	00db      	lsls	r3, r3, #3
 8018a8c:	4403      	add	r3, r0
 8018a8e:	3304      	adds	r3, #4
 8018a90:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8018a92:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a96:	490d      	ldr	r1, [pc, #52]	; (8018acc <etharp_find_entry+0x2d4>)
 8018a98:	4613      	mov	r3, r2
 8018a9a:	005b      	lsls	r3, r3, #1
 8018a9c:	4413      	add	r3, r2
 8018a9e:	00db      	lsls	r3, r3, #3
 8018aa0:	440b      	add	r3, r1
 8018aa2:	3312      	adds	r3, #18
 8018aa4:	2200      	movs	r2, #0
 8018aa6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8018aa8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018aac:	4907      	ldr	r1, [pc, #28]	; (8018acc <etharp_find_entry+0x2d4>)
 8018aae:	4613      	mov	r3, r2
 8018ab0:	005b      	lsls	r3, r3, #1
 8018ab2:	4413      	add	r3, r2
 8018ab4:	00db      	lsls	r3, r3, #3
 8018ab6:	440b      	add	r3, r1
 8018ab8:	3308      	adds	r3, #8
 8018aba:	687a      	ldr	r2, [r7, #4]
 8018abc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8018abe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8018ac2:	4618      	mov	r0, r3
 8018ac4:	3728      	adds	r7, #40	; 0x28
 8018ac6:	46bd      	mov	sp, r7
 8018ac8:	bd80      	pop	{r7, pc}
 8018aca:	bf00      	nop
 8018acc:	2000055c 	.word	0x2000055c
 8018ad0:	0802352c 	.word	0x0802352c
 8018ad4:	08023564 	.word	0x08023564
 8018ad8:	080235a4 	.word	0x080235a4
 8018adc:	080235cc 	.word	0x080235cc
 8018ae0:	080235e4 	.word	0x080235e4
 8018ae4:	080235f8 	.word	0x080235f8

08018ae8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8018ae8:	b580      	push	{r7, lr}
 8018aea:	b088      	sub	sp, #32
 8018aec:	af02      	add	r7, sp, #8
 8018aee:	60f8      	str	r0, [r7, #12]
 8018af0:	60b9      	str	r1, [r7, #8]
 8018af2:	607a      	str	r2, [r7, #4]
 8018af4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8018af6:	68fb      	ldr	r3, [r7, #12]
 8018af8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8018afc:	2b06      	cmp	r3, #6
 8018afe:	d006      	beq.n	8018b0e <etharp_update_arp_entry+0x26>
 8018b00:	4b48      	ldr	r3, [pc, #288]	; (8018c24 <etharp_update_arp_entry+0x13c>)
 8018b02:	f240 12a9 	movw	r2, #425	; 0x1a9
 8018b06:	4948      	ldr	r1, [pc, #288]	; (8018c28 <etharp_update_arp_entry+0x140>)
 8018b08:	4848      	ldr	r0, [pc, #288]	; (8018c2c <etharp_update_arp_entry+0x144>)
 8018b0a:	f002 fe0b 	bl	801b724 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8018b0e:	68bb      	ldr	r3, [r7, #8]
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d012      	beq.n	8018b3a <etharp_update_arp_entry+0x52>
 8018b14:	68bb      	ldr	r3, [r7, #8]
 8018b16:	681b      	ldr	r3, [r3, #0]
 8018b18:	2b00      	cmp	r3, #0
 8018b1a:	d00e      	beq.n	8018b3a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018b1c:	68bb      	ldr	r3, [r7, #8]
 8018b1e:	681b      	ldr	r3, [r3, #0]
 8018b20:	68f9      	ldr	r1, [r7, #12]
 8018b22:	4618      	mov	r0, r3
 8018b24:	f001 f920 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 8018b28:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d105      	bne.n	8018b3a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8018b2e:	68bb      	ldr	r3, [r7, #8]
 8018b30:	681b      	ldr	r3, [r3, #0]
 8018b32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018b36:	2be0      	cmp	r3, #224	; 0xe0
 8018b38:	d102      	bne.n	8018b40 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018b3a:	f06f 030f 	mvn.w	r3, #15
 8018b3e:	e06c      	b.n	8018c1a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8018b40:	78fb      	ldrb	r3, [r7, #3]
 8018b42:	68fa      	ldr	r2, [r7, #12]
 8018b44:	4619      	mov	r1, r3
 8018b46:	68b8      	ldr	r0, [r7, #8]
 8018b48:	f7ff fe56 	bl	80187f8 <etharp_find_entry>
 8018b4c:	4603      	mov	r3, r0
 8018b4e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8018b50:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018b54:	2b00      	cmp	r3, #0
 8018b56:	da02      	bge.n	8018b5e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8018b58:	8afb      	ldrh	r3, [r7, #22]
 8018b5a:	b25b      	sxtb	r3, r3
 8018b5c:	e05d      	b.n	8018c1a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8018b5e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018b62:	4933      	ldr	r1, [pc, #204]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018b64:	4613      	mov	r3, r2
 8018b66:	005b      	lsls	r3, r3, #1
 8018b68:	4413      	add	r3, r2
 8018b6a:	00db      	lsls	r3, r3, #3
 8018b6c:	440b      	add	r3, r1
 8018b6e:	3314      	adds	r3, #20
 8018b70:	2202      	movs	r2, #2
 8018b72:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8018b74:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018b78:	492d      	ldr	r1, [pc, #180]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018b7a:	4613      	mov	r3, r2
 8018b7c:	005b      	lsls	r3, r3, #1
 8018b7e:	4413      	add	r3, r2
 8018b80:	00db      	lsls	r3, r3, #3
 8018b82:	440b      	add	r3, r1
 8018b84:	3308      	adds	r3, #8
 8018b86:	68fa      	ldr	r2, [r7, #12]
 8018b88:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8018b8a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018b8e:	4613      	mov	r3, r2
 8018b90:	005b      	lsls	r3, r3, #1
 8018b92:	4413      	add	r3, r2
 8018b94:	00db      	lsls	r3, r3, #3
 8018b96:	3308      	adds	r3, #8
 8018b98:	4a25      	ldr	r2, [pc, #148]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018b9a:	4413      	add	r3, r2
 8018b9c:	3304      	adds	r3, #4
 8018b9e:	2206      	movs	r2, #6
 8018ba0:	6879      	ldr	r1, [r7, #4]
 8018ba2:	4618      	mov	r0, r3
 8018ba4:	f002 f87a 	bl	801ac9c <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8018ba8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018bac:	4920      	ldr	r1, [pc, #128]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018bae:	4613      	mov	r3, r2
 8018bb0:	005b      	lsls	r3, r3, #1
 8018bb2:	4413      	add	r3, r2
 8018bb4:	00db      	lsls	r3, r3, #3
 8018bb6:	440b      	add	r3, r1
 8018bb8:	3312      	adds	r3, #18
 8018bba:	2200      	movs	r2, #0
 8018bbc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8018bbe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018bc2:	491b      	ldr	r1, [pc, #108]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018bc4:	4613      	mov	r3, r2
 8018bc6:	005b      	lsls	r3, r3, #1
 8018bc8:	4413      	add	r3, r2
 8018bca:	00db      	lsls	r3, r3, #3
 8018bcc:	440b      	add	r3, r1
 8018bce:	681b      	ldr	r3, [r3, #0]
 8018bd0:	2b00      	cmp	r3, #0
 8018bd2:	d021      	beq.n	8018c18 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8018bd4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018bd8:	4915      	ldr	r1, [pc, #84]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018bda:	4613      	mov	r3, r2
 8018bdc:	005b      	lsls	r3, r3, #1
 8018bde:	4413      	add	r3, r2
 8018be0:	00db      	lsls	r3, r3, #3
 8018be2:	440b      	add	r3, r1
 8018be4:	681b      	ldr	r3, [r3, #0]
 8018be6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8018be8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018bec:	4910      	ldr	r1, [pc, #64]	; (8018c30 <etharp_update_arp_entry+0x148>)
 8018bee:	4613      	mov	r3, r2
 8018bf0:	005b      	lsls	r3, r3, #1
 8018bf2:	4413      	add	r3, r2
 8018bf4:	00db      	lsls	r3, r3, #3
 8018bf6:	440b      	add	r3, r1
 8018bf8:	2200      	movs	r2, #0
 8018bfa:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8018bfc:	68fb      	ldr	r3, [r7, #12]
 8018bfe:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8018c02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018c06:	9300      	str	r3, [sp, #0]
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	6939      	ldr	r1, [r7, #16]
 8018c0c:	68f8      	ldr	r0, [r7, #12]
 8018c0e:	f001 ffb3 	bl	801ab78 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8018c12:	6938      	ldr	r0, [r7, #16]
 8018c14:	f7f7 fd08 	bl	8010628 <pbuf_free>
  }
  return ERR_OK;
 8018c18:	2300      	movs	r3, #0
}
 8018c1a:	4618      	mov	r0, r3
 8018c1c:	3718      	adds	r7, #24
 8018c1e:	46bd      	mov	sp, r7
 8018c20:	bd80      	pop	{r7, pc}
 8018c22:	bf00      	nop
 8018c24:	0802352c 	.word	0x0802352c
 8018c28:	08023624 	.word	0x08023624
 8018c2c:	080235a4 	.word	0x080235a4
 8018c30:	2000055c 	.word	0x2000055c

08018c34 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8018c34:	b580      	push	{r7, lr}
 8018c36:	b084      	sub	sp, #16
 8018c38:	af00      	add	r7, sp, #0
 8018c3a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018c3c:	2300      	movs	r3, #0
 8018c3e:	60fb      	str	r3, [r7, #12]
 8018c40:	e01e      	b.n	8018c80 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8018c42:	4913      	ldr	r1, [pc, #76]	; (8018c90 <etharp_cleanup_netif+0x5c>)
 8018c44:	68fa      	ldr	r2, [r7, #12]
 8018c46:	4613      	mov	r3, r2
 8018c48:	005b      	lsls	r3, r3, #1
 8018c4a:	4413      	add	r3, r2
 8018c4c:	00db      	lsls	r3, r3, #3
 8018c4e:	440b      	add	r3, r1
 8018c50:	3314      	adds	r3, #20
 8018c52:	781b      	ldrb	r3, [r3, #0]
 8018c54:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8018c56:	7afb      	ldrb	r3, [r7, #11]
 8018c58:	2b00      	cmp	r3, #0
 8018c5a:	d00e      	beq.n	8018c7a <etharp_cleanup_netif+0x46>
 8018c5c:	490c      	ldr	r1, [pc, #48]	; (8018c90 <etharp_cleanup_netif+0x5c>)
 8018c5e:	68fa      	ldr	r2, [r7, #12]
 8018c60:	4613      	mov	r3, r2
 8018c62:	005b      	lsls	r3, r3, #1
 8018c64:	4413      	add	r3, r2
 8018c66:	00db      	lsls	r3, r3, #3
 8018c68:	440b      	add	r3, r1
 8018c6a:	3308      	adds	r3, #8
 8018c6c:	681b      	ldr	r3, [r3, #0]
 8018c6e:	687a      	ldr	r2, [r7, #4]
 8018c70:	429a      	cmp	r2, r3
 8018c72:	d102      	bne.n	8018c7a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8018c74:	68f8      	ldr	r0, [r7, #12]
 8018c76:	f7ff fce5 	bl	8018644 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018c7a:	68fb      	ldr	r3, [r7, #12]
 8018c7c:	3301      	adds	r3, #1
 8018c7e:	60fb      	str	r3, [r7, #12]
 8018c80:	68fb      	ldr	r3, [r7, #12]
 8018c82:	2b09      	cmp	r3, #9
 8018c84:	dddd      	ble.n	8018c42 <etharp_cleanup_netif+0xe>
    }
  }
}
 8018c86:	bf00      	nop
 8018c88:	bf00      	nop
 8018c8a:	3710      	adds	r7, #16
 8018c8c:	46bd      	mov	sp, r7
 8018c8e:	bd80      	pop	{r7, pc}
 8018c90:	2000055c 	.word	0x2000055c

08018c94 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8018c94:	b5b0      	push	{r4, r5, r7, lr}
 8018c96:	b08a      	sub	sp, #40	; 0x28
 8018c98:	af04      	add	r7, sp, #16
 8018c9a:	6078      	str	r0, [r7, #4]
 8018c9c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8018c9e:	683b      	ldr	r3, [r7, #0]
 8018ca0:	2b00      	cmp	r3, #0
 8018ca2:	d107      	bne.n	8018cb4 <etharp_input+0x20>
 8018ca4:	4b3f      	ldr	r3, [pc, #252]	; (8018da4 <etharp_input+0x110>)
 8018ca6:	f240 228a 	movw	r2, #650	; 0x28a
 8018caa:	493f      	ldr	r1, [pc, #252]	; (8018da8 <etharp_input+0x114>)
 8018cac:	483f      	ldr	r0, [pc, #252]	; (8018dac <etharp_input+0x118>)
 8018cae:	f002 fd39 	bl	801b724 <iprintf>
 8018cb2:	e074      	b.n	8018d9e <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 8018cb4:	687b      	ldr	r3, [r7, #4]
 8018cb6:	685b      	ldr	r3, [r3, #4]
 8018cb8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018cba:	693b      	ldr	r3, [r7, #16]
 8018cbc:	881b      	ldrh	r3, [r3, #0]
 8018cbe:	b29b      	uxth	r3, r3
 8018cc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018cc4:	d10c      	bne.n	8018ce0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018cc6:	693b      	ldr	r3, [r7, #16]
 8018cc8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018cca:	2b06      	cmp	r3, #6
 8018ccc:	d108      	bne.n	8018ce0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8018cce:	693b      	ldr	r3, [r7, #16]
 8018cd0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018cd2:	2b04      	cmp	r3, #4
 8018cd4:	d104      	bne.n	8018ce0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8018cd6:	693b      	ldr	r3, [r7, #16]
 8018cd8:	885b      	ldrh	r3, [r3, #2]
 8018cda:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8018cdc:	2b08      	cmp	r3, #8
 8018cde:	d003      	beq.n	8018ce8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8018ce0:	6878      	ldr	r0, [r7, #4]
 8018ce2:	f7f7 fca1 	bl	8010628 <pbuf_free>
    return;
 8018ce6:	e05a      	b.n	8018d9e <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8018ce8:	693b      	ldr	r3, [r7, #16]
 8018cea:	330e      	adds	r3, #14
 8018cec:	681b      	ldr	r3, [r3, #0]
 8018cee:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8018cf0:	693b      	ldr	r3, [r7, #16]
 8018cf2:	3318      	adds	r3, #24
 8018cf4:	681b      	ldr	r3, [r3, #0]
 8018cf6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018cf8:	683b      	ldr	r3, [r7, #0]
 8018cfa:	3304      	adds	r3, #4
 8018cfc:	681b      	ldr	r3, [r3, #0]
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	d102      	bne.n	8018d08 <etharp_input+0x74>
    for_us = 0;
 8018d02:	2300      	movs	r3, #0
 8018d04:	75fb      	strb	r3, [r7, #23]
 8018d06:	e009      	b.n	8018d1c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8018d08:	68ba      	ldr	r2, [r7, #8]
 8018d0a:	683b      	ldr	r3, [r7, #0]
 8018d0c:	3304      	adds	r3, #4
 8018d0e:	681b      	ldr	r3, [r3, #0]
 8018d10:	429a      	cmp	r2, r3
 8018d12:	bf0c      	ite	eq
 8018d14:	2301      	moveq	r3, #1
 8018d16:	2300      	movne	r3, #0
 8018d18:	b2db      	uxtb	r3, r3
 8018d1a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8018d1c:	693b      	ldr	r3, [r7, #16]
 8018d1e:	f103 0208 	add.w	r2, r3, #8
 8018d22:	7dfb      	ldrb	r3, [r7, #23]
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	d001      	beq.n	8018d2c <etharp_input+0x98>
 8018d28:	2301      	movs	r3, #1
 8018d2a:	e000      	b.n	8018d2e <etharp_input+0x9a>
 8018d2c:	2302      	movs	r3, #2
 8018d2e:	f107 010c 	add.w	r1, r7, #12
 8018d32:	6838      	ldr	r0, [r7, #0]
 8018d34:	f7ff fed8 	bl	8018ae8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8018d38:	693b      	ldr	r3, [r7, #16]
 8018d3a:	88db      	ldrh	r3, [r3, #6]
 8018d3c:	b29b      	uxth	r3, r3
 8018d3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018d42:	d003      	beq.n	8018d4c <etharp_input+0xb8>
 8018d44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018d48:	d01e      	beq.n	8018d88 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8018d4a:	e025      	b.n	8018d98 <etharp_input+0x104>
      if (for_us) {
 8018d4c:	7dfb      	ldrb	r3, [r7, #23]
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d021      	beq.n	8018d96 <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8018d52:	683b      	ldr	r3, [r7, #0]
 8018d54:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8018d58:	693b      	ldr	r3, [r7, #16]
 8018d5a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8018d5e:	683b      	ldr	r3, [r7, #0]
 8018d60:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 8018d64:	683b      	ldr	r3, [r7, #0]
 8018d66:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8018d68:	693a      	ldr	r2, [r7, #16]
 8018d6a:	3208      	adds	r2, #8
        etharp_raw(netif,
 8018d6c:	2102      	movs	r1, #2
 8018d6e:	9103      	str	r1, [sp, #12]
 8018d70:	f107 010c 	add.w	r1, r7, #12
 8018d74:	9102      	str	r1, [sp, #8]
 8018d76:	9201      	str	r2, [sp, #4]
 8018d78:	9300      	str	r3, [sp, #0]
 8018d7a:	462b      	mov	r3, r5
 8018d7c:	4622      	mov	r2, r4
 8018d7e:	4601      	mov	r1, r0
 8018d80:	6838      	ldr	r0, [r7, #0]
 8018d82:	f000 faef 	bl	8019364 <etharp_raw>
      break;
 8018d86:	e006      	b.n	8018d96 <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 8018d88:	f107 030c 	add.w	r3, r7, #12
 8018d8c:	4619      	mov	r1, r3
 8018d8e:	6838      	ldr	r0, [r7, #0]
 8018d90:	f7fe f9fc 	bl	801718c <dhcp_arp_reply>
      break;
 8018d94:	e000      	b.n	8018d98 <etharp_input+0x104>
      break;
 8018d96:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8018d98:	6878      	ldr	r0, [r7, #4]
 8018d9a:	f7f7 fc45 	bl	8010628 <pbuf_free>
}
 8018d9e:	3718      	adds	r7, #24
 8018da0:	46bd      	mov	sp, r7
 8018da2:	bdb0      	pop	{r4, r5, r7, pc}
 8018da4:	0802352c 	.word	0x0802352c
 8018da8:	0802367c 	.word	0x0802367c
 8018dac:	080235a4 	.word	0x080235a4

08018db0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8018db0:	b580      	push	{r7, lr}
 8018db2:	b086      	sub	sp, #24
 8018db4:	af02      	add	r7, sp, #8
 8018db6:	60f8      	str	r0, [r7, #12]
 8018db8:	60b9      	str	r1, [r7, #8]
 8018dba:	4613      	mov	r3, r2
 8018dbc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8018dbe:	79fa      	ldrb	r2, [r7, #7]
 8018dc0:	4944      	ldr	r1, [pc, #272]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018dc2:	4613      	mov	r3, r2
 8018dc4:	005b      	lsls	r3, r3, #1
 8018dc6:	4413      	add	r3, r2
 8018dc8:	00db      	lsls	r3, r3, #3
 8018dca:	440b      	add	r3, r1
 8018dcc:	3314      	adds	r3, #20
 8018dce:	781b      	ldrb	r3, [r3, #0]
 8018dd0:	2b01      	cmp	r3, #1
 8018dd2:	d806      	bhi.n	8018de2 <etharp_output_to_arp_index+0x32>
 8018dd4:	4b40      	ldr	r3, [pc, #256]	; (8018ed8 <etharp_output_to_arp_index+0x128>)
 8018dd6:	f240 22ee 	movw	r2, #750	; 0x2ee
 8018dda:	4940      	ldr	r1, [pc, #256]	; (8018edc <etharp_output_to_arp_index+0x12c>)
 8018ddc:	4840      	ldr	r0, [pc, #256]	; (8018ee0 <etharp_output_to_arp_index+0x130>)
 8018dde:	f002 fca1 	bl	801b724 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8018de2:	79fa      	ldrb	r2, [r7, #7]
 8018de4:	493b      	ldr	r1, [pc, #236]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018de6:	4613      	mov	r3, r2
 8018de8:	005b      	lsls	r3, r3, #1
 8018dea:	4413      	add	r3, r2
 8018dec:	00db      	lsls	r3, r3, #3
 8018dee:	440b      	add	r3, r1
 8018df0:	3314      	adds	r3, #20
 8018df2:	781b      	ldrb	r3, [r3, #0]
 8018df4:	2b02      	cmp	r3, #2
 8018df6:	d153      	bne.n	8018ea0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8018df8:	79fa      	ldrb	r2, [r7, #7]
 8018dfa:	4936      	ldr	r1, [pc, #216]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018dfc:	4613      	mov	r3, r2
 8018dfe:	005b      	lsls	r3, r3, #1
 8018e00:	4413      	add	r3, r2
 8018e02:	00db      	lsls	r3, r3, #3
 8018e04:	440b      	add	r3, r1
 8018e06:	3312      	adds	r3, #18
 8018e08:	881b      	ldrh	r3, [r3, #0]
 8018e0a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8018e0e:	d919      	bls.n	8018e44 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8018e10:	79fa      	ldrb	r2, [r7, #7]
 8018e12:	4613      	mov	r3, r2
 8018e14:	005b      	lsls	r3, r3, #1
 8018e16:	4413      	add	r3, r2
 8018e18:	00db      	lsls	r3, r3, #3
 8018e1a:	4a2e      	ldr	r2, [pc, #184]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018e1c:	4413      	add	r3, r2
 8018e1e:	3304      	adds	r3, #4
 8018e20:	4619      	mov	r1, r3
 8018e22:	68f8      	ldr	r0, [r7, #12]
 8018e24:	f000 fb4c 	bl	80194c0 <etharp_request>
 8018e28:	4603      	mov	r3, r0
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	d138      	bne.n	8018ea0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018e2e:	79fa      	ldrb	r2, [r7, #7]
 8018e30:	4928      	ldr	r1, [pc, #160]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018e32:	4613      	mov	r3, r2
 8018e34:	005b      	lsls	r3, r3, #1
 8018e36:	4413      	add	r3, r2
 8018e38:	00db      	lsls	r3, r3, #3
 8018e3a:	440b      	add	r3, r1
 8018e3c:	3314      	adds	r3, #20
 8018e3e:	2203      	movs	r2, #3
 8018e40:	701a      	strb	r2, [r3, #0]
 8018e42:	e02d      	b.n	8018ea0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8018e44:	79fa      	ldrb	r2, [r7, #7]
 8018e46:	4923      	ldr	r1, [pc, #140]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018e48:	4613      	mov	r3, r2
 8018e4a:	005b      	lsls	r3, r3, #1
 8018e4c:	4413      	add	r3, r2
 8018e4e:	00db      	lsls	r3, r3, #3
 8018e50:	440b      	add	r3, r1
 8018e52:	3312      	adds	r3, #18
 8018e54:	881b      	ldrh	r3, [r3, #0]
 8018e56:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8018e5a:	d321      	bcc.n	8018ea0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8018e5c:	79fa      	ldrb	r2, [r7, #7]
 8018e5e:	4613      	mov	r3, r2
 8018e60:	005b      	lsls	r3, r3, #1
 8018e62:	4413      	add	r3, r2
 8018e64:	00db      	lsls	r3, r3, #3
 8018e66:	4a1b      	ldr	r2, [pc, #108]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018e68:	4413      	add	r3, r2
 8018e6a:	1d19      	adds	r1, r3, #4
 8018e6c:	79fa      	ldrb	r2, [r7, #7]
 8018e6e:	4613      	mov	r3, r2
 8018e70:	005b      	lsls	r3, r3, #1
 8018e72:	4413      	add	r3, r2
 8018e74:	00db      	lsls	r3, r3, #3
 8018e76:	3308      	adds	r3, #8
 8018e78:	4a16      	ldr	r2, [pc, #88]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018e7a:	4413      	add	r3, r2
 8018e7c:	3304      	adds	r3, #4
 8018e7e:	461a      	mov	r2, r3
 8018e80:	68f8      	ldr	r0, [r7, #12]
 8018e82:	f000 fafb 	bl	801947c <etharp_request_dst>
 8018e86:	4603      	mov	r3, r0
 8018e88:	2b00      	cmp	r3, #0
 8018e8a:	d109      	bne.n	8018ea0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018e8c:	79fa      	ldrb	r2, [r7, #7]
 8018e8e:	4911      	ldr	r1, [pc, #68]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018e90:	4613      	mov	r3, r2
 8018e92:	005b      	lsls	r3, r3, #1
 8018e94:	4413      	add	r3, r2
 8018e96:	00db      	lsls	r3, r3, #3
 8018e98:	440b      	add	r3, r1
 8018e9a:	3314      	adds	r3, #20
 8018e9c:	2203      	movs	r2, #3
 8018e9e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8018ea0:	68fb      	ldr	r3, [r7, #12]
 8018ea2:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 8018ea6:	79fa      	ldrb	r2, [r7, #7]
 8018ea8:	4613      	mov	r3, r2
 8018eaa:	005b      	lsls	r3, r3, #1
 8018eac:	4413      	add	r3, r2
 8018eae:	00db      	lsls	r3, r3, #3
 8018eb0:	3308      	adds	r3, #8
 8018eb2:	4a08      	ldr	r2, [pc, #32]	; (8018ed4 <etharp_output_to_arp_index+0x124>)
 8018eb4:	4413      	add	r3, r2
 8018eb6:	3304      	adds	r3, #4
 8018eb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8018ebc:	9200      	str	r2, [sp, #0]
 8018ebe:	460a      	mov	r2, r1
 8018ec0:	68b9      	ldr	r1, [r7, #8]
 8018ec2:	68f8      	ldr	r0, [r7, #12]
 8018ec4:	f001 fe58 	bl	801ab78 <ethernet_output>
 8018ec8:	4603      	mov	r3, r0
}
 8018eca:	4618      	mov	r0, r3
 8018ecc:	3710      	adds	r7, #16
 8018ece:	46bd      	mov	sp, r7
 8018ed0:	bd80      	pop	{r7, pc}
 8018ed2:	bf00      	nop
 8018ed4:	2000055c 	.word	0x2000055c
 8018ed8:	0802352c 	.word	0x0802352c
 8018edc:	0802369c 	.word	0x0802369c
 8018ee0:	080235a4 	.word	0x080235a4

08018ee4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8018ee4:	b580      	push	{r7, lr}
 8018ee6:	b08a      	sub	sp, #40	; 0x28
 8018ee8:	af02      	add	r7, sp, #8
 8018eea:	60f8      	str	r0, [r7, #12]
 8018eec:	60b9      	str	r1, [r7, #8]
 8018eee:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8018ef0:	687b      	ldr	r3, [r7, #4]
 8018ef2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018ef4:	68fb      	ldr	r3, [r7, #12]
 8018ef6:	2b00      	cmp	r3, #0
 8018ef8:	d106      	bne.n	8018f08 <etharp_output+0x24>
 8018efa:	4b73      	ldr	r3, [pc, #460]	; (80190c8 <etharp_output+0x1e4>)
 8018efc:	f240 321e 	movw	r2, #798	; 0x31e
 8018f00:	4972      	ldr	r1, [pc, #456]	; (80190cc <etharp_output+0x1e8>)
 8018f02:	4873      	ldr	r0, [pc, #460]	; (80190d0 <etharp_output+0x1ec>)
 8018f04:	f002 fc0e 	bl	801b724 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8018f08:	68bb      	ldr	r3, [r7, #8]
 8018f0a:	2b00      	cmp	r3, #0
 8018f0c:	d106      	bne.n	8018f1c <etharp_output+0x38>
 8018f0e:	4b6e      	ldr	r3, [pc, #440]	; (80190c8 <etharp_output+0x1e4>)
 8018f10:	f240 321f 	movw	r2, #799	; 0x31f
 8018f14:	496f      	ldr	r1, [pc, #444]	; (80190d4 <etharp_output+0x1f0>)
 8018f16:	486e      	ldr	r0, [pc, #440]	; (80190d0 <etharp_output+0x1ec>)
 8018f18:	f002 fc04 	bl	801b724 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d106      	bne.n	8018f30 <etharp_output+0x4c>
 8018f22:	4b69      	ldr	r3, [pc, #420]	; (80190c8 <etharp_output+0x1e4>)
 8018f24:	f44f 7248 	mov.w	r2, #800	; 0x320
 8018f28:	496b      	ldr	r1, [pc, #428]	; (80190d8 <etharp_output+0x1f4>)
 8018f2a:	4869      	ldr	r0, [pc, #420]	; (80190d0 <etharp_output+0x1ec>)
 8018f2c:	f002 fbfa 	bl	801b724 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	681b      	ldr	r3, [r3, #0]
 8018f34:	68f9      	ldr	r1, [r7, #12]
 8018f36:	4618      	mov	r0, r3
 8018f38:	f000 ff16 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 8018f3c:	4603      	mov	r3, r0
 8018f3e:	2b00      	cmp	r3, #0
 8018f40:	d002      	beq.n	8018f48 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8018f42:	4b66      	ldr	r3, [pc, #408]	; (80190dc <etharp_output+0x1f8>)
 8018f44:	61fb      	str	r3, [r7, #28]
 8018f46:	e0af      	b.n	80190a8 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	681b      	ldr	r3, [r3, #0]
 8018f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018f50:	2be0      	cmp	r3, #224	; 0xe0
 8018f52:	d118      	bne.n	8018f86 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8018f54:	2301      	movs	r3, #1
 8018f56:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8018f58:	2300      	movs	r3, #0
 8018f5a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8018f5c:	235e      	movs	r3, #94	; 0x5e
 8018f5e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	3301      	adds	r3, #1
 8018f64:	781b      	ldrb	r3, [r3, #0]
 8018f66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018f6a:	b2db      	uxtb	r3, r3
 8018f6c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8018f6e:	687b      	ldr	r3, [r7, #4]
 8018f70:	3302      	adds	r3, #2
 8018f72:	781b      	ldrb	r3, [r3, #0]
 8018f74:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8018f76:	687b      	ldr	r3, [r7, #4]
 8018f78:	3303      	adds	r3, #3
 8018f7a:	781b      	ldrb	r3, [r3, #0]
 8018f7c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8018f7e:	f107 0310 	add.w	r3, r7, #16
 8018f82:	61fb      	str	r3, [r7, #28]
 8018f84:	e090      	b.n	80190a8 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	681a      	ldr	r2, [r3, #0]
 8018f8a:	68fb      	ldr	r3, [r7, #12]
 8018f8c:	3304      	adds	r3, #4
 8018f8e:	681b      	ldr	r3, [r3, #0]
 8018f90:	405a      	eors	r2, r3
 8018f92:	68fb      	ldr	r3, [r7, #12]
 8018f94:	3308      	adds	r3, #8
 8018f96:	681b      	ldr	r3, [r3, #0]
 8018f98:	4013      	ands	r3, r2
 8018f9a:	2b00      	cmp	r3, #0
 8018f9c:	d012      	beq.n	8018fc4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8018f9e:	687b      	ldr	r3, [r7, #4]
 8018fa0:	681b      	ldr	r3, [r3, #0]
 8018fa2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8018fa4:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8018fa8:	4293      	cmp	r3, r2
 8018faa:	d00b      	beq.n	8018fc4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8018fac:	68fb      	ldr	r3, [r7, #12]
 8018fae:	330c      	adds	r3, #12
 8018fb0:	681b      	ldr	r3, [r3, #0]
 8018fb2:	2b00      	cmp	r3, #0
 8018fb4:	d003      	beq.n	8018fbe <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8018fb6:	68fb      	ldr	r3, [r7, #12]
 8018fb8:	330c      	adds	r3, #12
 8018fba:	61bb      	str	r3, [r7, #24]
 8018fbc:	e002      	b.n	8018fc4 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8018fbe:	f06f 0303 	mvn.w	r3, #3
 8018fc2:	e07d      	b.n	80190c0 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018fc4:	4b46      	ldr	r3, [pc, #280]	; (80190e0 <etharp_output+0x1fc>)
 8018fc6:	781b      	ldrb	r3, [r3, #0]
 8018fc8:	4619      	mov	r1, r3
 8018fca:	4a46      	ldr	r2, [pc, #280]	; (80190e4 <etharp_output+0x200>)
 8018fcc:	460b      	mov	r3, r1
 8018fce:	005b      	lsls	r3, r3, #1
 8018fd0:	440b      	add	r3, r1
 8018fd2:	00db      	lsls	r3, r3, #3
 8018fd4:	4413      	add	r3, r2
 8018fd6:	3314      	adds	r3, #20
 8018fd8:	781b      	ldrb	r3, [r3, #0]
 8018fda:	2b01      	cmp	r3, #1
 8018fdc:	d925      	bls.n	801902a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018fde:	4b40      	ldr	r3, [pc, #256]	; (80190e0 <etharp_output+0x1fc>)
 8018fe0:	781b      	ldrb	r3, [r3, #0]
 8018fe2:	4619      	mov	r1, r3
 8018fe4:	4a3f      	ldr	r2, [pc, #252]	; (80190e4 <etharp_output+0x200>)
 8018fe6:	460b      	mov	r3, r1
 8018fe8:	005b      	lsls	r3, r3, #1
 8018fea:	440b      	add	r3, r1
 8018fec:	00db      	lsls	r3, r3, #3
 8018fee:	4413      	add	r3, r2
 8018ff0:	3308      	adds	r3, #8
 8018ff2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018ff4:	68fa      	ldr	r2, [r7, #12]
 8018ff6:	429a      	cmp	r2, r3
 8018ff8:	d117      	bne.n	801902a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8018ffa:	69bb      	ldr	r3, [r7, #24]
 8018ffc:	681a      	ldr	r2, [r3, #0]
 8018ffe:	4b38      	ldr	r3, [pc, #224]	; (80190e0 <etharp_output+0x1fc>)
 8019000:	781b      	ldrb	r3, [r3, #0]
 8019002:	4618      	mov	r0, r3
 8019004:	4937      	ldr	r1, [pc, #220]	; (80190e4 <etharp_output+0x200>)
 8019006:	4603      	mov	r3, r0
 8019008:	005b      	lsls	r3, r3, #1
 801900a:	4403      	add	r3, r0
 801900c:	00db      	lsls	r3, r3, #3
 801900e:	440b      	add	r3, r1
 8019010:	3304      	adds	r3, #4
 8019012:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8019014:	429a      	cmp	r2, r3
 8019016:	d108      	bne.n	801902a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8019018:	4b31      	ldr	r3, [pc, #196]	; (80190e0 <etharp_output+0x1fc>)
 801901a:	781b      	ldrb	r3, [r3, #0]
 801901c:	461a      	mov	r2, r3
 801901e:	68b9      	ldr	r1, [r7, #8]
 8019020:	68f8      	ldr	r0, [r7, #12]
 8019022:	f7ff fec5 	bl	8018db0 <etharp_output_to_arp_index>
 8019026:	4603      	mov	r3, r0
 8019028:	e04a      	b.n	80190c0 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801902a:	2300      	movs	r3, #0
 801902c:	75fb      	strb	r3, [r7, #23]
 801902e:	e031      	b.n	8019094 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8019030:	7dfa      	ldrb	r2, [r7, #23]
 8019032:	492c      	ldr	r1, [pc, #176]	; (80190e4 <etharp_output+0x200>)
 8019034:	4613      	mov	r3, r2
 8019036:	005b      	lsls	r3, r3, #1
 8019038:	4413      	add	r3, r2
 801903a:	00db      	lsls	r3, r3, #3
 801903c:	440b      	add	r3, r1
 801903e:	3314      	adds	r3, #20
 8019040:	781b      	ldrb	r3, [r3, #0]
 8019042:	2b01      	cmp	r3, #1
 8019044:	d923      	bls.n	801908e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8019046:	7dfa      	ldrb	r2, [r7, #23]
 8019048:	4926      	ldr	r1, [pc, #152]	; (80190e4 <etharp_output+0x200>)
 801904a:	4613      	mov	r3, r2
 801904c:	005b      	lsls	r3, r3, #1
 801904e:	4413      	add	r3, r2
 8019050:	00db      	lsls	r3, r3, #3
 8019052:	440b      	add	r3, r1
 8019054:	3308      	adds	r3, #8
 8019056:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8019058:	68fa      	ldr	r2, [r7, #12]
 801905a:	429a      	cmp	r2, r3
 801905c:	d117      	bne.n	801908e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801905e:	69bb      	ldr	r3, [r7, #24]
 8019060:	6819      	ldr	r1, [r3, #0]
 8019062:	7dfa      	ldrb	r2, [r7, #23]
 8019064:	481f      	ldr	r0, [pc, #124]	; (80190e4 <etharp_output+0x200>)
 8019066:	4613      	mov	r3, r2
 8019068:	005b      	lsls	r3, r3, #1
 801906a:	4413      	add	r3, r2
 801906c:	00db      	lsls	r3, r3, #3
 801906e:	4403      	add	r3, r0
 8019070:	3304      	adds	r3, #4
 8019072:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8019074:	4299      	cmp	r1, r3
 8019076:	d10a      	bne.n	801908e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8019078:	4a19      	ldr	r2, [pc, #100]	; (80190e0 <etharp_output+0x1fc>)
 801907a:	7dfb      	ldrb	r3, [r7, #23]
 801907c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801907e:	7dfb      	ldrb	r3, [r7, #23]
 8019080:	461a      	mov	r2, r3
 8019082:	68b9      	ldr	r1, [r7, #8]
 8019084:	68f8      	ldr	r0, [r7, #12]
 8019086:	f7ff fe93 	bl	8018db0 <etharp_output_to_arp_index>
 801908a:	4603      	mov	r3, r0
 801908c:	e018      	b.n	80190c0 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801908e:	7dfb      	ldrb	r3, [r7, #23]
 8019090:	3301      	adds	r3, #1
 8019092:	75fb      	strb	r3, [r7, #23]
 8019094:	7dfb      	ldrb	r3, [r7, #23]
 8019096:	2b09      	cmp	r3, #9
 8019098:	d9ca      	bls.n	8019030 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801909a:	68ba      	ldr	r2, [r7, #8]
 801909c:	69b9      	ldr	r1, [r7, #24]
 801909e:	68f8      	ldr	r0, [r7, #12]
 80190a0:	f000 f822 	bl	80190e8 <etharp_query>
 80190a4:	4603      	mov	r3, r0
 80190a6:	e00b      	b.n	80190c0 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80190a8:	68fb      	ldr	r3, [r7, #12]
 80190aa:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 80190ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80190b2:	9300      	str	r3, [sp, #0]
 80190b4:	69fb      	ldr	r3, [r7, #28]
 80190b6:	68b9      	ldr	r1, [r7, #8]
 80190b8:	68f8      	ldr	r0, [r7, #12]
 80190ba:	f001 fd5d 	bl	801ab78 <ethernet_output>
 80190be:	4603      	mov	r3, r0
}
 80190c0:	4618      	mov	r0, r3
 80190c2:	3720      	adds	r7, #32
 80190c4:	46bd      	mov	sp, r7
 80190c6:	bd80      	pop	{r7, pc}
 80190c8:	0802352c 	.word	0x0802352c
 80190cc:	0802367c 	.word	0x0802367c
 80190d0:	080235a4 	.word	0x080235a4
 80190d4:	080236cc 	.word	0x080236cc
 80190d8:	0802366c 	.word	0x0802366c
 80190dc:	08024250 	.word	0x08024250
 80190e0:	2000064c 	.word	0x2000064c
 80190e4:	2000055c 	.word	0x2000055c

080190e8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80190e8:	b580      	push	{r7, lr}
 80190ea:	b08c      	sub	sp, #48	; 0x30
 80190ec:	af02      	add	r7, sp, #8
 80190ee:	60f8      	str	r0, [r7, #12]
 80190f0:	60b9      	str	r1, [r7, #8]
 80190f2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80190f4:	68fb      	ldr	r3, [r7, #12]
 80190f6:	332a      	adds	r3, #42	; 0x2a
 80190f8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80190fa:	23ff      	movs	r3, #255	; 0xff
 80190fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8019100:	2300      	movs	r3, #0
 8019102:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8019104:	68bb      	ldr	r3, [r7, #8]
 8019106:	681b      	ldr	r3, [r3, #0]
 8019108:	68f9      	ldr	r1, [r7, #12]
 801910a:	4618      	mov	r0, r3
 801910c:	f000 fe2c 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 8019110:	4603      	mov	r3, r0
 8019112:	2b00      	cmp	r3, #0
 8019114:	d10c      	bne.n	8019130 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8019116:	68bb      	ldr	r3, [r7, #8]
 8019118:	681b      	ldr	r3, [r3, #0]
 801911a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801911e:	2be0      	cmp	r3, #224	; 0xe0
 8019120:	d006      	beq.n	8019130 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8019122:	68bb      	ldr	r3, [r7, #8]
 8019124:	2b00      	cmp	r3, #0
 8019126:	d003      	beq.n	8019130 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8019128:	68bb      	ldr	r3, [r7, #8]
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	2b00      	cmp	r3, #0
 801912e:	d102      	bne.n	8019136 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8019130:	f06f 030f 	mvn.w	r3, #15
 8019134:	e101      	b.n	801933a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8019136:	68fa      	ldr	r2, [r7, #12]
 8019138:	2101      	movs	r1, #1
 801913a:	68b8      	ldr	r0, [r7, #8]
 801913c:	f7ff fb5c 	bl	80187f8 <etharp_find_entry>
 8019140:	4603      	mov	r3, r0
 8019142:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8019144:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8019148:	2b00      	cmp	r3, #0
 801914a:	da02      	bge.n	8019152 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801914c:	8a7b      	ldrh	r3, [r7, #18]
 801914e:	b25b      	sxtb	r3, r3
 8019150:	e0f3      	b.n	801933a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8019152:	8a7b      	ldrh	r3, [r7, #18]
 8019154:	2b7e      	cmp	r3, #126	; 0x7e
 8019156:	d906      	bls.n	8019166 <etharp_query+0x7e>
 8019158:	4b7a      	ldr	r3, [pc, #488]	; (8019344 <etharp_query+0x25c>)
 801915a:	f240 32c1 	movw	r2, #961	; 0x3c1
 801915e:	497a      	ldr	r1, [pc, #488]	; (8019348 <etharp_query+0x260>)
 8019160:	487a      	ldr	r0, [pc, #488]	; (801934c <etharp_query+0x264>)
 8019162:	f002 fadf 	bl	801b724 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8019166:	8a7b      	ldrh	r3, [r7, #18]
 8019168:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801916a:	7c7a      	ldrb	r2, [r7, #17]
 801916c:	4978      	ldr	r1, [pc, #480]	; (8019350 <etharp_query+0x268>)
 801916e:	4613      	mov	r3, r2
 8019170:	005b      	lsls	r3, r3, #1
 8019172:	4413      	add	r3, r2
 8019174:	00db      	lsls	r3, r3, #3
 8019176:	440b      	add	r3, r1
 8019178:	3314      	adds	r3, #20
 801917a:	781b      	ldrb	r3, [r3, #0]
 801917c:	2b00      	cmp	r3, #0
 801917e:	d115      	bne.n	80191ac <etharp_query+0xc4>
    is_new_entry = 1;
 8019180:	2301      	movs	r3, #1
 8019182:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8019184:	7c7a      	ldrb	r2, [r7, #17]
 8019186:	4972      	ldr	r1, [pc, #456]	; (8019350 <etharp_query+0x268>)
 8019188:	4613      	mov	r3, r2
 801918a:	005b      	lsls	r3, r3, #1
 801918c:	4413      	add	r3, r2
 801918e:	00db      	lsls	r3, r3, #3
 8019190:	440b      	add	r3, r1
 8019192:	3314      	adds	r3, #20
 8019194:	2201      	movs	r2, #1
 8019196:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8019198:	7c7a      	ldrb	r2, [r7, #17]
 801919a:	496d      	ldr	r1, [pc, #436]	; (8019350 <etharp_query+0x268>)
 801919c:	4613      	mov	r3, r2
 801919e:	005b      	lsls	r3, r3, #1
 80191a0:	4413      	add	r3, r2
 80191a2:	00db      	lsls	r3, r3, #3
 80191a4:	440b      	add	r3, r1
 80191a6:	3308      	adds	r3, #8
 80191a8:	68fa      	ldr	r2, [r7, #12]
 80191aa:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80191ac:	7c7a      	ldrb	r2, [r7, #17]
 80191ae:	4968      	ldr	r1, [pc, #416]	; (8019350 <etharp_query+0x268>)
 80191b0:	4613      	mov	r3, r2
 80191b2:	005b      	lsls	r3, r3, #1
 80191b4:	4413      	add	r3, r2
 80191b6:	00db      	lsls	r3, r3, #3
 80191b8:	440b      	add	r3, r1
 80191ba:	3314      	adds	r3, #20
 80191bc:	781b      	ldrb	r3, [r3, #0]
 80191be:	2b01      	cmp	r3, #1
 80191c0:	d011      	beq.n	80191e6 <etharp_query+0xfe>
 80191c2:	7c7a      	ldrb	r2, [r7, #17]
 80191c4:	4962      	ldr	r1, [pc, #392]	; (8019350 <etharp_query+0x268>)
 80191c6:	4613      	mov	r3, r2
 80191c8:	005b      	lsls	r3, r3, #1
 80191ca:	4413      	add	r3, r2
 80191cc:	00db      	lsls	r3, r3, #3
 80191ce:	440b      	add	r3, r1
 80191d0:	3314      	adds	r3, #20
 80191d2:	781b      	ldrb	r3, [r3, #0]
 80191d4:	2b01      	cmp	r3, #1
 80191d6:	d806      	bhi.n	80191e6 <etharp_query+0xfe>
 80191d8:	4b5a      	ldr	r3, [pc, #360]	; (8019344 <etharp_query+0x25c>)
 80191da:	f240 32cd 	movw	r2, #973	; 0x3cd
 80191de:	495d      	ldr	r1, [pc, #372]	; (8019354 <etharp_query+0x26c>)
 80191e0:	485a      	ldr	r0, [pc, #360]	; (801934c <etharp_query+0x264>)
 80191e2:	f002 fa9f 	bl	801b724 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80191e6:	6a3b      	ldr	r3, [r7, #32]
 80191e8:	2b00      	cmp	r3, #0
 80191ea:	d102      	bne.n	80191f2 <etharp_query+0x10a>
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d10c      	bne.n	801920c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80191f2:	68b9      	ldr	r1, [r7, #8]
 80191f4:	68f8      	ldr	r0, [r7, #12]
 80191f6:	f000 f963 	bl	80194c0 <etharp_request>
 80191fa:	4603      	mov	r3, r0
 80191fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	2b00      	cmp	r3, #0
 8019204:	d102      	bne.n	801920c <etharp_query+0x124>
      return result;
 8019206:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801920a:	e096      	b.n	801933a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	2b00      	cmp	r3, #0
 8019210:	d106      	bne.n	8019220 <etharp_query+0x138>
 8019212:	4b4c      	ldr	r3, [pc, #304]	; (8019344 <etharp_query+0x25c>)
 8019214:	f240 32e1 	movw	r2, #993	; 0x3e1
 8019218:	494f      	ldr	r1, [pc, #316]	; (8019358 <etharp_query+0x270>)
 801921a:	484c      	ldr	r0, [pc, #304]	; (801934c <etharp_query+0x264>)
 801921c:	f002 fa82 	bl	801b724 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8019220:	7c7a      	ldrb	r2, [r7, #17]
 8019222:	494b      	ldr	r1, [pc, #300]	; (8019350 <etharp_query+0x268>)
 8019224:	4613      	mov	r3, r2
 8019226:	005b      	lsls	r3, r3, #1
 8019228:	4413      	add	r3, r2
 801922a:	00db      	lsls	r3, r3, #3
 801922c:	440b      	add	r3, r1
 801922e:	3314      	adds	r3, #20
 8019230:	781b      	ldrb	r3, [r3, #0]
 8019232:	2b01      	cmp	r3, #1
 8019234:	d917      	bls.n	8019266 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8019236:	4a49      	ldr	r2, [pc, #292]	; (801935c <etharp_query+0x274>)
 8019238:	7c7b      	ldrb	r3, [r7, #17]
 801923a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801923c:	7c7a      	ldrb	r2, [r7, #17]
 801923e:	4613      	mov	r3, r2
 8019240:	005b      	lsls	r3, r3, #1
 8019242:	4413      	add	r3, r2
 8019244:	00db      	lsls	r3, r3, #3
 8019246:	3308      	adds	r3, #8
 8019248:	4a41      	ldr	r2, [pc, #260]	; (8019350 <etharp_query+0x268>)
 801924a:	4413      	add	r3, r2
 801924c:	3304      	adds	r3, #4
 801924e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8019252:	9200      	str	r2, [sp, #0]
 8019254:	697a      	ldr	r2, [r7, #20]
 8019256:	6879      	ldr	r1, [r7, #4]
 8019258:	68f8      	ldr	r0, [r7, #12]
 801925a:	f001 fc8d 	bl	801ab78 <ethernet_output>
 801925e:	4603      	mov	r3, r0
 8019260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019264:	e067      	b.n	8019336 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019266:	7c7a      	ldrb	r2, [r7, #17]
 8019268:	4939      	ldr	r1, [pc, #228]	; (8019350 <etharp_query+0x268>)
 801926a:	4613      	mov	r3, r2
 801926c:	005b      	lsls	r3, r3, #1
 801926e:	4413      	add	r3, r2
 8019270:	00db      	lsls	r3, r3, #3
 8019272:	440b      	add	r3, r1
 8019274:	3314      	adds	r3, #20
 8019276:	781b      	ldrb	r3, [r3, #0]
 8019278:	2b01      	cmp	r3, #1
 801927a:	d15c      	bne.n	8019336 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801927c:	2300      	movs	r3, #0
 801927e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8019280:	687b      	ldr	r3, [r7, #4]
 8019282:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019284:	e01c      	b.n	80192c0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8019286:	69fb      	ldr	r3, [r7, #28]
 8019288:	895a      	ldrh	r2, [r3, #10]
 801928a:	69fb      	ldr	r3, [r7, #28]
 801928c:	891b      	ldrh	r3, [r3, #8]
 801928e:	429a      	cmp	r2, r3
 8019290:	d10a      	bne.n	80192a8 <etharp_query+0x1c0>
 8019292:	69fb      	ldr	r3, [r7, #28]
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	2b00      	cmp	r3, #0
 8019298:	d006      	beq.n	80192a8 <etharp_query+0x1c0>
 801929a:	4b2a      	ldr	r3, [pc, #168]	; (8019344 <etharp_query+0x25c>)
 801929c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80192a0:	492f      	ldr	r1, [pc, #188]	; (8019360 <etharp_query+0x278>)
 80192a2:	482a      	ldr	r0, [pc, #168]	; (801934c <etharp_query+0x264>)
 80192a4:	f002 fa3e 	bl	801b724 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80192a8:	69fb      	ldr	r3, [r7, #28]
 80192aa:	7b1b      	ldrb	r3, [r3, #12]
 80192ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80192b0:	2b00      	cmp	r3, #0
 80192b2:	d002      	beq.n	80192ba <etharp_query+0x1d2>
        copy_needed = 1;
 80192b4:	2301      	movs	r3, #1
 80192b6:	61bb      	str	r3, [r7, #24]
        break;
 80192b8:	e005      	b.n	80192c6 <etharp_query+0x1de>
      }
      p = p->next;
 80192ba:	69fb      	ldr	r3, [r7, #28]
 80192bc:	681b      	ldr	r3, [r3, #0]
 80192be:	61fb      	str	r3, [r7, #28]
    while (p) {
 80192c0:	69fb      	ldr	r3, [r7, #28]
 80192c2:	2b00      	cmp	r3, #0
 80192c4:	d1df      	bne.n	8019286 <etharp_query+0x19e>
    }
    if (copy_needed) {
 80192c6:	69bb      	ldr	r3, [r7, #24]
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	d007      	beq.n	80192dc <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80192cc:	687a      	ldr	r2, [r7, #4]
 80192ce:	f44f 7120 	mov.w	r1, #640	; 0x280
 80192d2:	200e      	movs	r0, #14
 80192d4:	f7f7 fc14 	bl	8010b00 <pbuf_clone>
 80192d8:	61f8      	str	r0, [r7, #28]
 80192da:	e004      	b.n	80192e6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80192e0:	69f8      	ldr	r0, [r7, #28]
 80192e2:	f7f7 fa41 	bl	8010768 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80192e6:	69fb      	ldr	r3, [r7, #28]
 80192e8:	2b00      	cmp	r3, #0
 80192ea:	d021      	beq.n	8019330 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80192ec:	7c7a      	ldrb	r2, [r7, #17]
 80192ee:	4918      	ldr	r1, [pc, #96]	; (8019350 <etharp_query+0x268>)
 80192f0:	4613      	mov	r3, r2
 80192f2:	005b      	lsls	r3, r3, #1
 80192f4:	4413      	add	r3, r2
 80192f6:	00db      	lsls	r3, r3, #3
 80192f8:	440b      	add	r3, r1
 80192fa:	681b      	ldr	r3, [r3, #0]
 80192fc:	2b00      	cmp	r3, #0
 80192fe:	d00a      	beq.n	8019316 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8019300:	7c7a      	ldrb	r2, [r7, #17]
 8019302:	4913      	ldr	r1, [pc, #76]	; (8019350 <etharp_query+0x268>)
 8019304:	4613      	mov	r3, r2
 8019306:	005b      	lsls	r3, r3, #1
 8019308:	4413      	add	r3, r2
 801930a:	00db      	lsls	r3, r3, #3
 801930c:	440b      	add	r3, r1
 801930e:	681b      	ldr	r3, [r3, #0]
 8019310:	4618      	mov	r0, r3
 8019312:	f7f7 f989 	bl	8010628 <pbuf_free>
      }
      arp_table[i].q = p;
 8019316:	7c7a      	ldrb	r2, [r7, #17]
 8019318:	490d      	ldr	r1, [pc, #52]	; (8019350 <etharp_query+0x268>)
 801931a:	4613      	mov	r3, r2
 801931c:	005b      	lsls	r3, r3, #1
 801931e:	4413      	add	r3, r2
 8019320:	00db      	lsls	r3, r3, #3
 8019322:	440b      	add	r3, r1
 8019324:	69fa      	ldr	r2, [r7, #28]
 8019326:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8019328:	2300      	movs	r3, #0
 801932a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801932e:	e002      	b.n	8019336 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8019330:	23ff      	movs	r3, #255	; 0xff
 8019332:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8019336:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801933a:	4618      	mov	r0, r3
 801933c:	3728      	adds	r7, #40	; 0x28
 801933e:	46bd      	mov	sp, r7
 8019340:	bd80      	pop	{r7, pc}
 8019342:	bf00      	nop
 8019344:	0802352c 	.word	0x0802352c
 8019348:	080236d8 	.word	0x080236d8
 801934c:	080235a4 	.word	0x080235a4
 8019350:	2000055c 	.word	0x2000055c
 8019354:	080236e8 	.word	0x080236e8
 8019358:	080236cc 	.word	0x080236cc
 801935c:	2000064c 	.word	0x2000064c
 8019360:	08023710 	.word	0x08023710

08019364 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8019364:	b580      	push	{r7, lr}
 8019366:	b08a      	sub	sp, #40	; 0x28
 8019368:	af02      	add	r7, sp, #8
 801936a:	60f8      	str	r0, [r7, #12]
 801936c:	60b9      	str	r1, [r7, #8]
 801936e:	607a      	str	r2, [r7, #4]
 8019370:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8019372:	2300      	movs	r3, #0
 8019374:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019376:	68fb      	ldr	r3, [r7, #12]
 8019378:	2b00      	cmp	r3, #0
 801937a:	d106      	bne.n	801938a <etharp_raw+0x26>
 801937c:	4b3a      	ldr	r3, [pc, #232]	; (8019468 <etharp_raw+0x104>)
 801937e:	f240 4257 	movw	r2, #1111	; 0x457
 8019382:	493a      	ldr	r1, [pc, #232]	; (801946c <etharp_raw+0x108>)
 8019384:	483a      	ldr	r0, [pc, #232]	; (8019470 <etharp_raw+0x10c>)
 8019386:	f002 f9cd 	bl	801b724 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801938a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801938e:	211c      	movs	r1, #28
 8019390:	200e      	movs	r0, #14
 8019392:	f7f6 fe65 	bl	8010060 <pbuf_alloc>
 8019396:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8019398:	69bb      	ldr	r3, [r7, #24]
 801939a:	2b00      	cmp	r3, #0
 801939c:	d102      	bne.n	80193a4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801939e:	f04f 33ff 	mov.w	r3, #4294967295
 80193a2:	e05d      	b.n	8019460 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80193a4:	69bb      	ldr	r3, [r7, #24]
 80193a6:	895b      	ldrh	r3, [r3, #10]
 80193a8:	2b1b      	cmp	r3, #27
 80193aa:	d806      	bhi.n	80193ba <etharp_raw+0x56>
 80193ac:	4b2e      	ldr	r3, [pc, #184]	; (8019468 <etharp_raw+0x104>)
 80193ae:	f240 4262 	movw	r2, #1122	; 0x462
 80193b2:	4930      	ldr	r1, [pc, #192]	; (8019474 <etharp_raw+0x110>)
 80193b4:	482e      	ldr	r0, [pc, #184]	; (8019470 <etharp_raw+0x10c>)
 80193b6:	f002 f9b5 	bl	801b724 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80193ba:	69bb      	ldr	r3, [r7, #24]
 80193bc:	685b      	ldr	r3, [r3, #4]
 80193be:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80193c0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80193c2:	4618      	mov	r0, r3
 80193c4:	f7f5 fe94 	bl	800f0f0 <lwip_htons>
 80193c8:	4603      	mov	r3, r0
 80193ca:	461a      	mov	r2, r3
 80193cc:	697b      	ldr	r3, [r7, #20]
 80193ce:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80193d0:	68fb      	ldr	r3, [r7, #12]
 80193d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80193d6:	2b06      	cmp	r3, #6
 80193d8:	d006      	beq.n	80193e8 <etharp_raw+0x84>
 80193da:	4b23      	ldr	r3, [pc, #140]	; (8019468 <etharp_raw+0x104>)
 80193dc:	f240 4269 	movw	r2, #1129	; 0x469
 80193e0:	4925      	ldr	r1, [pc, #148]	; (8019478 <etharp_raw+0x114>)
 80193e2:	4823      	ldr	r0, [pc, #140]	; (8019470 <etharp_raw+0x10c>)
 80193e4:	f002 f99e 	bl	801b724 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80193e8:	697b      	ldr	r3, [r7, #20]
 80193ea:	3308      	adds	r3, #8
 80193ec:	2206      	movs	r2, #6
 80193ee:	6839      	ldr	r1, [r7, #0]
 80193f0:	4618      	mov	r0, r3
 80193f2:	f001 fc53 	bl	801ac9c <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80193f6:	697b      	ldr	r3, [r7, #20]
 80193f8:	3312      	adds	r3, #18
 80193fa:	2206      	movs	r2, #6
 80193fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80193fe:	4618      	mov	r0, r3
 8019400:	f001 fc4c 	bl	801ac9c <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8019404:	697b      	ldr	r3, [r7, #20]
 8019406:	330e      	adds	r3, #14
 8019408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801940a:	6812      	ldr	r2, [r2, #0]
 801940c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801940e:	697b      	ldr	r3, [r7, #20]
 8019410:	3318      	adds	r3, #24
 8019412:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019414:	6812      	ldr	r2, [r2, #0]
 8019416:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8019418:	697b      	ldr	r3, [r7, #20]
 801941a:	2200      	movs	r2, #0
 801941c:	701a      	strb	r2, [r3, #0]
 801941e:	2200      	movs	r2, #0
 8019420:	f042 0201 	orr.w	r2, r2, #1
 8019424:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8019426:	697b      	ldr	r3, [r7, #20]
 8019428:	2200      	movs	r2, #0
 801942a:	f042 0208 	orr.w	r2, r2, #8
 801942e:	709a      	strb	r2, [r3, #2]
 8019430:	2200      	movs	r2, #0
 8019432:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8019434:	697b      	ldr	r3, [r7, #20]
 8019436:	2206      	movs	r2, #6
 8019438:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801943a:	697b      	ldr	r3, [r7, #20]
 801943c:	2204      	movs	r2, #4
 801943e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8019440:	f640 0306 	movw	r3, #2054	; 0x806
 8019444:	9300      	str	r3, [sp, #0]
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	68ba      	ldr	r2, [r7, #8]
 801944a:	69b9      	ldr	r1, [r7, #24]
 801944c:	68f8      	ldr	r0, [r7, #12]
 801944e:	f001 fb93 	bl	801ab78 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8019452:	69b8      	ldr	r0, [r7, #24]
 8019454:	f7f7 f8e8 	bl	8010628 <pbuf_free>
  p = NULL;
 8019458:	2300      	movs	r3, #0
 801945a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801945c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019460:	4618      	mov	r0, r3
 8019462:	3720      	adds	r7, #32
 8019464:	46bd      	mov	sp, r7
 8019466:	bd80      	pop	{r7, pc}
 8019468:	0802352c 	.word	0x0802352c
 801946c:	0802367c 	.word	0x0802367c
 8019470:	080235a4 	.word	0x080235a4
 8019474:	0802372c 	.word	0x0802372c
 8019478:	08023760 	.word	0x08023760

0801947c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801947c:	b580      	push	{r7, lr}
 801947e:	b088      	sub	sp, #32
 8019480:	af04      	add	r7, sp, #16
 8019482:	60f8      	str	r0, [r7, #12]
 8019484:	60b9      	str	r1, [r7, #8]
 8019486:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019488:	68fb      	ldr	r3, [r7, #12]
 801948a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801948e:	68fb      	ldr	r3, [r7, #12]
 8019490:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019498:	2201      	movs	r2, #1
 801949a:	9203      	str	r2, [sp, #12]
 801949c:	68ba      	ldr	r2, [r7, #8]
 801949e:	9202      	str	r2, [sp, #8]
 80194a0:	4a06      	ldr	r2, [pc, #24]	; (80194bc <etharp_request_dst+0x40>)
 80194a2:	9201      	str	r2, [sp, #4]
 80194a4:	9300      	str	r3, [sp, #0]
 80194a6:	4603      	mov	r3, r0
 80194a8:	687a      	ldr	r2, [r7, #4]
 80194aa:	68f8      	ldr	r0, [r7, #12]
 80194ac:	f7ff ff5a 	bl	8019364 <etharp_raw>
 80194b0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80194b2:	4618      	mov	r0, r3
 80194b4:	3710      	adds	r7, #16
 80194b6:	46bd      	mov	sp, r7
 80194b8:	bd80      	pop	{r7, pc}
 80194ba:	bf00      	nop
 80194bc:	08024258 	.word	0x08024258

080194c0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80194c0:	b580      	push	{r7, lr}
 80194c2:	b082      	sub	sp, #8
 80194c4:	af00      	add	r7, sp, #0
 80194c6:	6078      	str	r0, [r7, #4]
 80194c8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80194ca:	4a05      	ldr	r2, [pc, #20]	; (80194e0 <etharp_request+0x20>)
 80194cc:	6839      	ldr	r1, [r7, #0]
 80194ce:	6878      	ldr	r0, [r7, #4]
 80194d0:	f7ff ffd4 	bl	801947c <etharp_request_dst>
 80194d4:	4603      	mov	r3, r0
}
 80194d6:	4618      	mov	r0, r3
 80194d8:	3708      	adds	r7, #8
 80194da:	46bd      	mov	sp, r7
 80194dc:	bd80      	pop	{r7, pc}
 80194de:	bf00      	nop
 80194e0:	08024250 	.word	0x08024250

080194e4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80194e4:	b580      	push	{r7, lr}
 80194e6:	b08e      	sub	sp, #56	; 0x38
 80194e8:	af04      	add	r7, sp, #16
 80194ea:	6078      	str	r0, [r7, #4]
 80194ec:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80194ee:	4b79      	ldr	r3, [pc, #484]	; (80196d4 <icmp_input+0x1f0>)
 80194f0:	689b      	ldr	r3, [r3, #8]
 80194f2:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80194f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194f6:	781b      	ldrb	r3, [r3, #0]
 80194f8:	f003 030f 	and.w	r3, r3, #15
 80194fc:	b2db      	uxtb	r3, r3
 80194fe:	009b      	lsls	r3, r3, #2
 8019500:	b2db      	uxtb	r3, r3
 8019502:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8019504:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019506:	2b13      	cmp	r3, #19
 8019508:	f240 80cd 	bls.w	80196a6 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801950c:	687b      	ldr	r3, [r7, #4]
 801950e:	895b      	ldrh	r3, [r3, #10]
 8019510:	2b03      	cmp	r3, #3
 8019512:	f240 80ca 	bls.w	80196aa <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	685b      	ldr	r3, [r3, #4]
 801951a:	781b      	ldrb	r3, [r3, #0]
 801951c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8019520:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8019524:	2b00      	cmp	r3, #0
 8019526:	f000 80b7 	beq.w	8019698 <icmp_input+0x1b4>
 801952a:	2b08      	cmp	r3, #8
 801952c:	f040 80b7 	bne.w	801969e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8019530:	4b69      	ldr	r3, [pc, #420]	; (80196d8 <icmp_input+0x1f4>)
 8019532:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019534:	4b67      	ldr	r3, [pc, #412]	; (80196d4 <icmp_input+0x1f0>)
 8019536:	695b      	ldr	r3, [r3, #20]
 8019538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801953c:	2be0      	cmp	r3, #224	; 0xe0
 801953e:	f000 80bb 	beq.w	80196b8 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8019542:	4b64      	ldr	r3, [pc, #400]	; (80196d4 <icmp_input+0x1f0>)
 8019544:	695b      	ldr	r3, [r3, #20]
 8019546:	4a63      	ldr	r2, [pc, #396]	; (80196d4 <icmp_input+0x1f0>)
 8019548:	6812      	ldr	r2, [r2, #0]
 801954a:	4611      	mov	r1, r2
 801954c:	4618      	mov	r0, r3
 801954e:	f000 fc0b 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 8019552:	4603      	mov	r3, r0
 8019554:	2b00      	cmp	r3, #0
 8019556:	f040 80b1 	bne.w	80196bc <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801955a:	687b      	ldr	r3, [r7, #4]
 801955c:	891b      	ldrh	r3, [r3, #8]
 801955e:	2b07      	cmp	r3, #7
 8019560:	f240 80a5 	bls.w	80196ae <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019564:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019566:	330e      	adds	r3, #14
 8019568:	4619      	mov	r1, r3
 801956a:	6878      	ldr	r0, [r7, #4]
 801956c:	f7f6 ffc6 	bl	80104fc <pbuf_add_header>
 8019570:	4603      	mov	r3, r0
 8019572:	2b00      	cmp	r3, #0
 8019574:	d04b      	beq.n	801960e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	891a      	ldrh	r2, [r3, #8]
 801957a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801957c:	4413      	add	r3, r2
 801957e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	891b      	ldrh	r3, [r3, #8]
 8019584:	8b7a      	ldrh	r2, [r7, #26]
 8019586:	429a      	cmp	r2, r3
 8019588:	f0c0 809a 	bcc.w	80196c0 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801958c:	8b7b      	ldrh	r3, [r7, #26]
 801958e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019592:	4619      	mov	r1, r3
 8019594:	200e      	movs	r0, #14
 8019596:	f7f6 fd63 	bl	8010060 <pbuf_alloc>
 801959a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801959c:	697b      	ldr	r3, [r7, #20]
 801959e:	2b00      	cmp	r3, #0
 80195a0:	f000 8090 	beq.w	80196c4 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80195a4:	697b      	ldr	r3, [r7, #20]
 80195a6:	895b      	ldrh	r3, [r3, #10]
 80195a8:	461a      	mov	r2, r3
 80195aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80195ac:	3308      	adds	r3, #8
 80195ae:	429a      	cmp	r2, r3
 80195b0:	d203      	bcs.n	80195ba <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80195b2:	6978      	ldr	r0, [r7, #20]
 80195b4:	f7f7 f838 	bl	8010628 <pbuf_free>
          goto icmperr;
 80195b8:	e085      	b.n	80196c6 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80195ba:	697b      	ldr	r3, [r7, #20]
 80195bc:	685b      	ldr	r3, [r3, #4]
 80195be:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80195c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80195c2:	4618      	mov	r0, r3
 80195c4:	f001 fb6a 	bl	801ac9c <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80195c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80195ca:	4619      	mov	r1, r3
 80195cc:	6978      	ldr	r0, [r7, #20]
 80195ce:	f7f6 ffa5 	bl	801051c <pbuf_remove_header>
 80195d2:	4603      	mov	r3, r0
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	d009      	beq.n	80195ec <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80195d8:	4b40      	ldr	r3, [pc, #256]	; (80196dc <icmp_input+0x1f8>)
 80195da:	22b6      	movs	r2, #182	; 0xb6
 80195dc:	4940      	ldr	r1, [pc, #256]	; (80196e0 <icmp_input+0x1fc>)
 80195de:	4841      	ldr	r0, [pc, #260]	; (80196e4 <icmp_input+0x200>)
 80195e0:	f002 f8a0 	bl	801b724 <iprintf>
          pbuf_free(r);
 80195e4:	6978      	ldr	r0, [r7, #20]
 80195e6:	f7f7 f81f 	bl	8010628 <pbuf_free>
          goto icmperr;
 80195ea:	e06c      	b.n	80196c6 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80195ec:	6879      	ldr	r1, [r7, #4]
 80195ee:	6978      	ldr	r0, [r7, #20]
 80195f0:	f7f7 f942 	bl	8010878 <pbuf_copy>
 80195f4:	4603      	mov	r3, r0
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d003      	beq.n	8019602 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80195fa:	6978      	ldr	r0, [r7, #20]
 80195fc:	f7f7 f814 	bl	8010628 <pbuf_free>
          goto icmperr;
 8019600:	e061      	b.n	80196c6 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8019602:	6878      	ldr	r0, [r7, #4]
 8019604:	f7f7 f810 	bl	8010628 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8019608:	697b      	ldr	r3, [r7, #20]
 801960a:	607b      	str	r3, [r7, #4]
 801960c:	e00f      	b.n	801962e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801960e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019610:	330e      	adds	r3, #14
 8019612:	4619      	mov	r1, r3
 8019614:	6878      	ldr	r0, [r7, #4]
 8019616:	f7f6 ff81 	bl	801051c <pbuf_remove_header>
 801961a:	4603      	mov	r3, r0
 801961c:	2b00      	cmp	r3, #0
 801961e:	d006      	beq.n	801962e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8019620:	4b2e      	ldr	r3, [pc, #184]	; (80196dc <icmp_input+0x1f8>)
 8019622:	22c7      	movs	r2, #199	; 0xc7
 8019624:	4930      	ldr	r1, [pc, #192]	; (80196e8 <icmp_input+0x204>)
 8019626:	482f      	ldr	r0, [pc, #188]	; (80196e4 <icmp_input+0x200>)
 8019628:	f002 f87c 	bl	801b724 <iprintf>
          goto icmperr;
 801962c:	e04b      	b.n	80196c6 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801962e:	687b      	ldr	r3, [r7, #4]
 8019630:	685b      	ldr	r3, [r3, #4]
 8019632:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8019634:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019636:	4619      	mov	r1, r3
 8019638:	6878      	ldr	r0, [r7, #4]
 801963a:	f7f6 ff5f 	bl	80104fc <pbuf_add_header>
 801963e:	4603      	mov	r3, r0
 8019640:	2b00      	cmp	r3, #0
 8019642:	d12b      	bne.n	801969c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	685b      	ldr	r3, [r3, #4]
 8019648:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801964a:	69fb      	ldr	r3, [r7, #28]
 801964c:	681a      	ldr	r2, [r3, #0]
 801964e:	68fb      	ldr	r3, [r7, #12]
 8019650:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8019652:	4b20      	ldr	r3, [pc, #128]	; (80196d4 <icmp_input+0x1f0>)
 8019654:	691a      	ldr	r2, [r3, #16]
 8019656:	68fb      	ldr	r3, [r7, #12]
 8019658:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801965a:	693b      	ldr	r3, [r7, #16]
 801965c:	2200      	movs	r2, #0
 801965e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8019660:	693b      	ldr	r3, [r7, #16]
 8019662:	2200      	movs	r2, #0
 8019664:	709a      	strb	r2, [r3, #2]
 8019666:	2200      	movs	r2, #0
 8019668:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801966a:	68fb      	ldr	r3, [r7, #12]
 801966c:	22ff      	movs	r2, #255	; 0xff
 801966e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8019670:	68fb      	ldr	r3, [r7, #12]
 8019672:	2200      	movs	r2, #0
 8019674:	729a      	strb	r2, [r3, #10]
 8019676:	2200      	movs	r2, #0
 8019678:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801967a:	683b      	ldr	r3, [r7, #0]
 801967c:	9302      	str	r3, [sp, #8]
 801967e:	2301      	movs	r3, #1
 8019680:	9301      	str	r3, [sp, #4]
 8019682:	2300      	movs	r3, #0
 8019684:	9300      	str	r3, [sp, #0]
 8019686:	23ff      	movs	r3, #255	; 0xff
 8019688:	2200      	movs	r2, #0
 801968a:	69f9      	ldr	r1, [r7, #28]
 801968c:	6878      	ldr	r0, [r7, #4]
 801968e:	f000 fa93 	bl	8019bb8 <ip4_output_if>
 8019692:	4603      	mov	r3, r0
 8019694:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8019696:	e001      	b.n	801969c <icmp_input+0x1b8>
      break;
 8019698:	bf00      	nop
 801969a:	e000      	b.n	801969e <icmp_input+0x1ba>
      break;
 801969c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801969e:	6878      	ldr	r0, [r7, #4]
 80196a0:	f7f6 ffc2 	bl	8010628 <pbuf_free>
  return;
 80196a4:	e013      	b.n	80196ce <icmp_input+0x1ea>
    goto lenerr;
 80196a6:	bf00      	nop
 80196a8:	e002      	b.n	80196b0 <icmp_input+0x1cc>
    goto lenerr;
 80196aa:	bf00      	nop
 80196ac:	e000      	b.n	80196b0 <icmp_input+0x1cc>
        goto lenerr;
 80196ae:	bf00      	nop
lenerr:
  pbuf_free(p);
 80196b0:	6878      	ldr	r0, [r7, #4]
 80196b2:	f7f6 ffb9 	bl	8010628 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80196b6:	e00a      	b.n	80196ce <icmp_input+0x1ea>
        goto icmperr;
 80196b8:	bf00      	nop
 80196ba:	e004      	b.n	80196c6 <icmp_input+0x1e2>
        goto icmperr;
 80196bc:	bf00      	nop
 80196be:	e002      	b.n	80196c6 <icmp_input+0x1e2>
          goto icmperr;
 80196c0:	bf00      	nop
 80196c2:	e000      	b.n	80196c6 <icmp_input+0x1e2>
          goto icmperr;
 80196c4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80196c6:	6878      	ldr	r0, [r7, #4]
 80196c8:	f7f6 ffae 	bl	8010628 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80196cc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80196ce:	3728      	adds	r7, #40	; 0x28
 80196d0:	46bd      	mov	sp, r7
 80196d2:	bd80      	pop	{r7, pc}
 80196d4:	20004720 	.word	0x20004720
 80196d8:	20004734 	.word	0x20004734
 80196dc:	080237a4 	.word	0x080237a4
 80196e0:	080237dc 	.word	0x080237dc
 80196e4:	08023814 	.word	0x08023814
 80196e8:	0802383c 	.word	0x0802383c

080196ec <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80196ec:	b580      	push	{r7, lr}
 80196ee:	b082      	sub	sp, #8
 80196f0:	af00      	add	r7, sp, #0
 80196f2:	6078      	str	r0, [r7, #4]
 80196f4:	460b      	mov	r3, r1
 80196f6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80196f8:	78fb      	ldrb	r3, [r7, #3]
 80196fa:	461a      	mov	r2, r3
 80196fc:	2103      	movs	r1, #3
 80196fe:	6878      	ldr	r0, [r7, #4]
 8019700:	f000 f814 	bl	801972c <icmp_send_response>
}
 8019704:	bf00      	nop
 8019706:	3708      	adds	r7, #8
 8019708:	46bd      	mov	sp, r7
 801970a:	bd80      	pop	{r7, pc}

0801970c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801970c:	b580      	push	{r7, lr}
 801970e:	b082      	sub	sp, #8
 8019710:	af00      	add	r7, sp, #0
 8019712:	6078      	str	r0, [r7, #4]
 8019714:	460b      	mov	r3, r1
 8019716:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8019718:	78fb      	ldrb	r3, [r7, #3]
 801971a:	461a      	mov	r2, r3
 801971c:	210b      	movs	r1, #11
 801971e:	6878      	ldr	r0, [r7, #4]
 8019720:	f000 f804 	bl	801972c <icmp_send_response>
}
 8019724:	bf00      	nop
 8019726:	3708      	adds	r7, #8
 8019728:	46bd      	mov	sp, r7
 801972a:	bd80      	pop	{r7, pc}

0801972c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801972c:	b580      	push	{r7, lr}
 801972e:	b08c      	sub	sp, #48	; 0x30
 8019730:	af04      	add	r7, sp, #16
 8019732:	6078      	str	r0, [r7, #4]
 8019734:	460b      	mov	r3, r1
 8019736:	70fb      	strb	r3, [r7, #3]
 8019738:	4613      	mov	r3, r2
 801973a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801973c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019740:	2124      	movs	r1, #36	; 0x24
 8019742:	2022      	movs	r0, #34	; 0x22
 8019744:	f7f6 fc8c 	bl	8010060 <pbuf_alloc>
 8019748:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801974a:	69fb      	ldr	r3, [r7, #28]
 801974c:	2b00      	cmp	r3, #0
 801974e:	d04c      	beq.n	80197ea <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8019750:	69fb      	ldr	r3, [r7, #28]
 8019752:	895b      	ldrh	r3, [r3, #10]
 8019754:	2b23      	cmp	r3, #35	; 0x23
 8019756:	d806      	bhi.n	8019766 <icmp_send_response+0x3a>
 8019758:	4b26      	ldr	r3, [pc, #152]	; (80197f4 <icmp_send_response+0xc8>)
 801975a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801975e:	4926      	ldr	r1, [pc, #152]	; (80197f8 <icmp_send_response+0xcc>)
 8019760:	4826      	ldr	r0, [pc, #152]	; (80197fc <icmp_send_response+0xd0>)
 8019762:	f001 ffdf 	bl	801b724 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8019766:	687b      	ldr	r3, [r7, #4]
 8019768:	685b      	ldr	r3, [r3, #4]
 801976a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801976c:	69fb      	ldr	r3, [r7, #28]
 801976e:	685b      	ldr	r3, [r3, #4]
 8019770:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8019772:	697b      	ldr	r3, [r7, #20]
 8019774:	78fa      	ldrb	r2, [r7, #3]
 8019776:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019778:	697b      	ldr	r3, [r7, #20]
 801977a:	78ba      	ldrb	r2, [r7, #2]
 801977c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801977e:	697b      	ldr	r3, [r7, #20]
 8019780:	2200      	movs	r2, #0
 8019782:	711a      	strb	r2, [r3, #4]
 8019784:	2200      	movs	r2, #0
 8019786:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019788:	697b      	ldr	r3, [r7, #20]
 801978a:	2200      	movs	r2, #0
 801978c:	719a      	strb	r2, [r3, #6]
 801978e:	2200      	movs	r2, #0
 8019790:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8019792:	69fb      	ldr	r3, [r7, #28]
 8019794:	685b      	ldr	r3, [r3, #4]
 8019796:	f103 0008 	add.w	r0, r3, #8
 801979a:	687b      	ldr	r3, [r7, #4]
 801979c:	685b      	ldr	r3, [r3, #4]
 801979e:	221c      	movs	r2, #28
 80197a0:	4619      	mov	r1, r3
 80197a2:	f001 fa7b 	bl	801ac9c <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80197a6:	69bb      	ldr	r3, [r7, #24]
 80197a8:	68db      	ldr	r3, [r3, #12]
 80197aa:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80197ac:	f107 030c 	add.w	r3, r7, #12
 80197b0:	4618      	mov	r0, r3
 80197b2:	f000 f825 	bl	8019800 <ip4_route>
 80197b6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80197b8:	693b      	ldr	r3, [r7, #16]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d011      	beq.n	80197e2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80197be:	697b      	ldr	r3, [r7, #20]
 80197c0:	2200      	movs	r2, #0
 80197c2:	709a      	strb	r2, [r3, #2]
 80197c4:	2200      	movs	r2, #0
 80197c6:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80197c8:	f107 020c 	add.w	r2, r7, #12
 80197cc:	693b      	ldr	r3, [r7, #16]
 80197ce:	9302      	str	r3, [sp, #8]
 80197d0:	2301      	movs	r3, #1
 80197d2:	9301      	str	r3, [sp, #4]
 80197d4:	2300      	movs	r3, #0
 80197d6:	9300      	str	r3, [sp, #0]
 80197d8:	23ff      	movs	r3, #255	; 0xff
 80197da:	2100      	movs	r1, #0
 80197dc:	69f8      	ldr	r0, [r7, #28]
 80197de:	f000 f9eb 	bl	8019bb8 <ip4_output_if>
  }
  pbuf_free(q);
 80197e2:	69f8      	ldr	r0, [r7, #28]
 80197e4:	f7f6 ff20 	bl	8010628 <pbuf_free>
 80197e8:	e000      	b.n	80197ec <icmp_send_response+0xc0>
    return;
 80197ea:	bf00      	nop
}
 80197ec:	3720      	adds	r7, #32
 80197ee:	46bd      	mov	sp, r7
 80197f0:	bd80      	pop	{r7, pc}
 80197f2:	bf00      	nop
 80197f4:	080237a4 	.word	0x080237a4
 80197f8:	08023870 	.word	0x08023870
 80197fc:	08023814 	.word	0x08023814

08019800 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8019800:	b480      	push	{r7}
 8019802:	b085      	sub	sp, #20
 8019804:	af00      	add	r7, sp, #0
 8019806:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8019808:	4b33      	ldr	r3, [pc, #204]	; (80198d8 <ip4_route+0xd8>)
 801980a:	681b      	ldr	r3, [r3, #0]
 801980c:	60fb      	str	r3, [r7, #12]
 801980e:	e036      	b.n	801987e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019810:	68fb      	ldr	r3, [r7, #12]
 8019812:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8019816:	f003 0301 	and.w	r3, r3, #1
 801981a:	b2db      	uxtb	r3, r3
 801981c:	2b00      	cmp	r3, #0
 801981e:	d02b      	beq.n	8019878 <ip4_route+0x78>
 8019820:	68fb      	ldr	r3, [r7, #12]
 8019822:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8019826:	089b      	lsrs	r3, r3, #2
 8019828:	f003 0301 	and.w	r3, r3, #1
 801982c:	b2db      	uxtb	r3, r3
 801982e:	2b00      	cmp	r3, #0
 8019830:	d022      	beq.n	8019878 <ip4_route+0x78>
 8019832:	68fb      	ldr	r3, [r7, #12]
 8019834:	3304      	adds	r3, #4
 8019836:	681b      	ldr	r3, [r3, #0]
 8019838:	2b00      	cmp	r3, #0
 801983a:	d01d      	beq.n	8019878 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801983c:	687b      	ldr	r3, [r7, #4]
 801983e:	681a      	ldr	r2, [r3, #0]
 8019840:	68fb      	ldr	r3, [r7, #12]
 8019842:	3304      	adds	r3, #4
 8019844:	681b      	ldr	r3, [r3, #0]
 8019846:	405a      	eors	r2, r3
 8019848:	68fb      	ldr	r3, [r7, #12]
 801984a:	3308      	adds	r3, #8
 801984c:	681b      	ldr	r3, [r3, #0]
 801984e:	4013      	ands	r3, r2
 8019850:	2b00      	cmp	r3, #0
 8019852:	d101      	bne.n	8019858 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8019854:	68fb      	ldr	r3, [r7, #12]
 8019856:	e038      	b.n	80198ca <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8019858:	68fb      	ldr	r3, [r7, #12]
 801985a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801985e:	f003 0302 	and.w	r3, r3, #2
 8019862:	2b00      	cmp	r3, #0
 8019864:	d108      	bne.n	8019878 <ip4_route+0x78>
 8019866:	687b      	ldr	r3, [r7, #4]
 8019868:	681a      	ldr	r2, [r3, #0]
 801986a:	68fb      	ldr	r3, [r7, #12]
 801986c:	330c      	adds	r3, #12
 801986e:	681b      	ldr	r3, [r3, #0]
 8019870:	429a      	cmp	r2, r3
 8019872:	d101      	bne.n	8019878 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019874:	68fb      	ldr	r3, [r7, #12]
 8019876:	e028      	b.n	80198ca <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8019878:	68fb      	ldr	r3, [r7, #12]
 801987a:	681b      	ldr	r3, [r3, #0]
 801987c:	60fb      	str	r3, [r7, #12]
 801987e:	68fb      	ldr	r3, [r7, #12]
 8019880:	2b00      	cmp	r3, #0
 8019882:	d1c5      	bne.n	8019810 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019884:	4b15      	ldr	r3, [pc, #84]	; (80198dc <ip4_route+0xdc>)
 8019886:	681b      	ldr	r3, [r3, #0]
 8019888:	2b00      	cmp	r3, #0
 801988a:	d01a      	beq.n	80198c2 <ip4_route+0xc2>
 801988c:	4b13      	ldr	r3, [pc, #76]	; (80198dc <ip4_route+0xdc>)
 801988e:	681b      	ldr	r3, [r3, #0]
 8019890:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8019894:	f003 0301 	and.w	r3, r3, #1
 8019898:	2b00      	cmp	r3, #0
 801989a:	d012      	beq.n	80198c2 <ip4_route+0xc2>
 801989c:	4b0f      	ldr	r3, [pc, #60]	; (80198dc <ip4_route+0xdc>)
 801989e:	681b      	ldr	r3, [r3, #0]
 80198a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80198a4:	f003 0304 	and.w	r3, r3, #4
 80198a8:	2b00      	cmp	r3, #0
 80198aa:	d00a      	beq.n	80198c2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80198ac:	4b0b      	ldr	r3, [pc, #44]	; (80198dc <ip4_route+0xdc>)
 80198ae:	681b      	ldr	r3, [r3, #0]
 80198b0:	3304      	adds	r3, #4
 80198b2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80198b4:	2b00      	cmp	r3, #0
 80198b6:	d004      	beq.n	80198c2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80198b8:	687b      	ldr	r3, [r7, #4]
 80198ba:	681b      	ldr	r3, [r3, #0]
 80198bc:	b2db      	uxtb	r3, r3
 80198be:	2b7f      	cmp	r3, #127	; 0x7f
 80198c0:	d101      	bne.n	80198c6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80198c2:	2300      	movs	r3, #0
 80198c4:	e001      	b.n	80198ca <ip4_route+0xca>
  }

  return netif_default;
 80198c6:	4b05      	ldr	r3, [pc, #20]	; (80198dc <ip4_route+0xdc>)
 80198c8:	681b      	ldr	r3, [r3, #0]
}
 80198ca:	4618      	mov	r0, r3
 80198cc:	3714      	adds	r7, #20
 80198ce:	46bd      	mov	sp, r7
 80198d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198d4:	4770      	bx	lr
 80198d6:	bf00      	nop
 80198d8:	20007834 	.word	0x20007834
 80198dc:	20007838 	.word	0x20007838

080198e0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80198e0:	b580      	push	{r7, lr}
 80198e2:	b082      	sub	sp, #8
 80198e4:	af00      	add	r7, sp, #0
 80198e6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80198e8:	687b      	ldr	r3, [r7, #4]
 80198ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80198ee:	f003 0301 	and.w	r3, r3, #1
 80198f2:	b2db      	uxtb	r3, r3
 80198f4:	2b00      	cmp	r3, #0
 80198f6:	d016      	beq.n	8019926 <ip4_input_accept+0x46>
 80198f8:	687b      	ldr	r3, [r7, #4]
 80198fa:	3304      	adds	r3, #4
 80198fc:	681b      	ldr	r3, [r3, #0]
 80198fe:	2b00      	cmp	r3, #0
 8019900:	d011      	beq.n	8019926 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019902:	4b0b      	ldr	r3, [pc, #44]	; (8019930 <ip4_input_accept+0x50>)
 8019904:	695a      	ldr	r2, [r3, #20]
 8019906:	687b      	ldr	r3, [r7, #4]
 8019908:	3304      	adds	r3, #4
 801990a:	681b      	ldr	r3, [r3, #0]
 801990c:	429a      	cmp	r2, r3
 801990e:	d008      	beq.n	8019922 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8019910:	4b07      	ldr	r3, [pc, #28]	; (8019930 <ip4_input_accept+0x50>)
 8019912:	695b      	ldr	r3, [r3, #20]
 8019914:	6879      	ldr	r1, [r7, #4]
 8019916:	4618      	mov	r0, r3
 8019918:	f000 fa26 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 801991c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801991e:	2b00      	cmp	r3, #0
 8019920:	d001      	beq.n	8019926 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8019922:	2301      	movs	r3, #1
 8019924:	e000      	b.n	8019928 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8019926:	2300      	movs	r3, #0
}
 8019928:	4618      	mov	r0, r3
 801992a:	3708      	adds	r7, #8
 801992c:	46bd      	mov	sp, r7
 801992e:	bd80      	pop	{r7, pc}
 8019930:	20004720 	.word	0x20004720

08019934 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8019934:	b580      	push	{r7, lr}
 8019936:	b088      	sub	sp, #32
 8019938:	af00      	add	r7, sp, #0
 801993a:	6078      	str	r0, [r7, #4]
 801993c:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801993e:	2301      	movs	r3, #1
 8019940:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8019942:	687b      	ldr	r3, [r7, #4]
 8019944:	685b      	ldr	r3, [r3, #4]
 8019946:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8019948:	69fb      	ldr	r3, [r7, #28]
 801994a:	781b      	ldrb	r3, [r3, #0]
 801994c:	091b      	lsrs	r3, r3, #4
 801994e:	b2db      	uxtb	r3, r3
 8019950:	2b04      	cmp	r3, #4
 8019952:	d004      	beq.n	801995e <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8019954:	6878      	ldr	r0, [r7, #4]
 8019956:	f7f6 fe67 	bl	8010628 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801995a:	2300      	movs	r3, #0
 801995c:	e123      	b.n	8019ba6 <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801995e:	69fb      	ldr	r3, [r7, #28]
 8019960:	781b      	ldrb	r3, [r3, #0]
 8019962:	f003 030f 	and.w	r3, r3, #15
 8019966:	b2db      	uxtb	r3, r3
 8019968:	009b      	lsls	r3, r3, #2
 801996a:	b2db      	uxtb	r3, r3
 801996c:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801996e:	69fb      	ldr	r3, [r7, #28]
 8019970:	885b      	ldrh	r3, [r3, #2]
 8019972:	b29b      	uxth	r3, r3
 8019974:	4618      	mov	r0, r3
 8019976:	f7f5 fbbb 	bl	800f0f0 <lwip_htons>
 801997a:	4603      	mov	r3, r0
 801997c:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	891b      	ldrh	r3, [r3, #8]
 8019982:	8a3a      	ldrh	r2, [r7, #16]
 8019984:	429a      	cmp	r2, r3
 8019986:	d204      	bcs.n	8019992 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 8019988:	8a3b      	ldrh	r3, [r7, #16]
 801998a:	4619      	mov	r1, r3
 801998c:	6878      	ldr	r0, [r7, #4]
 801998e:	f7f6 fcc5 	bl	801031c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8019992:	687b      	ldr	r3, [r7, #4]
 8019994:	895b      	ldrh	r3, [r3, #10]
 8019996:	8a7a      	ldrh	r2, [r7, #18]
 8019998:	429a      	cmp	r2, r3
 801999a:	d807      	bhi.n	80199ac <ip4_input+0x78>
 801999c:	687b      	ldr	r3, [r7, #4]
 801999e:	891b      	ldrh	r3, [r3, #8]
 80199a0:	8a3a      	ldrh	r2, [r7, #16]
 80199a2:	429a      	cmp	r2, r3
 80199a4:	d802      	bhi.n	80199ac <ip4_input+0x78>
 80199a6:	8a7b      	ldrh	r3, [r7, #18]
 80199a8:	2b13      	cmp	r3, #19
 80199aa:	d804      	bhi.n	80199b6 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80199ac:	6878      	ldr	r0, [r7, #4]
 80199ae:	f7f6 fe3b 	bl	8010628 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80199b2:	2300      	movs	r3, #0
 80199b4:	e0f7      	b.n	8019ba6 <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80199b6:	69fb      	ldr	r3, [r7, #28]
 80199b8:	691b      	ldr	r3, [r3, #16]
 80199ba:	4a7d      	ldr	r2, [pc, #500]	; (8019bb0 <ip4_input+0x27c>)
 80199bc:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80199be:	69fb      	ldr	r3, [r7, #28]
 80199c0:	68db      	ldr	r3, [r3, #12]
 80199c2:	4a7b      	ldr	r2, [pc, #492]	; (8019bb0 <ip4_input+0x27c>)
 80199c4:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80199c6:	4b7a      	ldr	r3, [pc, #488]	; (8019bb0 <ip4_input+0x27c>)
 80199c8:	695b      	ldr	r3, [r3, #20]
 80199ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80199ce:	2be0      	cmp	r3, #224	; 0xe0
 80199d0:	d112      	bne.n	80199f8 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80199d2:	683b      	ldr	r3, [r7, #0]
 80199d4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80199d8:	f003 0301 	and.w	r3, r3, #1
 80199dc:	b2db      	uxtb	r3, r3
 80199de:	2b00      	cmp	r3, #0
 80199e0:	d007      	beq.n	80199f2 <ip4_input+0xbe>
 80199e2:	683b      	ldr	r3, [r7, #0]
 80199e4:	3304      	adds	r3, #4
 80199e6:	681b      	ldr	r3, [r3, #0]
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	d002      	beq.n	80199f2 <ip4_input+0xbe>
      netif = inp;
 80199ec:	683b      	ldr	r3, [r7, #0]
 80199ee:	61bb      	str	r3, [r7, #24]
 80199f0:	e02a      	b.n	8019a48 <ip4_input+0x114>
    } else {
      netif = NULL;
 80199f2:	2300      	movs	r3, #0
 80199f4:	61bb      	str	r3, [r7, #24]
 80199f6:	e027      	b.n	8019a48 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80199f8:	6838      	ldr	r0, [r7, #0]
 80199fa:	f7ff ff71 	bl	80198e0 <ip4_input_accept>
 80199fe:	4603      	mov	r3, r0
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d002      	beq.n	8019a0a <ip4_input+0xd6>
      netif = inp;
 8019a04:	683b      	ldr	r3, [r7, #0]
 8019a06:	61bb      	str	r3, [r7, #24]
 8019a08:	e01e      	b.n	8019a48 <ip4_input+0x114>
    } else {
      netif = NULL;
 8019a0a:	2300      	movs	r3, #0
 8019a0c:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8019a0e:	4b68      	ldr	r3, [pc, #416]	; (8019bb0 <ip4_input+0x27c>)
 8019a10:	695b      	ldr	r3, [r3, #20]
 8019a12:	b2db      	uxtb	r3, r3
 8019a14:	2b7f      	cmp	r3, #127	; 0x7f
 8019a16:	d017      	beq.n	8019a48 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8019a18:	4b66      	ldr	r3, [pc, #408]	; (8019bb4 <ip4_input+0x280>)
 8019a1a:	681b      	ldr	r3, [r3, #0]
 8019a1c:	61bb      	str	r3, [r7, #24]
 8019a1e:	e00e      	b.n	8019a3e <ip4_input+0x10a>
          if (netif == inp) {
 8019a20:	69ba      	ldr	r2, [r7, #24]
 8019a22:	683b      	ldr	r3, [r7, #0]
 8019a24:	429a      	cmp	r2, r3
 8019a26:	d006      	beq.n	8019a36 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8019a28:	69b8      	ldr	r0, [r7, #24]
 8019a2a:	f7ff ff59 	bl	80198e0 <ip4_input_accept>
 8019a2e:	4603      	mov	r3, r0
 8019a30:	2b00      	cmp	r3, #0
 8019a32:	d108      	bne.n	8019a46 <ip4_input+0x112>
 8019a34:	e000      	b.n	8019a38 <ip4_input+0x104>
            continue;
 8019a36:	bf00      	nop
        NETIF_FOREACH(netif) {
 8019a38:	69bb      	ldr	r3, [r7, #24]
 8019a3a:	681b      	ldr	r3, [r3, #0]
 8019a3c:	61bb      	str	r3, [r7, #24]
 8019a3e:	69bb      	ldr	r3, [r7, #24]
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d1ed      	bne.n	8019a20 <ip4_input+0xec>
 8019a44:	e000      	b.n	8019a48 <ip4_input+0x114>
            break;
 8019a46:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 8019a48:	69bb      	ldr	r3, [r7, #24]
 8019a4a:	2b00      	cmp	r3, #0
 8019a4c:	d111      	bne.n	8019a72 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8019a4e:	69fb      	ldr	r3, [r7, #28]
 8019a50:	7a5b      	ldrb	r3, [r3, #9]
 8019a52:	2b11      	cmp	r3, #17
 8019a54:	d10d      	bne.n	8019a72 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 8019a56:	8a7b      	ldrh	r3, [r7, #18]
 8019a58:	69fa      	ldr	r2, [r7, #28]
 8019a5a:	4413      	add	r3, r2
 8019a5c:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8019a5e:	68fb      	ldr	r3, [r7, #12]
 8019a60:	885b      	ldrh	r3, [r3, #2]
 8019a62:	b29b      	uxth	r3, r3
 8019a64:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8019a68:	d103      	bne.n	8019a72 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 8019a6a:	683b      	ldr	r3, [r7, #0]
 8019a6c:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8019a6e:	2300      	movs	r3, #0
 8019a70:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8019a72:	697b      	ldr	r3, [r7, #20]
 8019a74:	2b00      	cmp	r3, #0
 8019a76:	d017      	beq.n	8019aa8 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8019a78:	4b4d      	ldr	r3, [pc, #308]	; (8019bb0 <ip4_input+0x27c>)
 8019a7a:	691b      	ldr	r3, [r3, #16]
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d013      	beq.n	8019aa8 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019a80:	4b4b      	ldr	r3, [pc, #300]	; (8019bb0 <ip4_input+0x27c>)
 8019a82:	691b      	ldr	r3, [r3, #16]
 8019a84:	6839      	ldr	r1, [r7, #0]
 8019a86:	4618      	mov	r0, r3
 8019a88:	f000 f96e 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 8019a8c:	4603      	mov	r3, r0
 8019a8e:	2b00      	cmp	r3, #0
 8019a90:	d105      	bne.n	8019a9e <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8019a92:	4b47      	ldr	r3, [pc, #284]	; (8019bb0 <ip4_input+0x27c>)
 8019a94:	691b      	ldr	r3, [r3, #16]
 8019a96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019a9a:	2be0      	cmp	r3, #224	; 0xe0
 8019a9c:	d104      	bne.n	8019aa8 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8019a9e:	6878      	ldr	r0, [r7, #4]
 8019aa0:	f7f6 fdc2 	bl	8010628 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8019aa4:	2300      	movs	r3, #0
 8019aa6:	e07e      	b.n	8019ba6 <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8019aa8:	69bb      	ldr	r3, [r7, #24]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d104      	bne.n	8019ab8 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8019aae:	6878      	ldr	r0, [r7, #4]
 8019ab0:	f7f6 fdba 	bl	8010628 <pbuf_free>
    return ERR_OK;
 8019ab4:	2300      	movs	r3, #0
 8019ab6:	e076      	b.n	8019ba6 <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8019ab8:	69fb      	ldr	r3, [r7, #28]
 8019aba:	88db      	ldrh	r3, [r3, #6]
 8019abc:	b29b      	uxth	r3, r3
 8019abe:	461a      	mov	r2, r3
 8019ac0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8019ac4:	4013      	ands	r3, r2
 8019ac6:	2b00      	cmp	r3, #0
 8019ac8:	d00b      	beq.n	8019ae2 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8019aca:	6878      	ldr	r0, [r7, #4]
 8019acc:	f000 fc92 	bl	801a3f4 <ip4_reass>
 8019ad0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8019ad2:	687b      	ldr	r3, [r7, #4]
 8019ad4:	2b00      	cmp	r3, #0
 8019ad6:	d101      	bne.n	8019adc <ip4_input+0x1a8>
      return ERR_OK;
 8019ad8:	2300      	movs	r3, #0
 8019ada:	e064      	b.n	8019ba6 <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	685b      	ldr	r3, [r3, #4]
 8019ae0:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8019ae2:	4a33      	ldr	r2, [pc, #204]	; (8019bb0 <ip4_input+0x27c>)
 8019ae4:	69bb      	ldr	r3, [r7, #24]
 8019ae6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8019ae8:	4a31      	ldr	r2, [pc, #196]	; (8019bb0 <ip4_input+0x27c>)
 8019aea:	683b      	ldr	r3, [r7, #0]
 8019aec:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8019aee:	4a30      	ldr	r2, [pc, #192]	; (8019bb0 <ip4_input+0x27c>)
 8019af0:	69fb      	ldr	r3, [r7, #28]
 8019af2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8019af4:	69fb      	ldr	r3, [r7, #28]
 8019af6:	781b      	ldrb	r3, [r3, #0]
 8019af8:	f003 030f 	and.w	r3, r3, #15
 8019afc:	b2db      	uxtb	r3, r3
 8019afe:	009b      	lsls	r3, r3, #2
 8019b00:	b2db      	uxtb	r3, r3
 8019b02:	b29a      	uxth	r2, r3
 8019b04:	4b2a      	ldr	r3, [pc, #168]	; (8019bb0 <ip4_input+0x27c>)
 8019b06:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8019b08:	8a7b      	ldrh	r3, [r7, #18]
 8019b0a:	4619      	mov	r1, r3
 8019b0c:	6878      	ldr	r0, [r7, #4]
 8019b0e:	f7f6 fd05 	bl	801051c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8019b12:	69fb      	ldr	r3, [r7, #28]
 8019b14:	7a5b      	ldrb	r3, [r3, #9]
 8019b16:	2b11      	cmp	r3, #17
 8019b18:	d006      	beq.n	8019b28 <ip4_input+0x1f4>
 8019b1a:	2b11      	cmp	r3, #17
 8019b1c:	dc13      	bgt.n	8019b46 <ip4_input+0x212>
 8019b1e:	2b01      	cmp	r3, #1
 8019b20:	d00c      	beq.n	8019b3c <ip4_input+0x208>
 8019b22:	2b06      	cmp	r3, #6
 8019b24:	d005      	beq.n	8019b32 <ip4_input+0x1fe>
 8019b26:	e00e      	b.n	8019b46 <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8019b28:	6839      	ldr	r1, [r7, #0]
 8019b2a:	6878      	ldr	r0, [r7, #4]
 8019b2c:	f7fc fb26 	bl	801617c <udp_input>
        break;
 8019b30:	e026      	b.n	8019b80 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8019b32:	6839      	ldr	r1, [r7, #0]
 8019b34:	6878      	ldr	r0, [r7, #4]
 8019b36:	f7f8 fbaf 	bl	8012298 <tcp_input>
        break;
 8019b3a:	e021      	b.n	8019b80 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8019b3c:	6839      	ldr	r1, [r7, #0]
 8019b3e:	6878      	ldr	r0, [r7, #4]
 8019b40:	f7ff fcd0 	bl	80194e4 <icmp_input>
        break;
 8019b44:	e01c      	b.n	8019b80 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019b46:	4b1a      	ldr	r3, [pc, #104]	; (8019bb0 <ip4_input+0x27c>)
 8019b48:	695b      	ldr	r3, [r3, #20]
 8019b4a:	69b9      	ldr	r1, [r7, #24]
 8019b4c:	4618      	mov	r0, r3
 8019b4e:	f000 f90b 	bl	8019d68 <ip4_addr_isbroadcast_u32>
 8019b52:	4603      	mov	r3, r0
 8019b54:	2b00      	cmp	r3, #0
 8019b56:	d10f      	bne.n	8019b78 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019b58:	4b15      	ldr	r3, [pc, #84]	; (8019bb0 <ip4_input+0x27c>)
 8019b5a:	695b      	ldr	r3, [r3, #20]
 8019b5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019b60:	2be0      	cmp	r3, #224	; 0xe0
 8019b62:	d009      	beq.n	8019b78 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8019b64:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8019b68:	4619      	mov	r1, r3
 8019b6a:	6878      	ldr	r0, [r7, #4]
 8019b6c:	f7f6 fd49 	bl	8010602 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8019b70:	2102      	movs	r1, #2
 8019b72:	6878      	ldr	r0, [r7, #4]
 8019b74:	f7ff fdba 	bl	80196ec <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8019b78:	6878      	ldr	r0, [r7, #4]
 8019b7a:	f7f6 fd55 	bl	8010628 <pbuf_free>
        break;
 8019b7e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8019b80:	4b0b      	ldr	r3, [pc, #44]	; (8019bb0 <ip4_input+0x27c>)
 8019b82:	2200      	movs	r2, #0
 8019b84:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8019b86:	4b0a      	ldr	r3, [pc, #40]	; (8019bb0 <ip4_input+0x27c>)
 8019b88:	2200      	movs	r2, #0
 8019b8a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8019b8c:	4b08      	ldr	r3, [pc, #32]	; (8019bb0 <ip4_input+0x27c>)
 8019b8e:	2200      	movs	r2, #0
 8019b90:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8019b92:	4b07      	ldr	r3, [pc, #28]	; (8019bb0 <ip4_input+0x27c>)
 8019b94:	2200      	movs	r2, #0
 8019b96:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8019b98:	4b05      	ldr	r3, [pc, #20]	; (8019bb0 <ip4_input+0x27c>)
 8019b9a:	2200      	movs	r2, #0
 8019b9c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8019b9e:	4b04      	ldr	r3, [pc, #16]	; (8019bb0 <ip4_input+0x27c>)
 8019ba0:	2200      	movs	r2, #0
 8019ba2:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8019ba4:	2300      	movs	r3, #0
}
 8019ba6:	4618      	mov	r0, r3
 8019ba8:	3720      	adds	r7, #32
 8019baa:	46bd      	mov	sp, r7
 8019bac:	bd80      	pop	{r7, pc}
 8019bae:	bf00      	nop
 8019bb0:	20004720 	.word	0x20004720
 8019bb4:	20007834 	.word	0x20007834

08019bb8 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8019bb8:	b580      	push	{r7, lr}
 8019bba:	b08a      	sub	sp, #40	; 0x28
 8019bbc:	af04      	add	r7, sp, #16
 8019bbe:	60f8      	str	r0, [r7, #12]
 8019bc0:	60b9      	str	r1, [r7, #8]
 8019bc2:	607a      	str	r2, [r7, #4]
 8019bc4:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8019bc6:	68bb      	ldr	r3, [r7, #8]
 8019bc8:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8019bca:	687b      	ldr	r3, [r7, #4]
 8019bcc:	2b00      	cmp	r3, #0
 8019bce:	d009      	beq.n	8019be4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8019bd0:	68bb      	ldr	r3, [r7, #8]
 8019bd2:	2b00      	cmp	r3, #0
 8019bd4:	d003      	beq.n	8019bde <ip4_output_if+0x26>
 8019bd6:	68bb      	ldr	r3, [r7, #8]
 8019bd8:	681b      	ldr	r3, [r3, #0]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d102      	bne.n	8019be4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8019bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019be0:	3304      	adds	r3, #4
 8019be2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8019be4:	78fa      	ldrb	r2, [r7, #3]
 8019be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019be8:	9302      	str	r3, [sp, #8]
 8019bea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019bee:	9301      	str	r3, [sp, #4]
 8019bf0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019bf4:	9300      	str	r3, [sp, #0]
 8019bf6:	4613      	mov	r3, r2
 8019bf8:	687a      	ldr	r2, [r7, #4]
 8019bfa:	6979      	ldr	r1, [r7, #20]
 8019bfc:	68f8      	ldr	r0, [r7, #12]
 8019bfe:	f000 f805 	bl	8019c0c <ip4_output_if_src>
 8019c02:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8019c04:	4618      	mov	r0, r3
 8019c06:	3718      	adds	r7, #24
 8019c08:	46bd      	mov	sp, r7
 8019c0a:	bd80      	pop	{r7, pc}

08019c0c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8019c0c:	b580      	push	{r7, lr}
 8019c0e:	b088      	sub	sp, #32
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	60f8      	str	r0, [r7, #12]
 8019c14:	60b9      	str	r1, [r7, #8]
 8019c16:	607a      	str	r2, [r7, #4]
 8019c18:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8019c1a:	68fb      	ldr	r3, [r7, #12]
 8019c1c:	7b9b      	ldrb	r3, [r3, #14]
 8019c1e:	2b01      	cmp	r3, #1
 8019c20:	d006      	beq.n	8019c30 <ip4_output_if_src+0x24>
 8019c22:	4b4b      	ldr	r3, [pc, #300]	; (8019d50 <ip4_output_if_src+0x144>)
 8019c24:	f44f 7255 	mov.w	r2, #852	; 0x354
 8019c28:	494a      	ldr	r1, [pc, #296]	; (8019d54 <ip4_output_if_src+0x148>)
 8019c2a:	484b      	ldr	r0, [pc, #300]	; (8019d58 <ip4_output_if_src+0x14c>)
 8019c2c:	f001 fd7a 	bl	801b724 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8019c30:	687b      	ldr	r3, [r7, #4]
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	d060      	beq.n	8019cf8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8019c36:	2314      	movs	r3, #20
 8019c38:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8019c3a:	2114      	movs	r1, #20
 8019c3c:	68f8      	ldr	r0, [r7, #12]
 8019c3e:	f7f6 fc5d 	bl	80104fc <pbuf_add_header>
 8019c42:	4603      	mov	r3, r0
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d002      	beq.n	8019c4e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019c48:	f06f 0301 	mvn.w	r3, #1
 8019c4c:	e07c      	b.n	8019d48 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8019c4e:	68fb      	ldr	r3, [r7, #12]
 8019c50:	685b      	ldr	r3, [r3, #4]
 8019c52:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8019c54:	68fb      	ldr	r3, [r7, #12]
 8019c56:	895b      	ldrh	r3, [r3, #10]
 8019c58:	2b13      	cmp	r3, #19
 8019c5a:	d806      	bhi.n	8019c6a <ip4_output_if_src+0x5e>
 8019c5c:	4b3c      	ldr	r3, [pc, #240]	; (8019d50 <ip4_output_if_src+0x144>)
 8019c5e:	f44f 7262 	mov.w	r2, #904	; 0x388
 8019c62:	493e      	ldr	r1, [pc, #248]	; (8019d5c <ip4_output_if_src+0x150>)
 8019c64:	483c      	ldr	r0, [pc, #240]	; (8019d58 <ip4_output_if_src+0x14c>)
 8019c66:	f001 fd5d 	bl	801b724 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8019c6a:	69fb      	ldr	r3, [r7, #28]
 8019c6c:	78fa      	ldrb	r2, [r7, #3]
 8019c6e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8019c70:	69fb      	ldr	r3, [r7, #28]
 8019c72:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8019c76:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	681a      	ldr	r2, [r3, #0]
 8019c7c:	69fb      	ldr	r3, [r7, #28]
 8019c7e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8019c80:	8b7b      	ldrh	r3, [r7, #26]
 8019c82:	089b      	lsrs	r3, r3, #2
 8019c84:	b29b      	uxth	r3, r3
 8019c86:	b2db      	uxtb	r3, r3
 8019c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019c8c:	b2da      	uxtb	r2, r3
 8019c8e:	69fb      	ldr	r3, [r7, #28]
 8019c90:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8019c92:	69fb      	ldr	r3, [r7, #28]
 8019c94:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8019c98:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8019c9a:	68fb      	ldr	r3, [r7, #12]
 8019c9c:	891b      	ldrh	r3, [r3, #8]
 8019c9e:	4618      	mov	r0, r3
 8019ca0:	f7f5 fa26 	bl	800f0f0 <lwip_htons>
 8019ca4:	4603      	mov	r3, r0
 8019ca6:	461a      	mov	r2, r3
 8019ca8:	69fb      	ldr	r3, [r7, #28]
 8019caa:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019cac:	69fb      	ldr	r3, [r7, #28]
 8019cae:	2200      	movs	r2, #0
 8019cb0:	719a      	strb	r2, [r3, #6]
 8019cb2:	2200      	movs	r2, #0
 8019cb4:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8019cb6:	4b2a      	ldr	r3, [pc, #168]	; (8019d60 <ip4_output_if_src+0x154>)
 8019cb8:	881b      	ldrh	r3, [r3, #0]
 8019cba:	4618      	mov	r0, r3
 8019cbc:	f7f5 fa18 	bl	800f0f0 <lwip_htons>
 8019cc0:	4603      	mov	r3, r0
 8019cc2:	461a      	mov	r2, r3
 8019cc4:	69fb      	ldr	r3, [r7, #28]
 8019cc6:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8019cc8:	4b25      	ldr	r3, [pc, #148]	; (8019d60 <ip4_output_if_src+0x154>)
 8019cca:	881b      	ldrh	r3, [r3, #0]
 8019ccc:	3301      	adds	r3, #1
 8019cce:	b29a      	uxth	r2, r3
 8019cd0:	4b23      	ldr	r3, [pc, #140]	; (8019d60 <ip4_output_if_src+0x154>)
 8019cd2:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8019cd4:	68bb      	ldr	r3, [r7, #8]
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d104      	bne.n	8019ce4 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8019cda:	4b22      	ldr	r3, [pc, #136]	; (8019d64 <ip4_output_if_src+0x158>)
 8019cdc:	681a      	ldr	r2, [r3, #0]
 8019cde:	69fb      	ldr	r3, [r7, #28]
 8019ce0:	60da      	str	r2, [r3, #12]
 8019ce2:	e003      	b.n	8019cec <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8019ce4:	68bb      	ldr	r3, [r7, #8]
 8019ce6:	681a      	ldr	r2, [r3, #0]
 8019ce8:	69fb      	ldr	r3, [r7, #28]
 8019cea:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8019cec:	69fb      	ldr	r3, [r7, #28]
 8019cee:	2200      	movs	r2, #0
 8019cf0:	729a      	strb	r2, [r3, #10]
 8019cf2:	2200      	movs	r2, #0
 8019cf4:	72da      	strb	r2, [r3, #11]
 8019cf6:	e00f      	b.n	8019d18 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8019cf8:	68fb      	ldr	r3, [r7, #12]
 8019cfa:	895b      	ldrh	r3, [r3, #10]
 8019cfc:	2b13      	cmp	r3, #19
 8019cfe:	d802      	bhi.n	8019d06 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019d00:	f06f 0301 	mvn.w	r3, #1
 8019d04:	e020      	b.n	8019d48 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8019d06:	68fb      	ldr	r3, [r7, #12]
 8019d08:	685b      	ldr	r3, [r3, #4]
 8019d0a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8019d0c:	69fb      	ldr	r3, [r7, #28]
 8019d0e:	691b      	ldr	r3, [r3, #16]
 8019d10:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8019d12:	f107 0314 	add.w	r3, r7, #20
 8019d16:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8019d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019d1c:	2b00      	cmp	r3, #0
 8019d1e:	d00c      	beq.n	8019d3a <ip4_output_if_src+0x12e>
 8019d20:	68fb      	ldr	r3, [r7, #12]
 8019d22:	891a      	ldrh	r2, [r3, #8]
 8019d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019d28:	429a      	cmp	r2, r3
 8019d2a:	d906      	bls.n	8019d3a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8019d2c:	687a      	ldr	r2, [r7, #4]
 8019d2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019d30:	68f8      	ldr	r0, [r7, #12]
 8019d32:	f000 fd4d 	bl	801a7d0 <ip4_frag>
 8019d36:	4603      	mov	r3, r0
 8019d38:	e006      	b.n	8019d48 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8019d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019d3c:	695b      	ldr	r3, [r3, #20]
 8019d3e:	687a      	ldr	r2, [r7, #4]
 8019d40:	68f9      	ldr	r1, [r7, #12]
 8019d42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019d44:	4798      	blx	r3
 8019d46:	4603      	mov	r3, r0
}
 8019d48:	4618      	mov	r0, r3
 8019d4a:	3720      	adds	r7, #32
 8019d4c:	46bd      	mov	sp, r7
 8019d4e:	bd80      	pop	{r7, pc}
 8019d50:	0802389c 	.word	0x0802389c
 8019d54:	080238d0 	.word	0x080238d0
 8019d58:	080238dc 	.word	0x080238dc
 8019d5c:	08023904 	.word	0x08023904
 8019d60:	2000064e 	.word	0x2000064e
 8019d64:	08024248 	.word	0x08024248

08019d68 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8019d68:	b480      	push	{r7}
 8019d6a:	b085      	sub	sp, #20
 8019d6c:	af00      	add	r7, sp, #0
 8019d6e:	6078      	str	r0, [r7, #4]
 8019d70:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8019d76:	687b      	ldr	r3, [r7, #4]
 8019d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019d7c:	d002      	beq.n	8019d84 <ip4_addr_isbroadcast_u32+0x1c>
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	d101      	bne.n	8019d88 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8019d84:	2301      	movs	r3, #1
 8019d86:	e02a      	b.n	8019dde <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8019d88:	683b      	ldr	r3, [r7, #0]
 8019d8a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8019d8e:	f003 0302 	and.w	r3, r3, #2
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	d101      	bne.n	8019d9a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8019d96:	2300      	movs	r3, #0
 8019d98:	e021      	b.n	8019dde <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8019d9a:	683b      	ldr	r3, [r7, #0]
 8019d9c:	3304      	adds	r3, #4
 8019d9e:	681b      	ldr	r3, [r3, #0]
 8019da0:	687a      	ldr	r2, [r7, #4]
 8019da2:	429a      	cmp	r2, r3
 8019da4:	d101      	bne.n	8019daa <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8019da6:	2300      	movs	r3, #0
 8019da8:	e019      	b.n	8019dde <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8019daa:	68fa      	ldr	r2, [r7, #12]
 8019dac:	683b      	ldr	r3, [r7, #0]
 8019dae:	3304      	adds	r3, #4
 8019db0:	681b      	ldr	r3, [r3, #0]
 8019db2:	405a      	eors	r2, r3
 8019db4:	683b      	ldr	r3, [r7, #0]
 8019db6:	3308      	adds	r3, #8
 8019db8:	681b      	ldr	r3, [r3, #0]
 8019dba:	4013      	ands	r3, r2
 8019dbc:	2b00      	cmp	r3, #0
 8019dbe:	d10d      	bne.n	8019ddc <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019dc0:	683b      	ldr	r3, [r7, #0]
 8019dc2:	3308      	adds	r3, #8
 8019dc4:	681b      	ldr	r3, [r3, #0]
 8019dc6:	43da      	mvns	r2, r3
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8019dcc:	683b      	ldr	r3, [r7, #0]
 8019dce:	3308      	adds	r3, #8
 8019dd0:	681b      	ldr	r3, [r3, #0]
 8019dd2:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019dd4:	429a      	cmp	r2, r3
 8019dd6:	d101      	bne.n	8019ddc <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8019dd8:	2301      	movs	r3, #1
 8019dda:	e000      	b.n	8019dde <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8019ddc:	2300      	movs	r3, #0
  }
}
 8019dde:	4618      	mov	r0, r3
 8019de0:	3714      	adds	r7, #20
 8019de2:	46bd      	mov	sp, r7
 8019de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019de8:	4770      	bx	lr
	...

08019dec <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8019dec:	b580      	push	{r7, lr}
 8019dee:	b084      	sub	sp, #16
 8019df0:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8019df2:	2300      	movs	r3, #0
 8019df4:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8019df6:	4b12      	ldr	r3, [pc, #72]	; (8019e40 <ip_reass_tmr+0x54>)
 8019df8:	681b      	ldr	r3, [r3, #0]
 8019dfa:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8019dfc:	e018      	b.n	8019e30 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8019dfe:	68fb      	ldr	r3, [r7, #12]
 8019e00:	7fdb      	ldrb	r3, [r3, #31]
 8019e02:	2b00      	cmp	r3, #0
 8019e04:	d00b      	beq.n	8019e1e <ip_reass_tmr+0x32>
      r->timer--;
 8019e06:	68fb      	ldr	r3, [r7, #12]
 8019e08:	7fdb      	ldrb	r3, [r3, #31]
 8019e0a:	3b01      	subs	r3, #1
 8019e0c:	b2da      	uxtb	r2, r3
 8019e0e:	68fb      	ldr	r3, [r7, #12]
 8019e10:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8019e12:	68fb      	ldr	r3, [r7, #12]
 8019e14:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8019e16:	68fb      	ldr	r3, [r7, #12]
 8019e18:	681b      	ldr	r3, [r3, #0]
 8019e1a:	60fb      	str	r3, [r7, #12]
 8019e1c:	e008      	b.n	8019e30 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8019e1e:	68fb      	ldr	r3, [r7, #12]
 8019e20:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8019e22:	68fb      	ldr	r3, [r7, #12]
 8019e24:	681b      	ldr	r3, [r3, #0]
 8019e26:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8019e28:	68b9      	ldr	r1, [r7, #8]
 8019e2a:	6878      	ldr	r0, [r7, #4]
 8019e2c:	f000 f80a 	bl	8019e44 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8019e30:	68fb      	ldr	r3, [r7, #12]
 8019e32:	2b00      	cmp	r3, #0
 8019e34:	d1e3      	bne.n	8019dfe <ip_reass_tmr+0x12>
    }
  }
}
 8019e36:	bf00      	nop
 8019e38:	bf00      	nop
 8019e3a:	3710      	adds	r7, #16
 8019e3c:	46bd      	mov	sp, r7
 8019e3e:	bd80      	pop	{r7, pc}
 8019e40:	20000650 	.word	0x20000650

08019e44 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8019e44:	b580      	push	{r7, lr}
 8019e46:	b088      	sub	sp, #32
 8019e48:	af00      	add	r7, sp, #0
 8019e4a:	6078      	str	r0, [r7, #4]
 8019e4c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8019e4e:	2300      	movs	r3, #0
 8019e50:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8019e52:	683a      	ldr	r2, [r7, #0]
 8019e54:	687b      	ldr	r3, [r7, #4]
 8019e56:	429a      	cmp	r2, r3
 8019e58:	d105      	bne.n	8019e66 <ip_reass_free_complete_datagram+0x22>
 8019e5a:	4b45      	ldr	r3, [pc, #276]	; (8019f70 <ip_reass_free_complete_datagram+0x12c>)
 8019e5c:	22ab      	movs	r2, #171	; 0xab
 8019e5e:	4945      	ldr	r1, [pc, #276]	; (8019f74 <ip_reass_free_complete_datagram+0x130>)
 8019e60:	4845      	ldr	r0, [pc, #276]	; (8019f78 <ip_reass_free_complete_datagram+0x134>)
 8019e62:	f001 fc5f 	bl	801b724 <iprintf>
  if (prev != NULL) {
 8019e66:	683b      	ldr	r3, [r7, #0]
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d00a      	beq.n	8019e82 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8019e6c:	683b      	ldr	r3, [r7, #0]
 8019e6e:	681b      	ldr	r3, [r3, #0]
 8019e70:	687a      	ldr	r2, [r7, #4]
 8019e72:	429a      	cmp	r2, r3
 8019e74:	d005      	beq.n	8019e82 <ip_reass_free_complete_datagram+0x3e>
 8019e76:	4b3e      	ldr	r3, [pc, #248]	; (8019f70 <ip_reass_free_complete_datagram+0x12c>)
 8019e78:	22ad      	movs	r2, #173	; 0xad
 8019e7a:	4940      	ldr	r1, [pc, #256]	; (8019f7c <ip_reass_free_complete_datagram+0x138>)
 8019e7c:	483e      	ldr	r0, [pc, #248]	; (8019f78 <ip_reass_free_complete_datagram+0x134>)
 8019e7e:	f001 fc51 	bl	801b724 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8019e82:	687b      	ldr	r3, [r7, #4]
 8019e84:	685b      	ldr	r3, [r3, #4]
 8019e86:	685b      	ldr	r3, [r3, #4]
 8019e88:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8019e8a:	697b      	ldr	r3, [r7, #20]
 8019e8c:	889b      	ldrh	r3, [r3, #4]
 8019e8e:	b29b      	uxth	r3, r3
 8019e90:	2b00      	cmp	r3, #0
 8019e92:	d12a      	bne.n	8019eea <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8019e94:	687b      	ldr	r3, [r7, #4]
 8019e96:	685b      	ldr	r3, [r3, #4]
 8019e98:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8019e9a:	697b      	ldr	r3, [r7, #20]
 8019e9c:	681a      	ldr	r2, [r3, #0]
 8019e9e:	687b      	ldr	r3, [r7, #4]
 8019ea0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8019ea2:	69bb      	ldr	r3, [r7, #24]
 8019ea4:	6858      	ldr	r0, [r3, #4]
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	3308      	adds	r3, #8
 8019eaa:	2214      	movs	r2, #20
 8019eac:	4619      	mov	r1, r3
 8019eae:	f000 fef5 	bl	801ac9c <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8019eb2:	2101      	movs	r1, #1
 8019eb4:	69b8      	ldr	r0, [r7, #24]
 8019eb6:	f7ff fc29 	bl	801970c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8019eba:	69b8      	ldr	r0, [r7, #24]
 8019ebc:	f7f6 fc3c 	bl	8010738 <pbuf_clen>
 8019ec0:	4603      	mov	r3, r0
 8019ec2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019ec4:	8bfa      	ldrh	r2, [r7, #30]
 8019ec6:	8a7b      	ldrh	r3, [r7, #18]
 8019ec8:	4413      	add	r3, r2
 8019eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019ece:	db05      	blt.n	8019edc <ip_reass_free_complete_datagram+0x98>
 8019ed0:	4b27      	ldr	r3, [pc, #156]	; (8019f70 <ip_reass_free_complete_datagram+0x12c>)
 8019ed2:	22bc      	movs	r2, #188	; 0xbc
 8019ed4:	492a      	ldr	r1, [pc, #168]	; (8019f80 <ip_reass_free_complete_datagram+0x13c>)
 8019ed6:	4828      	ldr	r0, [pc, #160]	; (8019f78 <ip_reass_free_complete_datagram+0x134>)
 8019ed8:	f001 fc24 	bl	801b724 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019edc:	8bfa      	ldrh	r2, [r7, #30]
 8019ede:	8a7b      	ldrh	r3, [r7, #18]
 8019ee0:	4413      	add	r3, r2
 8019ee2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8019ee4:	69b8      	ldr	r0, [r7, #24]
 8019ee6:	f7f6 fb9f 	bl	8010628 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8019eea:	687b      	ldr	r3, [r7, #4]
 8019eec:	685b      	ldr	r3, [r3, #4]
 8019eee:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8019ef0:	e01f      	b.n	8019f32 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8019ef2:	69bb      	ldr	r3, [r7, #24]
 8019ef4:	685b      	ldr	r3, [r3, #4]
 8019ef6:	617b      	str	r3, [r7, #20]
    pcur = p;
 8019ef8:	69bb      	ldr	r3, [r7, #24]
 8019efa:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8019efc:	697b      	ldr	r3, [r7, #20]
 8019efe:	681b      	ldr	r3, [r3, #0]
 8019f00:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8019f02:	68f8      	ldr	r0, [r7, #12]
 8019f04:	f7f6 fc18 	bl	8010738 <pbuf_clen>
 8019f08:	4603      	mov	r3, r0
 8019f0a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019f0c:	8bfa      	ldrh	r2, [r7, #30]
 8019f0e:	8a7b      	ldrh	r3, [r7, #18]
 8019f10:	4413      	add	r3, r2
 8019f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019f16:	db05      	blt.n	8019f24 <ip_reass_free_complete_datagram+0xe0>
 8019f18:	4b15      	ldr	r3, [pc, #84]	; (8019f70 <ip_reass_free_complete_datagram+0x12c>)
 8019f1a:	22cc      	movs	r2, #204	; 0xcc
 8019f1c:	4918      	ldr	r1, [pc, #96]	; (8019f80 <ip_reass_free_complete_datagram+0x13c>)
 8019f1e:	4816      	ldr	r0, [pc, #88]	; (8019f78 <ip_reass_free_complete_datagram+0x134>)
 8019f20:	f001 fc00 	bl	801b724 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019f24:	8bfa      	ldrh	r2, [r7, #30]
 8019f26:	8a7b      	ldrh	r3, [r7, #18]
 8019f28:	4413      	add	r3, r2
 8019f2a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8019f2c:	68f8      	ldr	r0, [r7, #12]
 8019f2e:	f7f6 fb7b 	bl	8010628 <pbuf_free>
  while (p != NULL) {
 8019f32:	69bb      	ldr	r3, [r7, #24]
 8019f34:	2b00      	cmp	r3, #0
 8019f36:	d1dc      	bne.n	8019ef2 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8019f38:	6839      	ldr	r1, [r7, #0]
 8019f3a:	6878      	ldr	r0, [r7, #4]
 8019f3c:	f000 f8c2 	bl	801a0c4 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8019f40:	4b10      	ldr	r3, [pc, #64]	; (8019f84 <ip_reass_free_complete_datagram+0x140>)
 8019f42:	881b      	ldrh	r3, [r3, #0]
 8019f44:	8bfa      	ldrh	r2, [r7, #30]
 8019f46:	429a      	cmp	r2, r3
 8019f48:	d905      	bls.n	8019f56 <ip_reass_free_complete_datagram+0x112>
 8019f4a:	4b09      	ldr	r3, [pc, #36]	; (8019f70 <ip_reass_free_complete_datagram+0x12c>)
 8019f4c:	22d2      	movs	r2, #210	; 0xd2
 8019f4e:	490e      	ldr	r1, [pc, #56]	; (8019f88 <ip_reass_free_complete_datagram+0x144>)
 8019f50:	4809      	ldr	r0, [pc, #36]	; (8019f78 <ip_reass_free_complete_datagram+0x134>)
 8019f52:	f001 fbe7 	bl	801b724 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8019f56:	4b0b      	ldr	r3, [pc, #44]	; (8019f84 <ip_reass_free_complete_datagram+0x140>)
 8019f58:	881a      	ldrh	r2, [r3, #0]
 8019f5a:	8bfb      	ldrh	r3, [r7, #30]
 8019f5c:	1ad3      	subs	r3, r2, r3
 8019f5e:	b29a      	uxth	r2, r3
 8019f60:	4b08      	ldr	r3, [pc, #32]	; (8019f84 <ip_reass_free_complete_datagram+0x140>)
 8019f62:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8019f64:	8bfb      	ldrh	r3, [r7, #30]
}
 8019f66:	4618      	mov	r0, r3
 8019f68:	3720      	adds	r7, #32
 8019f6a:	46bd      	mov	sp, r7
 8019f6c:	bd80      	pop	{r7, pc}
 8019f6e:	bf00      	nop
 8019f70:	08023934 	.word	0x08023934
 8019f74:	08023970 	.word	0x08023970
 8019f78:	0802397c 	.word	0x0802397c
 8019f7c:	080239a4 	.word	0x080239a4
 8019f80:	080239b8 	.word	0x080239b8
 8019f84:	20000654 	.word	0x20000654
 8019f88:	080239d8 	.word	0x080239d8

08019f8c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8019f8c:	b580      	push	{r7, lr}
 8019f8e:	b08a      	sub	sp, #40	; 0x28
 8019f90:	af00      	add	r7, sp, #0
 8019f92:	6078      	str	r0, [r7, #4]
 8019f94:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8019f96:	2300      	movs	r3, #0
 8019f98:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8019f9a:	2300      	movs	r3, #0
 8019f9c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8019f9e:	2300      	movs	r3, #0
 8019fa0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8019fa2:	2300      	movs	r3, #0
 8019fa4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8019fa6:	2300      	movs	r3, #0
 8019fa8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8019faa:	4b28      	ldr	r3, [pc, #160]	; (801a04c <ip_reass_remove_oldest_datagram+0xc0>)
 8019fac:	681b      	ldr	r3, [r3, #0]
 8019fae:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8019fb0:	e030      	b.n	801a014 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8019fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fb4:	695a      	ldr	r2, [r3, #20]
 8019fb6:	687b      	ldr	r3, [r7, #4]
 8019fb8:	68db      	ldr	r3, [r3, #12]
 8019fba:	429a      	cmp	r2, r3
 8019fbc:	d10c      	bne.n	8019fd8 <ip_reass_remove_oldest_datagram+0x4c>
 8019fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fc0:	699a      	ldr	r2, [r3, #24]
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	691b      	ldr	r3, [r3, #16]
 8019fc6:	429a      	cmp	r2, r3
 8019fc8:	d106      	bne.n	8019fd8 <ip_reass_remove_oldest_datagram+0x4c>
 8019fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fcc:	899a      	ldrh	r2, [r3, #12]
 8019fce:	687b      	ldr	r3, [r7, #4]
 8019fd0:	889b      	ldrh	r3, [r3, #4]
 8019fd2:	b29b      	uxth	r3, r3
 8019fd4:	429a      	cmp	r2, r3
 8019fd6:	d014      	beq.n	801a002 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8019fd8:	693b      	ldr	r3, [r7, #16]
 8019fda:	3301      	adds	r3, #1
 8019fdc:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8019fde:	6a3b      	ldr	r3, [r7, #32]
 8019fe0:	2b00      	cmp	r3, #0
 8019fe2:	d104      	bne.n	8019fee <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8019fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fe6:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8019fe8:	69fb      	ldr	r3, [r7, #28]
 8019fea:	61bb      	str	r3, [r7, #24]
 8019fec:	e009      	b.n	801a002 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8019fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ff0:	7fda      	ldrb	r2, [r3, #31]
 8019ff2:	6a3b      	ldr	r3, [r7, #32]
 8019ff4:	7fdb      	ldrb	r3, [r3, #31]
 8019ff6:	429a      	cmp	r2, r3
 8019ff8:	d803      	bhi.n	801a002 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8019ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ffc:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8019ffe:	69fb      	ldr	r3, [r7, #28]
 801a000:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801a002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a004:	681b      	ldr	r3, [r3, #0]
 801a006:	2b00      	cmp	r3, #0
 801a008:	d001      	beq.n	801a00e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801a00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a00c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801a00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a010:	681b      	ldr	r3, [r3, #0]
 801a012:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a016:	2b00      	cmp	r3, #0
 801a018:	d1cb      	bne.n	8019fb2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801a01a:	6a3b      	ldr	r3, [r7, #32]
 801a01c:	2b00      	cmp	r3, #0
 801a01e:	d008      	beq.n	801a032 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801a020:	69b9      	ldr	r1, [r7, #24]
 801a022:	6a38      	ldr	r0, [r7, #32]
 801a024:	f7ff ff0e 	bl	8019e44 <ip_reass_free_complete_datagram>
 801a028:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801a02a:	697a      	ldr	r2, [r7, #20]
 801a02c:	68fb      	ldr	r3, [r7, #12]
 801a02e:	4413      	add	r3, r2
 801a030:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801a032:	697a      	ldr	r2, [r7, #20]
 801a034:	683b      	ldr	r3, [r7, #0]
 801a036:	429a      	cmp	r2, r3
 801a038:	da02      	bge.n	801a040 <ip_reass_remove_oldest_datagram+0xb4>
 801a03a:	693b      	ldr	r3, [r7, #16]
 801a03c:	2b01      	cmp	r3, #1
 801a03e:	dcac      	bgt.n	8019f9a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801a040:	697b      	ldr	r3, [r7, #20]
}
 801a042:	4618      	mov	r0, r3
 801a044:	3728      	adds	r7, #40	; 0x28
 801a046:	46bd      	mov	sp, r7
 801a048:	bd80      	pop	{r7, pc}
 801a04a:	bf00      	nop
 801a04c:	20000650 	.word	0x20000650

0801a050 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801a050:	b580      	push	{r7, lr}
 801a052:	b084      	sub	sp, #16
 801a054:	af00      	add	r7, sp, #0
 801a056:	6078      	str	r0, [r7, #4]
 801a058:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a05a:	2004      	movs	r0, #4
 801a05c:	f7f5 fc9e 	bl	800f99c <memp_malloc>
 801a060:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801a062:	68fb      	ldr	r3, [r7, #12]
 801a064:	2b00      	cmp	r3, #0
 801a066:	d110      	bne.n	801a08a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801a068:	6839      	ldr	r1, [r7, #0]
 801a06a:	6878      	ldr	r0, [r7, #4]
 801a06c:	f7ff ff8e 	bl	8019f8c <ip_reass_remove_oldest_datagram>
 801a070:	4602      	mov	r2, r0
 801a072:	683b      	ldr	r3, [r7, #0]
 801a074:	4293      	cmp	r3, r2
 801a076:	dc03      	bgt.n	801a080 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a078:	2004      	movs	r0, #4
 801a07a:	f7f5 fc8f 	bl	800f99c <memp_malloc>
 801a07e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801a080:	68fb      	ldr	r3, [r7, #12]
 801a082:	2b00      	cmp	r3, #0
 801a084:	d101      	bne.n	801a08a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801a086:	2300      	movs	r3, #0
 801a088:	e016      	b.n	801a0b8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801a08a:	2220      	movs	r2, #32
 801a08c:	2100      	movs	r1, #0
 801a08e:	68f8      	ldr	r0, [r7, #12]
 801a090:	f000 fe2c 	bl	801acec <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801a094:	68fb      	ldr	r3, [r7, #12]
 801a096:	220f      	movs	r2, #15
 801a098:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801a09a:	4b09      	ldr	r3, [pc, #36]	; (801a0c0 <ip_reass_enqueue_new_datagram+0x70>)
 801a09c:	681a      	ldr	r2, [r3, #0]
 801a09e:	68fb      	ldr	r3, [r7, #12]
 801a0a0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801a0a2:	4a07      	ldr	r2, [pc, #28]	; (801a0c0 <ip_reass_enqueue_new_datagram+0x70>)
 801a0a4:	68fb      	ldr	r3, [r7, #12]
 801a0a6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801a0a8:	68fb      	ldr	r3, [r7, #12]
 801a0aa:	3308      	adds	r3, #8
 801a0ac:	2214      	movs	r2, #20
 801a0ae:	6879      	ldr	r1, [r7, #4]
 801a0b0:	4618      	mov	r0, r3
 801a0b2:	f000 fdf3 	bl	801ac9c <memcpy>
  return ipr;
 801a0b6:	68fb      	ldr	r3, [r7, #12]
}
 801a0b8:	4618      	mov	r0, r3
 801a0ba:	3710      	adds	r7, #16
 801a0bc:	46bd      	mov	sp, r7
 801a0be:	bd80      	pop	{r7, pc}
 801a0c0:	20000650 	.word	0x20000650

0801a0c4 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a0c4:	b580      	push	{r7, lr}
 801a0c6:	b082      	sub	sp, #8
 801a0c8:	af00      	add	r7, sp, #0
 801a0ca:	6078      	str	r0, [r7, #4]
 801a0cc:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801a0ce:	4b10      	ldr	r3, [pc, #64]	; (801a110 <ip_reass_dequeue_datagram+0x4c>)
 801a0d0:	681b      	ldr	r3, [r3, #0]
 801a0d2:	687a      	ldr	r2, [r7, #4]
 801a0d4:	429a      	cmp	r2, r3
 801a0d6:	d104      	bne.n	801a0e2 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801a0d8:	687b      	ldr	r3, [r7, #4]
 801a0da:	681b      	ldr	r3, [r3, #0]
 801a0dc:	4a0c      	ldr	r2, [pc, #48]	; (801a110 <ip_reass_dequeue_datagram+0x4c>)
 801a0de:	6013      	str	r3, [r2, #0]
 801a0e0:	e00d      	b.n	801a0fe <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801a0e2:	683b      	ldr	r3, [r7, #0]
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d106      	bne.n	801a0f6 <ip_reass_dequeue_datagram+0x32>
 801a0e8:	4b0a      	ldr	r3, [pc, #40]	; (801a114 <ip_reass_dequeue_datagram+0x50>)
 801a0ea:	f240 1245 	movw	r2, #325	; 0x145
 801a0ee:	490a      	ldr	r1, [pc, #40]	; (801a118 <ip_reass_dequeue_datagram+0x54>)
 801a0f0:	480a      	ldr	r0, [pc, #40]	; (801a11c <ip_reass_dequeue_datagram+0x58>)
 801a0f2:	f001 fb17 	bl	801b724 <iprintf>
    prev->next = ipr->next;
 801a0f6:	687b      	ldr	r3, [r7, #4]
 801a0f8:	681a      	ldr	r2, [r3, #0]
 801a0fa:	683b      	ldr	r3, [r7, #0]
 801a0fc:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801a0fe:	6879      	ldr	r1, [r7, #4]
 801a100:	2004      	movs	r0, #4
 801a102:	f7f5 fc97 	bl	800fa34 <memp_free>
}
 801a106:	bf00      	nop
 801a108:	3708      	adds	r7, #8
 801a10a:	46bd      	mov	sp, r7
 801a10c:	bd80      	pop	{r7, pc}
 801a10e:	bf00      	nop
 801a110:	20000650 	.word	0x20000650
 801a114:	08023934 	.word	0x08023934
 801a118:	080239fc 	.word	0x080239fc
 801a11c:	0802397c 	.word	0x0802397c

0801a120 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801a120:	b580      	push	{r7, lr}
 801a122:	b08c      	sub	sp, #48	; 0x30
 801a124:	af00      	add	r7, sp, #0
 801a126:	60f8      	str	r0, [r7, #12]
 801a128:	60b9      	str	r1, [r7, #8]
 801a12a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801a12c:	2300      	movs	r3, #0
 801a12e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801a130:	2301      	movs	r3, #1
 801a132:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801a134:	68bb      	ldr	r3, [r7, #8]
 801a136:	685b      	ldr	r3, [r3, #4]
 801a138:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a13a:	69fb      	ldr	r3, [r7, #28]
 801a13c:	885b      	ldrh	r3, [r3, #2]
 801a13e:	b29b      	uxth	r3, r3
 801a140:	4618      	mov	r0, r3
 801a142:	f7f4 ffd5 	bl	800f0f0 <lwip_htons>
 801a146:	4603      	mov	r3, r0
 801a148:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801a14a:	69fb      	ldr	r3, [r7, #28]
 801a14c:	781b      	ldrb	r3, [r3, #0]
 801a14e:	f003 030f 	and.w	r3, r3, #15
 801a152:	b2db      	uxtb	r3, r3
 801a154:	009b      	lsls	r3, r3, #2
 801a156:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801a158:	7e7b      	ldrb	r3, [r7, #25]
 801a15a:	b29b      	uxth	r3, r3
 801a15c:	8b7a      	ldrh	r2, [r7, #26]
 801a15e:	429a      	cmp	r2, r3
 801a160:	d202      	bcs.n	801a168 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a162:	f04f 33ff 	mov.w	r3, #4294967295
 801a166:	e135      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801a168:	7e7b      	ldrb	r3, [r7, #25]
 801a16a:	b29b      	uxth	r3, r3
 801a16c:	8b7a      	ldrh	r2, [r7, #26]
 801a16e:	1ad3      	subs	r3, r2, r3
 801a170:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801a172:	69fb      	ldr	r3, [r7, #28]
 801a174:	88db      	ldrh	r3, [r3, #6]
 801a176:	b29b      	uxth	r3, r3
 801a178:	4618      	mov	r0, r3
 801a17a:	f7f4 ffb9 	bl	800f0f0 <lwip_htons>
 801a17e:	4603      	mov	r3, r0
 801a180:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a184:	b29b      	uxth	r3, r3
 801a186:	00db      	lsls	r3, r3, #3
 801a188:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801a18a:	68bb      	ldr	r3, [r7, #8]
 801a18c:	685b      	ldr	r3, [r3, #4]
 801a18e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801a190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a192:	2200      	movs	r2, #0
 801a194:	701a      	strb	r2, [r3, #0]
 801a196:	2200      	movs	r2, #0
 801a198:	705a      	strb	r2, [r3, #1]
 801a19a:	2200      	movs	r2, #0
 801a19c:	709a      	strb	r2, [r3, #2]
 801a19e:	2200      	movs	r2, #0
 801a1a0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801a1a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1a4:	8afa      	ldrh	r2, [r7, #22]
 801a1a6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801a1a8:	8afa      	ldrh	r2, [r7, #22]
 801a1aa:	8b7b      	ldrh	r3, [r7, #26]
 801a1ac:	4413      	add	r3, r2
 801a1ae:	b29a      	uxth	r2, r3
 801a1b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1b2:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801a1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1b6:	88db      	ldrh	r3, [r3, #6]
 801a1b8:	b29b      	uxth	r3, r3
 801a1ba:	8afa      	ldrh	r2, [r7, #22]
 801a1bc:	429a      	cmp	r2, r3
 801a1be:	d902      	bls.n	801a1c6 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a1c0:	f04f 33ff 	mov.w	r3, #4294967295
 801a1c4:	e106      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801a1c6:	68fb      	ldr	r3, [r7, #12]
 801a1c8:	685b      	ldr	r3, [r3, #4]
 801a1ca:	627b      	str	r3, [r7, #36]	; 0x24
 801a1cc:	e068      	b.n	801a2a0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801a1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1d0:	685b      	ldr	r3, [r3, #4]
 801a1d2:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801a1d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1d6:	889b      	ldrh	r3, [r3, #4]
 801a1d8:	b29a      	uxth	r2, r3
 801a1da:	693b      	ldr	r3, [r7, #16]
 801a1dc:	889b      	ldrh	r3, [r3, #4]
 801a1de:	b29b      	uxth	r3, r3
 801a1e0:	429a      	cmp	r2, r3
 801a1e2:	d235      	bcs.n	801a250 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801a1e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a1e8:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801a1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a1ec:	2b00      	cmp	r3, #0
 801a1ee:	d020      	beq.n	801a232 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801a1f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1f2:	889b      	ldrh	r3, [r3, #4]
 801a1f4:	b29a      	uxth	r2, r3
 801a1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a1f8:	88db      	ldrh	r3, [r3, #6]
 801a1fa:	b29b      	uxth	r3, r3
 801a1fc:	429a      	cmp	r2, r3
 801a1fe:	d307      	bcc.n	801a210 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801a200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a202:	88db      	ldrh	r3, [r3, #6]
 801a204:	b29a      	uxth	r2, r3
 801a206:	693b      	ldr	r3, [r7, #16]
 801a208:	889b      	ldrh	r3, [r3, #4]
 801a20a:	b29b      	uxth	r3, r3
 801a20c:	429a      	cmp	r2, r3
 801a20e:	d902      	bls.n	801a216 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a210:	f04f 33ff 	mov.w	r3, #4294967295
 801a214:	e0de      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801a216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a218:	68ba      	ldr	r2, [r7, #8]
 801a21a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801a21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a21e:	88db      	ldrh	r3, [r3, #6]
 801a220:	b29a      	uxth	r2, r3
 801a222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a224:	889b      	ldrh	r3, [r3, #4]
 801a226:	b29b      	uxth	r3, r3
 801a228:	429a      	cmp	r2, r3
 801a22a:	d03d      	beq.n	801a2a8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a22c:	2300      	movs	r3, #0
 801a22e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801a230:	e03a      	b.n	801a2a8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801a232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a234:	88db      	ldrh	r3, [r3, #6]
 801a236:	b29a      	uxth	r2, r3
 801a238:	693b      	ldr	r3, [r7, #16]
 801a23a:	889b      	ldrh	r3, [r3, #4]
 801a23c:	b29b      	uxth	r3, r3
 801a23e:	429a      	cmp	r2, r3
 801a240:	d902      	bls.n	801a248 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a242:	f04f 33ff 	mov.w	r3, #4294967295
 801a246:	e0c5      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801a248:	68fb      	ldr	r3, [r7, #12]
 801a24a:	68ba      	ldr	r2, [r7, #8]
 801a24c:	605a      	str	r2, [r3, #4]
      break;
 801a24e:	e02b      	b.n	801a2a8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801a250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a252:	889b      	ldrh	r3, [r3, #4]
 801a254:	b29a      	uxth	r2, r3
 801a256:	693b      	ldr	r3, [r7, #16]
 801a258:	889b      	ldrh	r3, [r3, #4]
 801a25a:	b29b      	uxth	r3, r3
 801a25c:	429a      	cmp	r2, r3
 801a25e:	d102      	bne.n	801a266 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a260:	f04f 33ff 	mov.w	r3, #4294967295
 801a264:	e0b6      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801a266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a268:	889b      	ldrh	r3, [r3, #4]
 801a26a:	b29a      	uxth	r2, r3
 801a26c:	693b      	ldr	r3, [r7, #16]
 801a26e:	88db      	ldrh	r3, [r3, #6]
 801a270:	b29b      	uxth	r3, r3
 801a272:	429a      	cmp	r2, r3
 801a274:	d202      	bcs.n	801a27c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a276:	f04f 33ff 	mov.w	r3, #4294967295
 801a27a:	e0ab      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801a27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a27e:	2b00      	cmp	r3, #0
 801a280:	d009      	beq.n	801a296 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801a282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a284:	88db      	ldrh	r3, [r3, #6]
 801a286:	b29a      	uxth	r2, r3
 801a288:	693b      	ldr	r3, [r7, #16]
 801a28a:	889b      	ldrh	r3, [r3, #4]
 801a28c:	b29b      	uxth	r3, r3
 801a28e:	429a      	cmp	r2, r3
 801a290:	d001      	beq.n	801a296 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a292:	2300      	movs	r3, #0
 801a294:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801a296:	693b      	ldr	r3, [r7, #16]
 801a298:	681b      	ldr	r3, [r3, #0]
 801a29a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801a29c:	693b      	ldr	r3, [r7, #16]
 801a29e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801a2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a2a2:	2b00      	cmp	r3, #0
 801a2a4:	d193      	bne.n	801a1ce <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801a2a6:	e000      	b.n	801a2aa <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801a2a8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801a2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a2ac:	2b00      	cmp	r3, #0
 801a2ae:	d12d      	bne.n	801a30c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801a2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a2b2:	2b00      	cmp	r3, #0
 801a2b4:	d01c      	beq.n	801a2f0 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801a2b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a2b8:	88db      	ldrh	r3, [r3, #6]
 801a2ba:	b29a      	uxth	r2, r3
 801a2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a2be:	889b      	ldrh	r3, [r3, #4]
 801a2c0:	b29b      	uxth	r3, r3
 801a2c2:	429a      	cmp	r2, r3
 801a2c4:	d906      	bls.n	801a2d4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801a2c6:	4b45      	ldr	r3, [pc, #276]	; (801a3dc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a2c8:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801a2cc:	4944      	ldr	r1, [pc, #272]	; (801a3e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801a2ce:	4845      	ldr	r0, [pc, #276]	; (801a3e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a2d0:	f001 fa28 	bl	801b724 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801a2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a2d6:	68ba      	ldr	r2, [r7, #8]
 801a2d8:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801a2da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a2dc:	88db      	ldrh	r3, [r3, #6]
 801a2de:	b29a      	uxth	r2, r3
 801a2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a2e2:	889b      	ldrh	r3, [r3, #4]
 801a2e4:	b29b      	uxth	r3, r3
 801a2e6:	429a      	cmp	r2, r3
 801a2e8:	d010      	beq.n	801a30c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801a2ea:	2300      	movs	r3, #0
 801a2ec:	623b      	str	r3, [r7, #32]
 801a2ee:	e00d      	b.n	801a30c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801a2f0:	68fb      	ldr	r3, [r7, #12]
 801a2f2:	685b      	ldr	r3, [r3, #4]
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	d006      	beq.n	801a306 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801a2f8:	4b38      	ldr	r3, [pc, #224]	; (801a3dc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a2fa:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801a2fe:	493a      	ldr	r1, [pc, #232]	; (801a3e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801a300:	4838      	ldr	r0, [pc, #224]	; (801a3e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a302:	f001 fa0f 	bl	801b724 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801a306:	68fb      	ldr	r3, [r7, #12]
 801a308:	68ba      	ldr	r2, [r7, #8]
 801a30a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801a30c:	687b      	ldr	r3, [r7, #4]
 801a30e:	2b00      	cmp	r3, #0
 801a310:	d105      	bne.n	801a31e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801a312:	68fb      	ldr	r3, [r7, #12]
 801a314:	7f9b      	ldrb	r3, [r3, #30]
 801a316:	f003 0301 	and.w	r3, r3, #1
 801a31a:	2b00      	cmp	r3, #0
 801a31c:	d059      	beq.n	801a3d2 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801a31e:	6a3b      	ldr	r3, [r7, #32]
 801a320:	2b00      	cmp	r3, #0
 801a322:	d04f      	beq.n	801a3c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801a324:	68fb      	ldr	r3, [r7, #12]
 801a326:	685b      	ldr	r3, [r3, #4]
 801a328:	2b00      	cmp	r3, #0
 801a32a:	d006      	beq.n	801a33a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801a32c:	68fb      	ldr	r3, [r7, #12]
 801a32e:	685b      	ldr	r3, [r3, #4]
 801a330:	685b      	ldr	r3, [r3, #4]
 801a332:	889b      	ldrh	r3, [r3, #4]
 801a334:	b29b      	uxth	r3, r3
 801a336:	2b00      	cmp	r3, #0
 801a338:	d002      	beq.n	801a340 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801a33a:	2300      	movs	r3, #0
 801a33c:	623b      	str	r3, [r7, #32]
 801a33e:	e041      	b.n	801a3c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801a340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a342:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801a344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a346:	681b      	ldr	r3, [r3, #0]
 801a348:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a34a:	e012      	b.n	801a372 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801a34c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a34e:	685b      	ldr	r3, [r3, #4]
 801a350:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801a352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a354:	88db      	ldrh	r3, [r3, #6]
 801a356:	b29a      	uxth	r2, r3
 801a358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a35a:	889b      	ldrh	r3, [r3, #4]
 801a35c:	b29b      	uxth	r3, r3
 801a35e:	429a      	cmp	r2, r3
 801a360:	d002      	beq.n	801a368 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801a362:	2300      	movs	r3, #0
 801a364:	623b      	str	r3, [r7, #32]
            break;
 801a366:	e007      	b.n	801a378 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801a368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a36a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801a36c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a36e:	681b      	ldr	r3, [r3, #0]
 801a370:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a374:	2b00      	cmp	r3, #0
 801a376:	d1e9      	bne.n	801a34c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801a378:	6a3b      	ldr	r3, [r7, #32]
 801a37a:	2b00      	cmp	r3, #0
 801a37c:	d022      	beq.n	801a3c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801a37e:	68fb      	ldr	r3, [r7, #12]
 801a380:	685b      	ldr	r3, [r3, #4]
 801a382:	2b00      	cmp	r3, #0
 801a384:	d106      	bne.n	801a394 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801a386:	4b15      	ldr	r3, [pc, #84]	; (801a3dc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a388:	f240 12df 	movw	r2, #479	; 0x1df
 801a38c:	4917      	ldr	r1, [pc, #92]	; (801a3ec <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a38e:	4815      	ldr	r0, [pc, #84]	; (801a3e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a390:	f001 f9c8 	bl	801b724 <iprintf>
          LWIP_ASSERT("sanity check",
 801a394:	68fb      	ldr	r3, [r7, #12]
 801a396:	685b      	ldr	r3, [r3, #4]
 801a398:	685b      	ldr	r3, [r3, #4]
 801a39a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a39c:	429a      	cmp	r2, r3
 801a39e:	d106      	bne.n	801a3ae <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801a3a0:	4b0e      	ldr	r3, [pc, #56]	; (801a3dc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a3a2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801a3a6:	4911      	ldr	r1, [pc, #68]	; (801a3ec <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a3a8:	480e      	ldr	r0, [pc, #56]	; (801a3e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a3aa:	f001 f9bb 	bl	801b724 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801a3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a3b0:	681b      	ldr	r3, [r3, #0]
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	d006      	beq.n	801a3c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801a3b6:	4b09      	ldr	r3, [pc, #36]	; (801a3dc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a3b8:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801a3bc:	490c      	ldr	r1, [pc, #48]	; (801a3f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801a3be:	4809      	ldr	r0, [pc, #36]	; (801a3e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a3c0:	f001 f9b0 	bl	801b724 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801a3c4:	6a3b      	ldr	r3, [r7, #32]
 801a3c6:	2b00      	cmp	r3, #0
 801a3c8:	bf14      	ite	ne
 801a3ca:	2301      	movne	r3, #1
 801a3cc:	2300      	moveq	r3, #0
 801a3ce:	b2db      	uxtb	r3, r3
 801a3d0:	e000      	b.n	801a3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801a3d2:	2300      	movs	r3, #0
}
 801a3d4:	4618      	mov	r0, r3
 801a3d6:	3730      	adds	r7, #48	; 0x30
 801a3d8:	46bd      	mov	sp, r7
 801a3da:	bd80      	pop	{r7, pc}
 801a3dc:	08023934 	.word	0x08023934
 801a3e0:	08023a18 	.word	0x08023a18
 801a3e4:	0802397c 	.word	0x0802397c
 801a3e8:	08023a38 	.word	0x08023a38
 801a3ec:	08023a70 	.word	0x08023a70
 801a3f0:	08023a80 	.word	0x08023a80

0801a3f4 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801a3f4:	b580      	push	{r7, lr}
 801a3f6:	b08e      	sub	sp, #56	; 0x38
 801a3f8:	af00      	add	r7, sp, #0
 801a3fa:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801a3fc:	687b      	ldr	r3, [r7, #4]
 801a3fe:	685b      	ldr	r3, [r3, #4]
 801a400:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801a402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a404:	781b      	ldrb	r3, [r3, #0]
 801a406:	f003 030f 	and.w	r3, r3, #15
 801a40a:	b2db      	uxtb	r3, r3
 801a40c:	009b      	lsls	r3, r3, #2
 801a40e:	b2db      	uxtb	r3, r3
 801a410:	2b14      	cmp	r3, #20
 801a412:	f040 8167 	bne.w	801a6e4 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801a416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a418:	88db      	ldrh	r3, [r3, #6]
 801a41a:	b29b      	uxth	r3, r3
 801a41c:	4618      	mov	r0, r3
 801a41e:	f7f4 fe67 	bl	800f0f0 <lwip_htons>
 801a422:	4603      	mov	r3, r0
 801a424:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a428:	b29b      	uxth	r3, r3
 801a42a:	00db      	lsls	r3, r3, #3
 801a42c:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a42e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a430:	885b      	ldrh	r3, [r3, #2]
 801a432:	b29b      	uxth	r3, r3
 801a434:	4618      	mov	r0, r3
 801a436:	f7f4 fe5b 	bl	800f0f0 <lwip_htons>
 801a43a:	4603      	mov	r3, r0
 801a43c:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801a43e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a440:	781b      	ldrb	r3, [r3, #0]
 801a442:	f003 030f 	and.w	r3, r3, #15
 801a446:	b2db      	uxtb	r3, r3
 801a448:	009b      	lsls	r3, r3, #2
 801a44a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801a44e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a452:	b29b      	uxth	r3, r3
 801a454:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a456:	429a      	cmp	r2, r3
 801a458:	f0c0 8146 	bcc.w	801a6e8 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801a45c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a460:	b29b      	uxth	r3, r3
 801a462:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a464:	1ad3      	subs	r3, r2, r3
 801a466:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801a468:	6878      	ldr	r0, [r7, #4]
 801a46a:	f7f6 f965 	bl	8010738 <pbuf_clen>
 801a46e:	4603      	mov	r3, r0
 801a470:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801a472:	4b9f      	ldr	r3, [pc, #636]	; (801a6f0 <ip4_reass+0x2fc>)
 801a474:	881b      	ldrh	r3, [r3, #0]
 801a476:	461a      	mov	r2, r3
 801a478:	8c3b      	ldrh	r3, [r7, #32]
 801a47a:	4413      	add	r3, r2
 801a47c:	2b0a      	cmp	r3, #10
 801a47e:	dd10      	ble.n	801a4a2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801a480:	8c3b      	ldrh	r3, [r7, #32]
 801a482:	4619      	mov	r1, r3
 801a484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a486:	f7ff fd81 	bl	8019f8c <ip_reass_remove_oldest_datagram>
 801a48a:	4603      	mov	r3, r0
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	f000 812d 	beq.w	801a6ec <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801a492:	4b97      	ldr	r3, [pc, #604]	; (801a6f0 <ip4_reass+0x2fc>)
 801a494:	881b      	ldrh	r3, [r3, #0]
 801a496:	461a      	mov	r2, r3
 801a498:	8c3b      	ldrh	r3, [r7, #32]
 801a49a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801a49c:	2b0a      	cmp	r3, #10
 801a49e:	f300 8125 	bgt.w	801a6ec <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801a4a2:	4b94      	ldr	r3, [pc, #592]	; (801a6f4 <ip4_reass+0x300>)
 801a4a4:	681b      	ldr	r3, [r3, #0]
 801a4a6:	633b      	str	r3, [r7, #48]	; 0x30
 801a4a8:	e015      	b.n	801a4d6 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801a4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4ac:	695a      	ldr	r2, [r3, #20]
 801a4ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a4b0:	68db      	ldr	r3, [r3, #12]
 801a4b2:	429a      	cmp	r2, r3
 801a4b4:	d10c      	bne.n	801a4d0 <ip4_reass+0xdc>
 801a4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4b8:	699a      	ldr	r2, [r3, #24]
 801a4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a4bc:	691b      	ldr	r3, [r3, #16]
 801a4be:	429a      	cmp	r2, r3
 801a4c0:	d106      	bne.n	801a4d0 <ip4_reass+0xdc>
 801a4c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4c4:	899a      	ldrh	r2, [r3, #12]
 801a4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a4c8:	889b      	ldrh	r3, [r3, #4]
 801a4ca:	b29b      	uxth	r3, r3
 801a4cc:	429a      	cmp	r2, r3
 801a4ce:	d006      	beq.n	801a4de <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801a4d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4d2:	681b      	ldr	r3, [r3, #0]
 801a4d4:	633b      	str	r3, [r7, #48]	; 0x30
 801a4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	d1e6      	bne.n	801a4aa <ip4_reass+0xb6>
 801a4dc:	e000      	b.n	801a4e0 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801a4de:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801a4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4e2:	2b00      	cmp	r3, #0
 801a4e4:	d109      	bne.n	801a4fa <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801a4e6:	8c3b      	ldrh	r3, [r7, #32]
 801a4e8:	4619      	mov	r1, r3
 801a4ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a4ec:	f7ff fdb0 	bl	801a050 <ip_reass_enqueue_new_datagram>
 801a4f0:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801a4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4f4:	2b00      	cmp	r3, #0
 801a4f6:	d11c      	bne.n	801a532 <ip4_reass+0x13e>
      goto nullreturn;
 801a4f8:	e109      	b.n	801a70e <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801a4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a4fc:	88db      	ldrh	r3, [r3, #6]
 801a4fe:	b29b      	uxth	r3, r3
 801a500:	4618      	mov	r0, r3
 801a502:	f7f4 fdf5 	bl	800f0f0 <lwip_htons>
 801a506:	4603      	mov	r3, r0
 801a508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a50c:	2b00      	cmp	r3, #0
 801a50e:	d110      	bne.n	801a532 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801a510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a512:	89db      	ldrh	r3, [r3, #14]
 801a514:	4618      	mov	r0, r3
 801a516:	f7f4 fdeb 	bl	800f0f0 <lwip_htons>
 801a51a:	4603      	mov	r3, r0
 801a51c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801a520:	2b00      	cmp	r3, #0
 801a522:	d006      	beq.n	801a532 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801a524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a526:	3308      	adds	r3, #8
 801a528:	2214      	movs	r2, #20
 801a52a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801a52c:	4618      	mov	r0, r3
 801a52e:	f000 fbb5 	bl	801ac9c <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801a532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a534:	88db      	ldrh	r3, [r3, #6]
 801a536:	b29b      	uxth	r3, r3
 801a538:	f003 0320 	and.w	r3, r3, #32
 801a53c:	2b00      	cmp	r3, #0
 801a53e:	bf0c      	ite	eq
 801a540:	2301      	moveq	r3, #1
 801a542:	2300      	movne	r3, #0
 801a544:	b2db      	uxtb	r3, r3
 801a546:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801a548:	69fb      	ldr	r3, [r7, #28]
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d00e      	beq.n	801a56c <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801a54e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801a550:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a552:	4413      	add	r3, r2
 801a554:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801a556:	8b7a      	ldrh	r2, [r7, #26]
 801a558:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a55a:	429a      	cmp	r2, r3
 801a55c:	f0c0 80a0 	bcc.w	801a6a0 <ip4_reass+0x2ac>
 801a560:	8b7b      	ldrh	r3, [r7, #26]
 801a562:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801a566:	4293      	cmp	r3, r2
 801a568:	f200 809a 	bhi.w	801a6a0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801a56c:	69fa      	ldr	r2, [r7, #28]
 801a56e:	6879      	ldr	r1, [r7, #4]
 801a570:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a572:	f7ff fdd5 	bl	801a120 <ip_reass_chain_frag_into_datagram_and_validate>
 801a576:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801a578:	697b      	ldr	r3, [r7, #20]
 801a57a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a57e:	f000 8091 	beq.w	801a6a4 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801a582:	4b5b      	ldr	r3, [pc, #364]	; (801a6f0 <ip4_reass+0x2fc>)
 801a584:	881a      	ldrh	r2, [r3, #0]
 801a586:	8c3b      	ldrh	r3, [r7, #32]
 801a588:	4413      	add	r3, r2
 801a58a:	b29a      	uxth	r2, r3
 801a58c:	4b58      	ldr	r3, [pc, #352]	; (801a6f0 <ip4_reass+0x2fc>)
 801a58e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801a590:	69fb      	ldr	r3, [r7, #28]
 801a592:	2b00      	cmp	r3, #0
 801a594:	d00d      	beq.n	801a5b2 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801a596:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801a598:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a59a:	4413      	add	r3, r2
 801a59c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801a59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5a0:	8a7a      	ldrh	r2, [r7, #18]
 801a5a2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801a5a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5a6:	7f9b      	ldrb	r3, [r3, #30]
 801a5a8:	f043 0301 	orr.w	r3, r3, #1
 801a5ac:	b2da      	uxtb	r2, r3
 801a5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5b0:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801a5b2:	697b      	ldr	r3, [r7, #20]
 801a5b4:	2b01      	cmp	r3, #1
 801a5b6:	d171      	bne.n	801a69c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801a5b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5ba:	8b9b      	ldrh	r3, [r3, #28]
 801a5bc:	3314      	adds	r3, #20
 801a5be:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801a5c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5c2:	685b      	ldr	r3, [r3, #4]
 801a5c4:	685b      	ldr	r3, [r3, #4]
 801a5c6:	681b      	ldr	r3, [r3, #0]
 801a5c8:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801a5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5cc:	685b      	ldr	r3, [r3, #4]
 801a5ce:	685b      	ldr	r3, [r3, #4]
 801a5d0:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801a5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5d4:	3308      	adds	r3, #8
 801a5d6:	2214      	movs	r2, #20
 801a5d8:	4619      	mov	r1, r3
 801a5da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a5dc:	f000 fb5e 	bl	801ac9c <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801a5e0:	8a3b      	ldrh	r3, [r7, #16]
 801a5e2:	4618      	mov	r0, r3
 801a5e4:	f7f4 fd84 	bl	800f0f0 <lwip_htons>
 801a5e8:	4603      	mov	r3, r0
 801a5ea:	461a      	mov	r2, r3
 801a5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5ee:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801a5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5f2:	2200      	movs	r2, #0
 801a5f4:	719a      	strb	r2, [r3, #6]
 801a5f6:	2200      	movs	r2, #0
 801a5f8:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801a5fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5fc:	2200      	movs	r2, #0
 801a5fe:	729a      	strb	r2, [r3, #10]
 801a600:	2200      	movs	r2, #0
 801a602:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801a604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a606:	685b      	ldr	r3, [r3, #4]
 801a608:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801a60a:	e00d      	b.n	801a628 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801a60c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a60e:	685b      	ldr	r3, [r3, #4]
 801a610:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801a612:	2114      	movs	r1, #20
 801a614:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801a616:	f7f5 ff81 	bl	801051c <pbuf_remove_header>
      pbuf_cat(p, r);
 801a61a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801a61c:	6878      	ldr	r0, [r7, #4]
 801a61e:	f7f6 f8c5 	bl	80107ac <pbuf_cat>
      r = iprh->next_pbuf;
 801a622:	68fb      	ldr	r3, [r7, #12]
 801a624:	681b      	ldr	r3, [r3, #0]
 801a626:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801a628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a62a:	2b00      	cmp	r3, #0
 801a62c:	d1ee      	bne.n	801a60c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801a62e:	4b31      	ldr	r3, [pc, #196]	; (801a6f4 <ip4_reass+0x300>)
 801a630:	681b      	ldr	r3, [r3, #0]
 801a632:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a634:	429a      	cmp	r2, r3
 801a636:	d102      	bne.n	801a63e <ip4_reass+0x24a>
      ipr_prev = NULL;
 801a638:	2300      	movs	r3, #0
 801a63a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a63c:	e010      	b.n	801a660 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801a63e:	4b2d      	ldr	r3, [pc, #180]	; (801a6f4 <ip4_reass+0x300>)
 801a640:	681b      	ldr	r3, [r3, #0]
 801a642:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a644:	e007      	b.n	801a656 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801a646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a648:	681b      	ldr	r3, [r3, #0]
 801a64a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a64c:	429a      	cmp	r2, r3
 801a64e:	d006      	beq.n	801a65e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801a650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a652:	681b      	ldr	r3, [r3, #0]
 801a654:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a658:	2b00      	cmp	r3, #0
 801a65a:	d1f4      	bne.n	801a646 <ip4_reass+0x252>
 801a65c:	e000      	b.n	801a660 <ip4_reass+0x26c>
          break;
 801a65e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801a660:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a662:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a664:	f7ff fd2e 	bl	801a0c4 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801a668:	6878      	ldr	r0, [r7, #4]
 801a66a:	f7f6 f865 	bl	8010738 <pbuf_clen>
 801a66e:	4603      	mov	r3, r0
 801a670:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801a672:	4b1f      	ldr	r3, [pc, #124]	; (801a6f0 <ip4_reass+0x2fc>)
 801a674:	881b      	ldrh	r3, [r3, #0]
 801a676:	8c3a      	ldrh	r2, [r7, #32]
 801a678:	429a      	cmp	r2, r3
 801a67a:	d906      	bls.n	801a68a <ip4_reass+0x296>
 801a67c:	4b1e      	ldr	r3, [pc, #120]	; (801a6f8 <ip4_reass+0x304>)
 801a67e:	f240 229b 	movw	r2, #667	; 0x29b
 801a682:	491e      	ldr	r1, [pc, #120]	; (801a6fc <ip4_reass+0x308>)
 801a684:	481e      	ldr	r0, [pc, #120]	; (801a700 <ip4_reass+0x30c>)
 801a686:	f001 f84d 	bl	801b724 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801a68a:	4b19      	ldr	r3, [pc, #100]	; (801a6f0 <ip4_reass+0x2fc>)
 801a68c:	881a      	ldrh	r2, [r3, #0]
 801a68e:	8c3b      	ldrh	r3, [r7, #32]
 801a690:	1ad3      	subs	r3, r2, r3
 801a692:	b29a      	uxth	r2, r3
 801a694:	4b16      	ldr	r3, [pc, #88]	; (801a6f0 <ip4_reass+0x2fc>)
 801a696:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	e03c      	b.n	801a716 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801a69c:	2300      	movs	r3, #0
 801a69e:	e03a      	b.n	801a716 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801a6a0:	bf00      	nop
 801a6a2:	e000      	b.n	801a6a6 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801a6a4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801a6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a6a8:	2b00      	cmp	r3, #0
 801a6aa:	d106      	bne.n	801a6ba <ip4_reass+0x2c6>
 801a6ac:	4b12      	ldr	r3, [pc, #72]	; (801a6f8 <ip4_reass+0x304>)
 801a6ae:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801a6b2:	4914      	ldr	r1, [pc, #80]	; (801a704 <ip4_reass+0x310>)
 801a6b4:	4812      	ldr	r0, [pc, #72]	; (801a700 <ip4_reass+0x30c>)
 801a6b6:	f001 f835 	bl	801b724 <iprintf>
  if (ipr->p == NULL) {
 801a6ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a6bc:	685b      	ldr	r3, [r3, #4]
 801a6be:	2b00      	cmp	r3, #0
 801a6c0:	d124      	bne.n	801a70c <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801a6c2:	4b0c      	ldr	r3, [pc, #48]	; (801a6f4 <ip4_reass+0x300>)
 801a6c4:	681b      	ldr	r3, [r3, #0]
 801a6c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a6c8:	429a      	cmp	r2, r3
 801a6ca:	d006      	beq.n	801a6da <ip4_reass+0x2e6>
 801a6cc:	4b0a      	ldr	r3, [pc, #40]	; (801a6f8 <ip4_reass+0x304>)
 801a6ce:	f240 22ab 	movw	r2, #683	; 0x2ab
 801a6d2:	490d      	ldr	r1, [pc, #52]	; (801a708 <ip4_reass+0x314>)
 801a6d4:	480a      	ldr	r0, [pc, #40]	; (801a700 <ip4_reass+0x30c>)
 801a6d6:	f001 f825 	bl	801b724 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801a6da:	2100      	movs	r1, #0
 801a6dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a6de:	f7ff fcf1 	bl	801a0c4 <ip_reass_dequeue_datagram>
 801a6e2:	e014      	b.n	801a70e <ip4_reass+0x31a>
    goto nullreturn;
 801a6e4:	bf00      	nop
 801a6e6:	e012      	b.n	801a70e <ip4_reass+0x31a>
    goto nullreturn;
 801a6e8:	bf00      	nop
 801a6ea:	e010      	b.n	801a70e <ip4_reass+0x31a>
      goto nullreturn;
 801a6ec:	bf00      	nop
 801a6ee:	e00e      	b.n	801a70e <ip4_reass+0x31a>
 801a6f0:	20000654 	.word	0x20000654
 801a6f4:	20000650 	.word	0x20000650
 801a6f8:	08023934 	.word	0x08023934
 801a6fc:	08023aa4 	.word	0x08023aa4
 801a700:	0802397c 	.word	0x0802397c
 801a704:	08023ac0 	.word	0x08023ac0
 801a708:	08023acc 	.word	0x08023acc
  }

nullreturn:
 801a70c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801a70e:	6878      	ldr	r0, [r7, #4]
 801a710:	f7f5 ff8a 	bl	8010628 <pbuf_free>
  return NULL;
 801a714:	2300      	movs	r3, #0
}
 801a716:	4618      	mov	r0, r3
 801a718:	3738      	adds	r7, #56	; 0x38
 801a71a:	46bd      	mov	sp, r7
 801a71c:	bd80      	pop	{r7, pc}
 801a71e:	bf00      	nop

0801a720 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801a720:	b580      	push	{r7, lr}
 801a722:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801a724:	2005      	movs	r0, #5
 801a726:	f7f5 f939 	bl	800f99c <memp_malloc>
 801a72a:	4603      	mov	r3, r0
}
 801a72c:	4618      	mov	r0, r3
 801a72e:	bd80      	pop	{r7, pc}

0801a730 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801a730:	b580      	push	{r7, lr}
 801a732:	b082      	sub	sp, #8
 801a734:	af00      	add	r7, sp, #0
 801a736:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	2b00      	cmp	r3, #0
 801a73c:	d106      	bne.n	801a74c <ip_frag_free_pbuf_custom_ref+0x1c>
 801a73e:	4b07      	ldr	r3, [pc, #28]	; (801a75c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801a740:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801a744:	4906      	ldr	r1, [pc, #24]	; (801a760 <ip_frag_free_pbuf_custom_ref+0x30>)
 801a746:	4807      	ldr	r0, [pc, #28]	; (801a764 <ip_frag_free_pbuf_custom_ref+0x34>)
 801a748:	f000 ffec 	bl	801b724 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801a74c:	6879      	ldr	r1, [r7, #4]
 801a74e:	2005      	movs	r0, #5
 801a750:	f7f5 f970 	bl	800fa34 <memp_free>
}
 801a754:	bf00      	nop
 801a756:	3708      	adds	r7, #8
 801a758:	46bd      	mov	sp, r7
 801a75a:	bd80      	pop	{r7, pc}
 801a75c:	08023934 	.word	0x08023934
 801a760:	08023aec 	.word	0x08023aec
 801a764:	0802397c 	.word	0x0802397c

0801a768 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801a768:	b580      	push	{r7, lr}
 801a76a:	b084      	sub	sp, #16
 801a76c:	af00      	add	r7, sp, #0
 801a76e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801a770:	687b      	ldr	r3, [r7, #4]
 801a772:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801a774:	68fb      	ldr	r3, [r7, #12]
 801a776:	2b00      	cmp	r3, #0
 801a778:	d106      	bne.n	801a788 <ipfrag_free_pbuf_custom+0x20>
 801a77a:	4b11      	ldr	r3, [pc, #68]	; (801a7c0 <ipfrag_free_pbuf_custom+0x58>)
 801a77c:	f240 22ce 	movw	r2, #718	; 0x2ce
 801a780:	4910      	ldr	r1, [pc, #64]	; (801a7c4 <ipfrag_free_pbuf_custom+0x5c>)
 801a782:	4811      	ldr	r0, [pc, #68]	; (801a7c8 <ipfrag_free_pbuf_custom+0x60>)
 801a784:	f000 ffce 	bl	801b724 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801a788:	68fa      	ldr	r2, [r7, #12]
 801a78a:	687b      	ldr	r3, [r7, #4]
 801a78c:	429a      	cmp	r2, r3
 801a78e:	d006      	beq.n	801a79e <ipfrag_free_pbuf_custom+0x36>
 801a790:	4b0b      	ldr	r3, [pc, #44]	; (801a7c0 <ipfrag_free_pbuf_custom+0x58>)
 801a792:	f240 22cf 	movw	r2, #719	; 0x2cf
 801a796:	490d      	ldr	r1, [pc, #52]	; (801a7cc <ipfrag_free_pbuf_custom+0x64>)
 801a798:	480b      	ldr	r0, [pc, #44]	; (801a7c8 <ipfrag_free_pbuf_custom+0x60>)
 801a79a:	f000 ffc3 	bl	801b724 <iprintf>
  if (pcr->original != NULL) {
 801a79e:	68fb      	ldr	r3, [r7, #12]
 801a7a0:	695b      	ldr	r3, [r3, #20]
 801a7a2:	2b00      	cmp	r3, #0
 801a7a4:	d004      	beq.n	801a7b0 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801a7a6:	68fb      	ldr	r3, [r7, #12]
 801a7a8:	695b      	ldr	r3, [r3, #20]
 801a7aa:	4618      	mov	r0, r3
 801a7ac:	f7f5 ff3c 	bl	8010628 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801a7b0:	68f8      	ldr	r0, [r7, #12]
 801a7b2:	f7ff ffbd 	bl	801a730 <ip_frag_free_pbuf_custom_ref>
}
 801a7b6:	bf00      	nop
 801a7b8:	3710      	adds	r7, #16
 801a7ba:	46bd      	mov	sp, r7
 801a7bc:	bd80      	pop	{r7, pc}
 801a7be:	bf00      	nop
 801a7c0:	08023934 	.word	0x08023934
 801a7c4:	08023af8 	.word	0x08023af8
 801a7c8:	0802397c 	.word	0x0802397c
 801a7cc:	08023b04 	.word	0x08023b04

0801a7d0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801a7d0:	b580      	push	{r7, lr}
 801a7d2:	b094      	sub	sp, #80	; 0x50
 801a7d4:	af02      	add	r7, sp, #8
 801a7d6:	60f8      	str	r0, [r7, #12]
 801a7d8:	60b9      	str	r1, [r7, #8]
 801a7da:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801a7dc:	2300      	movs	r3, #0
 801a7de:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801a7e2:	68bb      	ldr	r3, [r7, #8]
 801a7e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801a7e6:	3b14      	subs	r3, #20
 801a7e8:	2b00      	cmp	r3, #0
 801a7ea:	da00      	bge.n	801a7ee <ip4_frag+0x1e>
 801a7ec:	3307      	adds	r3, #7
 801a7ee:	10db      	asrs	r3, r3, #3
 801a7f0:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801a7f2:	2314      	movs	r3, #20
 801a7f4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801a7f6:	68fb      	ldr	r3, [r7, #12]
 801a7f8:	685b      	ldr	r3, [r3, #4]
 801a7fa:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801a7fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a7fe:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801a800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a802:	781b      	ldrb	r3, [r3, #0]
 801a804:	f003 030f 	and.w	r3, r3, #15
 801a808:	b2db      	uxtb	r3, r3
 801a80a:	009b      	lsls	r3, r3, #2
 801a80c:	b2db      	uxtb	r3, r3
 801a80e:	2b14      	cmp	r3, #20
 801a810:	d002      	beq.n	801a818 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801a812:	f06f 0305 	mvn.w	r3, #5
 801a816:	e110      	b.n	801aa3a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801a818:	68fb      	ldr	r3, [r7, #12]
 801a81a:	895b      	ldrh	r3, [r3, #10]
 801a81c:	2b13      	cmp	r3, #19
 801a81e:	d809      	bhi.n	801a834 <ip4_frag+0x64>
 801a820:	4b88      	ldr	r3, [pc, #544]	; (801aa44 <ip4_frag+0x274>)
 801a822:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801a826:	4988      	ldr	r1, [pc, #544]	; (801aa48 <ip4_frag+0x278>)
 801a828:	4888      	ldr	r0, [pc, #544]	; (801aa4c <ip4_frag+0x27c>)
 801a82a:	f000 ff7b 	bl	801b724 <iprintf>
 801a82e:	f06f 0305 	mvn.w	r3, #5
 801a832:	e102      	b.n	801aa3a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801a834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a836:	88db      	ldrh	r3, [r3, #6]
 801a838:	b29b      	uxth	r3, r3
 801a83a:	4618      	mov	r0, r3
 801a83c:	f7f4 fc58 	bl	800f0f0 <lwip_htons>
 801a840:	4603      	mov	r3, r0
 801a842:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801a844:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a846:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a84a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801a84e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a850:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801a854:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801a856:	68fb      	ldr	r3, [r7, #12]
 801a858:	891b      	ldrh	r3, [r3, #8]
 801a85a:	3b14      	subs	r3, #20
 801a85c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801a860:	e0e1      	b.n	801aa26 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801a862:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a864:	00db      	lsls	r3, r3, #3
 801a866:	b29b      	uxth	r3, r3
 801a868:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a86c:	4293      	cmp	r3, r2
 801a86e:	bf28      	it	cs
 801a870:	4613      	movcs	r3, r2
 801a872:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801a874:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a878:	2114      	movs	r1, #20
 801a87a:	200e      	movs	r0, #14
 801a87c:	f7f5 fbf0 	bl	8010060 <pbuf_alloc>
 801a880:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801a882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a884:	2b00      	cmp	r3, #0
 801a886:	f000 80d5 	beq.w	801aa34 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801a88a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a88c:	895b      	ldrh	r3, [r3, #10]
 801a88e:	2b13      	cmp	r3, #19
 801a890:	d806      	bhi.n	801a8a0 <ip4_frag+0xd0>
 801a892:	4b6c      	ldr	r3, [pc, #432]	; (801aa44 <ip4_frag+0x274>)
 801a894:	f44f 7249 	mov.w	r2, #804	; 0x324
 801a898:	496d      	ldr	r1, [pc, #436]	; (801aa50 <ip4_frag+0x280>)
 801a89a:	486c      	ldr	r0, [pc, #432]	; (801aa4c <ip4_frag+0x27c>)
 801a89c:	f000 ff42 	bl	801b724 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801a8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8a2:	685b      	ldr	r3, [r3, #4]
 801a8a4:	2214      	movs	r2, #20
 801a8a6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801a8a8:	4618      	mov	r0, r3
 801a8aa:	f000 f9f7 	bl	801ac9c <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801a8ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8b0:	685b      	ldr	r3, [r3, #4]
 801a8b2:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801a8b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801a8b6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801a8ba:	e064      	b.n	801a986 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801a8bc:	68fb      	ldr	r3, [r7, #12]
 801a8be:	895a      	ldrh	r2, [r3, #10]
 801a8c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a8c2:	1ad3      	subs	r3, r2, r3
 801a8c4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801a8c6:	68fb      	ldr	r3, [r7, #12]
 801a8c8:	895b      	ldrh	r3, [r3, #10]
 801a8ca:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801a8cc:	429a      	cmp	r2, r3
 801a8ce:	d906      	bls.n	801a8de <ip4_frag+0x10e>
 801a8d0:	4b5c      	ldr	r3, [pc, #368]	; (801aa44 <ip4_frag+0x274>)
 801a8d2:	f240 322d 	movw	r2, #813	; 0x32d
 801a8d6:	495f      	ldr	r1, [pc, #380]	; (801aa54 <ip4_frag+0x284>)
 801a8d8:	485c      	ldr	r0, [pc, #368]	; (801aa4c <ip4_frag+0x27c>)
 801a8da:	f000 ff23 	bl	801b724 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801a8de:	8bfa      	ldrh	r2, [r7, #30]
 801a8e0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a8e4:	4293      	cmp	r3, r2
 801a8e6:	bf28      	it	cs
 801a8e8:	4613      	movcs	r3, r2
 801a8ea:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801a8ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a8f2:	2b00      	cmp	r3, #0
 801a8f4:	d105      	bne.n	801a902 <ip4_frag+0x132>
        poff = 0;
 801a8f6:	2300      	movs	r3, #0
 801a8f8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801a8fa:	68fb      	ldr	r3, [r7, #12]
 801a8fc:	681b      	ldr	r3, [r3, #0]
 801a8fe:	60fb      	str	r3, [r7, #12]
        continue;
 801a900:	e041      	b.n	801a986 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801a902:	f7ff ff0d 	bl	801a720 <ip_frag_alloc_pbuf_custom_ref>
 801a906:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801a908:	69bb      	ldr	r3, [r7, #24]
 801a90a:	2b00      	cmp	r3, #0
 801a90c:	d103      	bne.n	801a916 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801a90e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a910:	f7f5 fe8a 	bl	8010628 <pbuf_free>
        goto memerr;
 801a914:	e08f      	b.n	801aa36 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801a916:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801a918:	68fb      	ldr	r3, [r7, #12]
 801a91a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801a91c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a91e:	4413      	add	r3, r2
 801a920:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801a924:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801a928:	9201      	str	r2, [sp, #4]
 801a92a:	9300      	str	r3, [sp, #0]
 801a92c:	4603      	mov	r3, r0
 801a92e:	2241      	movs	r2, #65	; 0x41
 801a930:	2000      	movs	r0, #0
 801a932:	f7f5 fcbf 	bl	80102b4 <pbuf_alloced_custom>
 801a936:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801a938:	697b      	ldr	r3, [r7, #20]
 801a93a:	2b00      	cmp	r3, #0
 801a93c:	d106      	bne.n	801a94c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801a93e:	69b8      	ldr	r0, [r7, #24]
 801a940:	f7ff fef6 	bl	801a730 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801a944:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a946:	f7f5 fe6f 	bl	8010628 <pbuf_free>
        goto memerr;
 801a94a:	e074      	b.n	801aa36 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801a94c:	68f8      	ldr	r0, [r7, #12]
 801a94e:	f7f5 ff0b 	bl	8010768 <pbuf_ref>
      pcr->original = p;
 801a952:	69bb      	ldr	r3, [r7, #24]
 801a954:	68fa      	ldr	r2, [r7, #12]
 801a956:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801a958:	69bb      	ldr	r3, [r7, #24]
 801a95a:	4a3f      	ldr	r2, [pc, #252]	; (801aa58 <ip4_frag+0x288>)
 801a95c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801a95e:	6979      	ldr	r1, [r7, #20]
 801a960:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a962:	f7f5 ff23 	bl	80107ac <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801a966:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801a96a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a96e:	1ad3      	subs	r3, r2, r3
 801a970:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801a974:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a978:	2b00      	cmp	r3, #0
 801a97a:	d004      	beq.n	801a986 <ip4_frag+0x1b6>
        poff = 0;
 801a97c:	2300      	movs	r3, #0
 801a97e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801a980:	68fb      	ldr	r3, [r7, #12]
 801a982:	681b      	ldr	r3, [r3, #0]
 801a984:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801a986:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a98a:	2b00      	cmp	r3, #0
 801a98c:	d196      	bne.n	801a8bc <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801a98e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801a990:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a994:	4413      	add	r3, r2
 801a996:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801a998:	68bb      	ldr	r3, [r7, #8]
 801a99a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801a99c:	f1a3 0213 	sub.w	r2, r3, #19
 801a9a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a9a4:	429a      	cmp	r2, r3
 801a9a6:	bfcc      	ite	gt
 801a9a8:	2301      	movgt	r3, #1
 801a9aa:	2300      	movle	r3, #0
 801a9ac:	b2db      	uxtb	r3, r3
 801a9ae:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801a9b0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a9b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a9b8:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801a9ba:	6a3b      	ldr	r3, [r7, #32]
 801a9bc:	2b00      	cmp	r3, #0
 801a9be:	d002      	beq.n	801a9c6 <ip4_frag+0x1f6>
 801a9c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9c2:	2b00      	cmp	r3, #0
 801a9c4:	d003      	beq.n	801a9ce <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801a9c6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a9c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801a9cc:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801a9ce:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a9d0:	4618      	mov	r0, r3
 801a9d2:	f7f4 fb8d 	bl	800f0f0 <lwip_htons>
 801a9d6:	4603      	mov	r3, r0
 801a9d8:	461a      	mov	r2, r3
 801a9da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9dc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801a9de:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801a9e0:	3314      	adds	r3, #20
 801a9e2:	b29b      	uxth	r3, r3
 801a9e4:	4618      	mov	r0, r3
 801a9e6:	f7f4 fb83 	bl	800f0f0 <lwip_htons>
 801a9ea:	4603      	mov	r3, r0
 801a9ec:	461a      	mov	r2, r3
 801a9ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9f0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801a9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9f4:	2200      	movs	r2, #0
 801a9f6:	729a      	strb	r2, [r3, #10]
 801a9f8:	2200      	movs	r2, #0
 801a9fa:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801a9fc:	68bb      	ldr	r3, [r7, #8]
 801a9fe:	695b      	ldr	r3, [r3, #20]
 801aa00:	687a      	ldr	r2, [r7, #4]
 801aa02:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801aa04:	68b8      	ldr	r0, [r7, #8]
 801aa06:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801aa08:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801aa0a:	f7f5 fe0d 	bl	8010628 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801aa0e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801aa12:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801aa14:	1ad3      	subs	r3, r2, r3
 801aa16:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801aa1a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801aa1e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801aa20:	4413      	add	r3, r2
 801aa22:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801aa26:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801aa2a:	2b00      	cmp	r3, #0
 801aa2c:	f47f af19 	bne.w	801a862 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801aa30:	2300      	movs	r3, #0
 801aa32:	e002      	b.n	801aa3a <ip4_frag+0x26a>
      goto memerr;
 801aa34:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801aa36:	f04f 33ff 	mov.w	r3, #4294967295
}
 801aa3a:	4618      	mov	r0, r3
 801aa3c:	3748      	adds	r7, #72	; 0x48
 801aa3e:	46bd      	mov	sp, r7
 801aa40:	bd80      	pop	{r7, pc}
 801aa42:	bf00      	nop
 801aa44:	08023934 	.word	0x08023934
 801aa48:	08023b10 	.word	0x08023b10
 801aa4c:	0802397c 	.word	0x0802397c
 801aa50:	08023b2c 	.word	0x08023b2c
 801aa54:	08023b4c 	.word	0x08023b4c
 801aa58:	0801a769 	.word	0x0801a769

0801aa5c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801aa5c:	b580      	push	{r7, lr}
 801aa5e:	b086      	sub	sp, #24
 801aa60:	af00      	add	r7, sp, #0
 801aa62:	6078      	str	r0, [r7, #4]
 801aa64:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801aa66:	230e      	movs	r3, #14
 801aa68:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801aa6a:	687b      	ldr	r3, [r7, #4]
 801aa6c:	895b      	ldrh	r3, [r3, #10]
 801aa6e:	2b0e      	cmp	r3, #14
 801aa70:	d96e      	bls.n	801ab50 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801aa72:	687b      	ldr	r3, [r7, #4]
 801aa74:	7bdb      	ldrb	r3, [r3, #15]
 801aa76:	2b00      	cmp	r3, #0
 801aa78:	d106      	bne.n	801aa88 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801aa7a:	683b      	ldr	r3, [r7, #0]
 801aa7c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801aa80:	3301      	adds	r3, #1
 801aa82:	b2da      	uxtb	r2, r3
 801aa84:	687b      	ldr	r3, [r7, #4]
 801aa86:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801aa88:	687b      	ldr	r3, [r7, #4]
 801aa8a:	685b      	ldr	r3, [r3, #4]
 801aa8c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801aa8e:	693b      	ldr	r3, [r7, #16]
 801aa90:	7b1a      	ldrb	r2, [r3, #12]
 801aa92:	7b5b      	ldrb	r3, [r3, #13]
 801aa94:	021b      	lsls	r3, r3, #8
 801aa96:	4313      	orrs	r3, r2
 801aa98:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801aa9a:	693b      	ldr	r3, [r7, #16]
 801aa9c:	781b      	ldrb	r3, [r3, #0]
 801aa9e:	f003 0301 	and.w	r3, r3, #1
 801aaa2:	2b00      	cmp	r3, #0
 801aaa4:	d023      	beq.n	801aaee <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801aaa6:	693b      	ldr	r3, [r7, #16]
 801aaa8:	781b      	ldrb	r3, [r3, #0]
 801aaaa:	2b01      	cmp	r3, #1
 801aaac:	d10f      	bne.n	801aace <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801aaae:	693b      	ldr	r3, [r7, #16]
 801aab0:	785b      	ldrb	r3, [r3, #1]
 801aab2:	2b00      	cmp	r3, #0
 801aab4:	d11b      	bne.n	801aaee <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801aab6:	693b      	ldr	r3, [r7, #16]
 801aab8:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801aaba:	2b5e      	cmp	r3, #94	; 0x5e
 801aabc:	d117      	bne.n	801aaee <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801aabe:	687b      	ldr	r3, [r7, #4]
 801aac0:	7b5b      	ldrb	r3, [r3, #13]
 801aac2:	f043 0310 	orr.w	r3, r3, #16
 801aac6:	b2da      	uxtb	r2, r3
 801aac8:	687b      	ldr	r3, [r7, #4]
 801aaca:	735a      	strb	r2, [r3, #13]
 801aacc:	e00f      	b.n	801aaee <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801aace:	693b      	ldr	r3, [r7, #16]
 801aad0:	2206      	movs	r2, #6
 801aad2:	4928      	ldr	r1, [pc, #160]	; (801ab74 <ethernet_input+0x118>)
 801aad4:	4618      	mov	r0, r3
 801aad6:	f000 f8d3 	bl	801ac80 <memcmp>
 801aada:	4603      	mov	r3, r0
 801aadc:	2b00      	cmp	r3, #0
 801aade:	d106      	bne.n	801aaee <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801aae0:	687b      	ldr	r3, [r7, #4]
 801aae2:	7b5b      	ldrb	r3, [r3, #13]
 801aae4:	f043 0308 	orr.w	r3, r3, #8
 801aae8:	b2da      	uxtb	r2, r3
 801aaea:	687b      	ldr	r3, [r7, #4]
 801aaec:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801aaee:	89fb      	ldrh	r3, [r7, #14]
 801aaf0:	2b08      	cmp	r3, #8
 801aaf2:	d003      	beq.n	801aafc <ethernet_input+0xa0>
 801aaf4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801aaf8:	d014      	beq.n	801ab24 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801aafa:	e032      	b.n	801ab62 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801aafc:	683b      	ldr	r3, [r7, #0]
 801aafe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ab02:	f003 0308 	and.w	r3, r3, #8
 801ab06:	2b00      	cmp	r3, #0
 801ab08:	d024      	beq.n	801ab54 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ab0a:	8afb      	ldrh	r3, [r7, #22]
 801ab0c:	4619      	mov	r1, r3
 801ab0e:	6878      	ldr	r0, [r7, #4]
 801ab10:	f7f5 fd04 	bl	801051c <pbuf_remove_header>
 801ab14:	4603      	mov	r3, r0
 801ab16:	2b00      	cmp	r3, #0
 801ab18:	d11e      	bne.n	801ab58 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801ab1a:	6839      	ldr	r1, [r7, #0]
 801ab1c:	6878      	ldr	r0, [r7, #4]
 801ab1e:	f7fe ff09 	bl	8019934 <ip4_input>
      break;
 801ab22:	e013      	b.n	801ab4c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ab24:	683b      	ldr	r3, [r7, #0]
 801ab26:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ab2a:	f003 0308 	and.w	r3, r3, #8
 801ab2e:	2b00      	cmp	r3, #0
 801ab30:	d014      	beq.n	801ab5c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ab32:	8afb      	ldrh	r3, [r7, #22]
 801ab34:	4619      	mov	r1, r3
 801ab36:	6878      	ldr	r0, [r7, #4]
 801ab38:	f7f5 fcf0 	bl	801051c <pbuf_remove_header>
 801ab3c:	4603      	mov	r3, r0
 801ab3e:	2b00      	cmp	r3, #0
 801ab40:	d10e      	bne.n	801ab60 <ethernet_input+0x104>
        etharp_input(p, netif);
 801ab42:	6839      	ldr	r1, [r7, #0]
 801ab44:	6878      	ldr	r0, [r7, #4]
 801ab46:	f7fe f8a5 	bl	8018c94 <etharp_input>
      break;
 801ab4a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801ab4c:	2300      	movs	r3, #0
 801ab4e:	e00c      	b.n	801ab6a <ethernet_input+0x10e>
    goto free_and_return;
 801ab50:	bf00      	nop
 801ab52:	e006      	b.n	801ab62 <ethernet_input+0x106>
        goto free_and_return;
 801ab54:	bf00      	nop
 801ab56:	e004      	b.n	801ab62 <ethernet_input+0x106>
        goto free_and_return;
 801ab58:	bf00      	nop
 801ab5a:	e002      	b.n	801ab62 <ethernet_input+0x106>
        goto free_and_return;
 801ab5c:	bf00      	nop
 801ab5e:	e000      	b.n	801ab62 <ethernet_input+0x106>
        goto free_and_return;
 801ab60:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801ab62:	6878      	ldr	r0, [r7, #4]
 801ab64:	f7f5 fd60 	bl	8010628 <pbuf_free>
  return ERR_OK;
 801ab68:	2300      	movs	r3, #0
}
 801ab6a:	4618      	mov	r0, r3
 801ab6c:	3718      	adds	r7, #24
 801ab6e:	46bd      	mov	sp, r7
 801ab70:	bd80      	pop	{r7, pc}
 801ab72:	bf00      	nop
 801ab74:	08024250 	.word	0x08024250

0801ab78 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ab78:	b580      	push	{r7, lr}
 801ab7a:	b086      	sub	sp, #24
 801ab7c:	af00      	add	r7, sp, #0
 801ab7e:	60f8      	str	r0, [r7, #12]
 801ab80:	60b9      	str	r1, [r7, #8]
 801ab82:	607a      	str	r2, [r7, #4]
 801ab84:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801ab86:	8c3b      	ldrh	r3, [r7, #32]
 801ab88:	4618      	mov	r0, r3
 801ab8a:	f7f4 fab1 	bl	800f0f0 <lwip_htons>
 801ab8e:	4603      	mov	r3, r0
 801ab90:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ab92:	210e      	movs	r1, #14
 801ab94:	68b8      	ldr	r0, [r7, #8]
 801ab96:	f7f5 fcb1 	bl	80104fc <pbuf_add_header>
 801ab9a:	4603      	mov	r3, r0
 801ab9c:	2b00      	cmp	r3, #0
 801ab9e:	d125      	bne.n	801abec <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801aba0:	68bb      	ldr	r3, [r7, #8]
 801aba2:	685b      	ldr	r3, [r3, #4]
 801aba4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801aba6:	693b      	ldr	r3, [r7, #16]
 801aba8:	8afa      	ldrh	r2, [r7, #22]
 801abaa:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801abac:	693b      	ldr	r3, [r7, #16]
 801abae:	2206      	movs	r2, #6
 801abb0:	6839      	ldr	r1, [r7, #0]
 801abb2:	4618      	mov	r0, r3
 801abb4:	f000 f872 	bl	801ac9c <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801abb8:	693b      	ldr	r3, [r7, #16]
 801abba:	3306      	adds	r3, #6
 801abbc:	2206      	movs	r2, #6
 801abbe:	6879      	ldr	r1, [r7, #4]
 801abc0:	4618      	mov	r0, r3
 801abc2:	f000 f86b 	bl	801ac9c <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801abc6:	68fb      	ldr	r3, [r7, #12]
 801abc8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801abcc:	2b06      	cmp	r3, #6
 801abce:	d006      	beq.n	801abde <ethernet_output+0x66>
 801abd0:	4b0a      	ldr	r3, [pc, #40]	; (801abfc <ethernet_output+0x84>)
 801abd2:	f44f 7299 	mov.w	r2, #306	; 0x132
 801abd6:	490a      	ldr	r1, [pc, #40]	; (801ac00 <ethernet_output+0x88>)
 801abd8:	480a      	ldr	r0, [pc, #40]	; (801ac04 <ethernet_output+0x8c>)
 801abda:	f000 fda3 	bl	801b724 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801abde:	68fb      	ldr	r3, [r7, #12]
 801abe0:	699b      	ldr	r3, [r3, #24]
 801abe2:	68b9      	ldr	r1, [r7, #8]
 801abe4:	68f8      	ldr	r0, [r7, #12]
 801abe6:	4798      	blx	r3
 801abe8:	4603      	mov	r3, r0
 801abea:	e002      	b.n	801abf2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801abec:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801abee:	f06f 0301 	mvn.w	r3, #1
}
 801abf2:	4618      	mov	r0, r3
 801abf4:	3718      	adds	r7, #24
 801abf6:	46bd      	mov	sp, r7
 801abf8:	bd80      	pop	{r7, pc}
 801abfa:	bf00      	nop
 801abfc:	08023b5c 	.word	0x08023b5c
 801ac00:	08023b94 	.word	0x08023b94
 801ac04:	08023bc8 	.word	0x08023bc8

0801ac08 <atof>:
 801ac08:	2100      	movs	r1, #0
 801ac0a:	f001 bc97 	b.w	801c53c <strtod>

0801ac0e <atoi>:
 801ac0e:	220a      	movs	r2, #10
 801ac10:	2100      	movs	r1, #0
 801ac12:	f001 bd23 	b.w	801c65c <strtol>
	...

0801ac18 <__libc_init_array>:
 801ac18:	b570      	push	{r4, r5, r6, lr}
 801ac1a:	4d0d      	ldr	r5, [pc, #52]	; (801ac50 <__libc_init_array+0x38>)
 801ac1c:	4c0d      	ldr	r4, [pc, #52]	; (801ac54 <__libc_init_array+0x3c>)
 801ac1e:	1b64      	subs	r4, r4, r5
 801ac20:	10a4      	asrs	r4, r4, #2
 801ac22:	2600      	movs	r6, #0
 801ac24:	42a6      	cmp	r6, r4
 801ac26:	d109      	bne.n	801ac3c <__libc_init_array+0x24>
 801ac28:	4d0b      	ldr	r5, [pc, #44]	; (801ac58 <__libc_init_array+0x40>)
 801ac2a:	4c0c      	ldr	r4, [pc, #48]	; (801ac5c <__libc_init_array+0x44>)
 801ac2c:	f005 faa6 	bl	802017c <_init>
 801ac30:	1b64      	subs	r4, r4, r5
 801ac32:	10a4      	asrs	r4, r4, #2
 801ac34:	2600      	movs	r6, #0
 801ac36:	42a6      	cmp	r6, r4
 801ac38:	d105      	bne.n	801ac46 <__libc_init_array+0x2e>
 801ac3a:	bd70      	pop	{r4, r5, r6, pc}
 801ac3c:	f855 3b04 	ldr.w	r3, [r5], #4
 801ac40:	4798      	blx	r3
 801ac42:	3601      	adds	r6, #1
 801ac44:	e7ee      	b.n	801ac24 <__libc_init_array+0xc>
 801ac46:	f855 3b04 	ldr.w	r3, [r5], #4
 801ac4a:	4798      	blx	r3
 801ac4c:	3601      	adds	r6, #1
 801ac4e:	e7f2      	b.n	801ac36 <__libc_init_array+0x1e>
 801ac50:	080247b8 	.word	0x080247b8
 801ac54:	080247b8 	.word	0x080247b8
 801ac58:	080247b8 	.word	0x080247b8
 801ac5c:	080247bc 	.word	0x080247bc

0801ac60 <malloc>:
 801ac60:	4b02      	ldr	r3, [pc, #8]	; (801ac6c <malloc+0xc>)
 801ac62:	4601      	mov	r1, r0
 801ac64:	6818      	ldr	r0, [r3, #0]
 801ac66:	f000 b899 	b.w	801ad9c <_malloc_r>
 801ac6a:	bf00      	nop
 801ac6c:	20000074 	.word	0x20000074

0801ac70 <free>:
 801ac70:	4b02      	ldr	r3, [pc, #8]	; (801ac7c <free+0xc>)
 801ac72:	4601      	mov	r1, r0
 801ac74:	6818      	ldr	r0, [r3, #0]
 801ac76:	f000 b841 	b.w	801acfc <_free_r>
 801ac7a:	bf00      	nop
 801ac7c:	20000074 	.word	0x20000074

0801ac80 <memcmp>:
 801ac80:	b530      	push	{r4, r5, lr}
 801ac82:	3901      	subs	r1, #1
 801ac84:	2400      	movs	r4, #0
 801ac86:	42a2      	cmp	r2, r4
 801ac88:	d101      	bne.n	801ac8e <memcmp+0xe>
 801ac8a:	2000      	movs	r0, #0
 801ac8c:	e005      	b.n	801ac9a <memcmp+0x1a>
 801ac8e:	5d03      	ldrb	r3, [r0, r4]
 801ac90:	3401      	adds	r4, #1
 801ac92:	5d0d      	ldrb	r5, [r1, r4]
 801ac94:	42ab      	cmp	r3, r5
 801ac96:	d0f6      	beq.n	801ac86 <memcmp+0x6>
 801ac98:	1b58      	subs	r0, r3, r5
 801ac9a:	bd30      	pop	{r4, r5, pc}

0801ac9c <memcpy>:
 801ac9c:	440a      	add	r2, r1
 801ac9e:	4291      	cmp	r1, r2
 801aca0:	f100 33ff 	add.w	r3, r0, #4294967295
 801aca4:	d100      	bne.n	801aca8 <memcpy+0xc>
 801aca6:	4770      	bx	lr
 801aca8:	b510      	push	{r4, lr}
 801acaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 801acae:	f803 4f01 	strb.w	r4, [r3, #1]!
 801acb2:	4291      	cmp	r1, r2
 801acb4:	d1f9      	bne.n	801acaa <memcpy+0xe>
 801acb6:	bd10      	pop	{r4, pc}

0801acb8 <memmove>:
 801acb8:	4288      	cmp	r0, r1
 801acba:	b510      	push	{r4, lr}
 801acbc:	eb01 0402 	add.w	r4, r1, r2
 801acc0:	d902      	bls.n	801acc8 <memmove+0x10>
 801acc2:	4284      	cmp	r4, r0
 801acc4:	4623      	mov	r3, r4
 801acc6:	d807      	bhi.n	801acd8 <memmove+0x20>
 801acc8:	1e43      	subs	r3, r0, #1
 801acca:	42a1      	cmp	r1, r4
 801accc:	d008      	beq.n	801ace0 <memmove+0x28>
 801acce:	f811 2b01 	ldrb.w	r2, [r1], #1
 801acd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 801acd6:	e7f8      	b.n	801acca <memmove+0x12>
 801acd8:	4402      	add	r2, r0
 801acda:	4601      	mov	r1, r0
 801acdc:	428a      	cmp	r2, r1
 801acde:	d100      	bne.n	801ace2 <memmove+0x2a>
 801ace0:	bd10      	pop	{r4, pc}
 801ace2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ace6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801acea:	e7f7      	b.n	801acdc <memmove+0x24>

0801acec <memset>:
 801acec:	4402      	add	r2, r0
 801acee:	4603      	mov	r3, r0
 801acf0:	4293      	cmp	r3, r2
 801acf2:	d100      	bne.n	801acf6 <memset+0xa>
 801acf4:	4770      	bx	lr
 801acf6:	f803 1b01 	strb.w	r1, [r3], #1
 801acfa:	e7f9      	b.n	801acf0 <memset+0x4>

0801acfc <_free_r>:
 801acfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801acfe:	2900      	cmp	r1, #0
 801ad00:	d048      	beq.n	801ad94 <_free_r+0x98>
 801ad02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ad06:	9001      	str	r0, [sp, #4]
 801ad08:	2b00      	cmp	r3, #0
 801ad0a:	f1a1 0404 	sub.w	r4, r1, #4
 801ad0e:	bfb8      	it	lt
 801ad10:	18e4      	addlt	r4, r4, r3
 801ad12:	f002 ffdb 	bl	801dccc <__malloc_lock>
 801ad16:	4a20      	ldr	r2, [pc, #128]	; (801ad98 <_free_r+0x9c>)
 801ad18:	9801      	ldr	r0, [sp, #4]
 801ad1a:	6813      	ldr	r3, [r2, #0]
 801ad1c:	4615      	mov	r5, r2
 801ad1e:	b933      	cbnz	r3, 801ad2e <_free_r+0x32>
 801ad20:	6063      	str	r3, [r4, #4]
 801ad22:	6014      	str	r4, [r2, #0]
 801ad24:	b003      	add	sp, #12
 801ad26:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ad2a:	f002 bfd5 	b.w	801dcd8 <__malloc_unlock>
 801ad2e:	42a3      	cmp	r3, r4
 801ad30:	d90b      	bls.n	801ad4a <_free_r+0x4e>
 801ad32:	6821      	ldr	r1, [r4, #0]
 801ad34:	1862      	adds	r2, r4, r1
 801ad36:	4293      	cmp	r3, r2
 801ad38:	bf04      	itt	eq
 801ad3a:	681a      	ldreq	r2, [r3, #0]
 801ad3c:	685b      	ldreq	r3, [r3, #4]
 801ad3e:	6063      	str	r3, [r4, #4]
 801ad40:	bf04      	itt	eq
 801ad42:	1852      	addeq	r2, r2, r1
 801ad44:	6022      	streq	r2, [r4, #0]
 801ad46:	602c      	str	r4, [r5, #0]
 801ad48:	e7ec      	b.n	801ad24 <_free_r+0x28>
 801ad4a:	461a      	mov	r2, r3
 801ad4c:	685b      	ldr	r3, [r3, #4]
 801ad4e:	b10b      	cbz	r3, 801ad54 <_free_r+0x58>
 801ad50:	42a3      	cmp	r3, r4
 801ad52:	d9fa      	bls.n	801ad4a <_free_r+0x4e>
 801ad54:	6811      	ldr	r1, [r2, #0]
 801ad56:	1855      	adds	r5, r2, r1
 801ad58:	42a5      	cmp	r5, r4
 801ad5a:	d10b      	bne.n	801ad74 <_free_r+0x78>
 801ad5c:	6824      	ldr	r4, [r4, #0]
 801ad5e:	4421      	add	r1, r4
 801ad60:	1854      	adds	r4, r2, r1
 801ad62:	42a3      	cmp	r3, r4
 801ad64:	6011      	str	r1, [r2, #0]
 801ad66:	d1dd      	bne.n	801ad24 <_free_r+0x28>
 801ad68:	681c      	ldr	r4, [r3, #0]
 801ad6a:	685b      	ldr	r3, [r3, #4]
 801ad6c:	6053      	str	r3, [r2, #4]
 801ad6e:	4421      	add	r1, r4
 801ad70:	6011      	str	r1, [r2, #0]
 801ad72:	e7d7      	b.n	801ad24 <_free_r+0x28>
 801ad74:	d902      	bls.n	801ad7c <_free_r+0x80>
 801ad76:	230c      	movs	r3, #12
 801ad78:	6003      	str	r3, [r0, #0]
 801ad7a:	e7d3      	b.n	801ad24 <_free_r+0x28>
 801ad7c:	6825      	ldr	r5, [r4, #0]
 801ad7e:	1961      	adds	r1, r4, r5
 801ad80:	428b      	cmp	r3, r1
 801ad82:	bf04      	itt	eq
 801ad84:	6819      	ldreq	r1, [r3, #0]
 801ad86:	685b      	ldreq	r3, [r3, #4]
 801ad88:	6063      	str	r3, [r4, #4]
 801ad8a:	bf04      	itt	eq
 801ad8c:	1949      	addeq	r1, r1, r5
 801ad8e:	6021      	streq	r1, [r4, #0]
 801ad90:	6054      	str	r4, [r2, #4]
 801ad92:	e7c7      	b.n	801ad24 <_free_r+0x28>
 801ad94:	b003      	add	sp, #12
 801ad96:	bd30      	pop	{r4, r5, pc}
 801ad98:	20000658 	.word	0x20000658

0801ad9c <_malloc_r>:
 801ad9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ad9e:	1ccd      	adds	r5, r1, #3
 801ada0:	f025 0503 	bic.w	r5, r5, #3
 801ada4:	3508      	adds	r5, #8
 801ada6:	2d0c      	cmp	r5, #12
 801ada8:	bf38      	it	cc
 801adaa:	250c      	movcc	r5, #12
 801adac:	2d00      	cmp	r5, #0
 801adae:	4606      	mov	r6, r0
 801adb0:	db01      	blt.n	801adb6 <_malloc_r+0x1a>
 801adb2:	42a9      	cmp	r1, r5
 801adb4:	d903      	bls.n	801adbe <_malloc_r+0x22>
 801adb6:	230c      	movs	r3, #12
 801adb8:	6033      	str	r3, [r6, #0]
 801adba:	2000      	movs	r0, #0
 801adbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801adbe:	f002 ff85 	bl	801dccc <__malloc_lock>
 801adc2:	4921      	ldr	r1, [pc, #132]	; (801ae48 <_malloc_r+0xac>)
 801adc4:	680a      	ldr	r2, [r1, #0]
 801adc6:	4614      	mov	r4, r2
 801adc8:	b99c      	cbnz	r4, 801adf2 <_malloc_r+0x56>
 801adca:	4f20      	ldr	r7, [pc, #128]	; (801ae4c <_malloc_r+0xb0>)
 801adcc:	683b      	ldr	r3, [r7, #0]
 801adce:	b923      	cbnz	r3, 801adda <_malloc_r+0x3e>
 801add0:	4621      	mov	r1, r4
 801add2:	4630      	mov	r0, r6
 801add4:	f000 fcfe 	bl	801b7d4 <_sbrk_r>
 801add8:	6038      	str	r0, [r7, #0]
 801adda:	4629      	mov	r1, r5
 801addc:	4630      	mov	r0, r6
 801adde:	f000 fcf9 	bl	801b7d4 <_sbrk_r>
 801ade2:	1c43      	adds	r3, r0, #1
 801ade4:	d123      	bne.n	801ae2e <_malloc_r+0x92>
 801ade6:	230c      	movs	r3, #12
 801ade8:	6033      	str	r3, [r6, #0]
 801adea:	4630      	mov	r0, r6
 801adec:	f002 ff74 	bl	801dcd8 <__malloc_unlock>
 801adf0:	e7e3      	b.n	801adba <_malloc_r+0x1e>
 801adf2:	6823      	ldr	r3, [r4, #0]
 801adf4:	1b5b      	subs	r3, r3, r5
 801adf6:	d417      	bmi.n	801ae28 <_malloc_r+0x8c>
 801adf8:	2b0b      	cmp	r3, #11
 801adfa:	d903      	bls.n	801ae04 <_malloc_r+0x68>
 801adfc:	6023      	str	r3, [r4, #0]
 801adfe:	441c      	add	r4, r3
 801ae00:	6025      	str	r5, [r4, #0]
 801ae02:	e004      	b.n	801ae0e <_malloc_r+0x72>
 801ae04:	6863      	ldr	r3, [r4, #4]
 801ae06:	42a2      	cmp	r2, r4
 801ae08:	bf0c      	ite	eq
 801ae0a:	600b      	streq	r3, [r1, #0]
 801ae0c:	6053      	strne	r3, [r2, #4]
 801ae0e:	4630      	mov	r0, r6
 801ae10:	f002 ff62 	bl	801dcd8 <__malloc_unlock>
 801ae14:	f104 000b 	add.w	r0, r4, #11
 801ae18:	1d23      	adds	r3, r4, #4
 801ae1a:	f020 0007 	bic.w	r0, r0, #7
 801ae1e:	1ac2      	subs	r2, r0, r3
 801ae20:	d0cc      	beq.n	801adbc <_malloc_r+0x20>
 801ae22:	1a1b      	subs	r3, r3, r0
 801ae24:	50a3      	str	r3, [r4, r2]
 801ae26:	e7c9      	b.n	801adbc <_malloc_r+0x20>
 801ae28:	4622      	mov	r2, r4
 801ae2a:	6864      	ldr	r4, [r4, #4]
 801ae2c:	e7cc      	b.n	801adc8 <_malloc_r+0x2c>
 801ae2e:	1cc4      	adds	r4, r0, #3
 801ae30:	f024 0403 	bic.w	r4, r4, #3
 801ae34:	42a0      	cmp	r0, r4
 801ae36:	d0e3      	beq.n	801ae00 <_malloc_r+0x64>
 801ae38:	1a21      	subs	r1, r4, r0
 801ae3a:	4630      	mov	r0, r6
 801ae3c:	f000 fcca 	bl	801b7d4 <_sbrk_r>
 801ae40:	3001      	adds	r0, #1
 801ae42:	d1dd      	bne.n	801ae00 <_malloc_r+0x64>
 801ae44:	e7cf      	b.n	801ade6 <_malloc_r+0x4a>
 801ae46:	bf00      	nop
 801ae48:	20000658 	.word	0x20000658
 801ae4c:	2000065c 	.word	0x2000065c

0801ae50 <__cvt>:
 801ae50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ae54:	ec55 4b10 	vmov	r4, r5, d0
 801ae58:	2d00      	cmp	r5, #0
 801ae5a:	460e      	mov	r6, r1
 801ae5c:	4619      	mov	r1, r3
 801ae5e:	462b      	mov	r3, r5
 801ae60:	bfbb      	ittet	lt
 801ae62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801ae66:	461d      	movlt	r5, r3
 801ae68:	2300      	movge	r3, #0
 801ae6a:	232d      	movlt	r3, #45	; 0x2d
 801ae6c:	700b      	strb	r3, [r1, #0]
 801ae6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ae70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801ae74:	4691      	mov	r9, r2
 801ae76:	f023 0820 	bic.w	r8, r3, #32
 801ae7a:	bfbc      	itt	lt
 801ae7c:	4622      	movlt	r2, r4
 801ae7e:	4614      	movlt	r4, r2
 801ae80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801ae84:	d005      	beq.n	801ae92 <__cvt+0x42>
 801ae86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801ae8a:	d100      	bne.n	801ae8e <__cvt+0x3e>
 801ae8c:	3601      	adds	r6, #1
 801ae8e:	2102      	movs	r1, #2
 801ae90:	e000      	b.n	801ae94 <__cvt+0x44>
 801ae92:	2103      	movs	r1, #3
 801ae94:	ab03      	add	r3, sp, #12
 801ae96:	9301      	str	r3, [sp, #4]
 801ae98:	ab02      	add	r3, sp, #8
 801ae9a:	9300      	str	r3, [sp, #0]
 801ae9c:	ec45 4b10 	vmov	d0, r4, r5
 801aea0:	4653      	mov	r3, sl
 801aea2:	4632      	mov	r2, r6
 801aea4:	f001 fc90 	bl	801c7c8 <_dtoa_r>
 801aea8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801aeac:	4607      	mov	r7, r0
 801aeae:	d102      	bne.n	801aeb6 <__cvt+0x66>
 801aeb0:	f019 0f01 	tst.w	r9, #1
 801aeb4:	d022      	beq.n	801aefc <__cvt+0xac>
 801aeb6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801aeba:	eb07 0906 	add.w	r9, r7, r6
 801aebe:	d110      	bne.n	801aee2 <__cvt+0x92>
 801aec0:	783b      	ldrb	r3, [r7, #0]
 801aec2:	2b30      	cmp	r3, #48	; 0x30
 801aec4:	d10a      	bne.n	801aedc <__cvt+0x8c>
 801aec6:	2200      	movs	r2, #0
 801aec8:	2300      	movs	r3, #0
 801aeca:	4620      	mov	r0, r4
 801aecc:	4629      	mov	r1, r5
 801aece:	f7e5 fe0b 	bl	8000ae8 <__aeabi_dcmpeq>
 801aed2:	b918      	cbnz	r0, 801aedc <__cvt+0x8c>
 801aed4:	f1c6 0601 	rsb	r6, r6, #1
 801aed8:	f8ca 6000 	str.w	r6, [sl]
 801aedc:	f8da 3000 	ldr.w	r3, [sl]
 801aee0:	4499      	add	r9, r3
 801aee2:	2200      	movs	r2, #0
 801aee4:	2300      	movs	r3, #0
 801aee6:	4620      	mov	r0, r4
 801aee8:	4629      	mov	r1, r5
 801aeea:	f7e5 fdfd 	bl	8000ae8 <__aeabi_dcmpeq>
 801aeee:	b108      	cbz	r0, 801aef4 <__cvt+0xa4>
 801aef0:	f8cd 900c 	str.w	r9, [sp, #12]
 801aef4:	2230      	movs	r2, #48	; 0x30
 801aef6:	9b03      	ldr	r3, [sp, #12]
 801aef8:	454b      	cmp	r3, r9
 801aefa:	d307      	bcc.n	801af0c <__cvt+0xbc>
 801aefc:	9b03      	ldr	r3, [sp, #12]
 801aefe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801af00:	1bdb      	subs	r3, r3, r7
 801af02:	4638      	mov	r0, r7
 801af04:	6013      	str	r3, [r2, #0]
 801af06:	b004      	add	sp, #16
 801af08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af0c:	1c59      	adds	r1, r3, #1
 801af0e:	9103      	str	r1, [sp, #12]
 801af10:	701a      	strb	r2, [r3, #0]
 801af12:	e7f0      	b.n	801aef6 <__cvt+0xa6>

0801af14 <__exponent>:
 801af14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801af16:	4603      	mov	r3, r0
 801af18:	2900      	cmp	r1, #0
 801af1a:	bfb8      	it	lt
 801af1c:	4249      	neglt	r1, r1
 801af1e:	f803 2b02 	strb.w	r2, [r3], #2
 801af22:	bfb4      	ite	lt
 801af24:	222d      	movlt	r2, #45	; 0x2d
 801af26:	222b      	movge	r2, #43	; 0x2b
 801af28:	2909      	cmp	r1, #9
 801af2a:	7042      	strb	r2, [r0, #1]
 801af2c:	dd2a      	ble.n	801af84 <__exponent+0x70>
 801af2e:	f10d 0407 	add.w	r4, sp, #7
 801af32:	46a4      	mov	ip, r4
 801af34:	270a      	movs	r7, #10
 801af36:	46a6      	mov	lr, r4
 801af38:	460a      	mov	r2, r1
 801af3a:	fb91 f6f7 	sdiv	r6, r1, r7
 801af3e:	fb07 1516 	mls	r5, r7, r6, r1
 801af42:	3530      	adds	r5, #48	; 0x30
 801af44:	2a63      	cmp	r2, #99	; 0x63
 801af46:	f104 34ff 	add.w	r4, r4, #4294967295
 801af4a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801af4e:	4631      	mov	r1, r6
 801af50:	dcf1      	bgt.n	801af36 <__exponent+0x22>
 801af52:	3130      	adds	r1, #48	; 0x30
 801af54:	f1ae 0502 	sub.w	r5, lr, #2
 801af58:	f804 1c01 	strb.w	r1, [r4, #-1]
 801af5c:	1c44      	adds	r4, r0, #1
 801af5e:	4629      	mov	r1, r5
 801af60:	4561      	cmp	r1, ip
 801af62:	d30a      	bcc.n	801af7a <__exponent+0x66>
 801af64:	f10d 0209 	add.w	r2, sp, #9
 801af68:	eba2 020e 	sub.w	r2, r2, lr
 801af6c:	4565      	cmp	r5, ip
 801af6e:	bf88      	it	hi
 801af70:	2200      	movhi	r2, #0
 801af72:	4413      	add	r3, r2
 801af74:	1a18      	subs	r0, r3, r0
 801af76:	b003      	add	sp, #12
 801af78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801af7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801af7e:	f804 2f01 	strb.w	r2, [r4, #1]!
 801af82:	e7ed      	b.n	801af60 <__exponent+0x4c>
 801af84:	2330      	movs	r3, #48	; 0x30
 801af86:	3130      	adds	r1, #48	; 0x30
 801af88:	7083      	strb	r3, [r0, #2]
 801af8a:	70c1      	strb	r1, [r0, #3]
 801af8c:	1d03      	adds	r3, r0, #4
 801af8e:	e7f1      	b.n	801af74 <__exponent+0x60>

0801af90 <_printf_float>:
 801af90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af94:	ed2d 8b02 	vpush	{d8}
 801af98:	b08d      	sub	sp, #52	; 0x34
 801af9a:	460c      	mov	r4, r1
 801af9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801afa0:	4616      	mov	r6, r2
 801afa2:	461f      	mov	r7, r3
 801afa4:	4605      	mov	r5, r0
 801afa6:	f002 fe77 	bl	801dc98 <_localeconv_r>
 801afaa:	f8d0 a000 	ldr.w	sl, [r0]
 801afae:	4650      	mov	r0, sl
 801afb0:	f7e5 f918 	bl	80001e4 <strlen>
 801afb4:	2300      	movs	r3, #0
 801afb6:	930a      	str	r3, [sp, #40]	; 0x28
 801afb8:	6823      	ldr	r3, [r4, #0]
 801afba:	9305      	str	r3, [sp, #20]
 801afbc:	f8d8 3000 	ldr.w	r3, [r8]
 801afc0:	f894 b018 	ldrb.w	fp, [r4, #24]
 801afc4:	3307      	adds	r3, #7
 801afc6:	f023 0307 	bic.w	r3, r3, #7
 801afca:	f103 0208 	add.w	r2, r3, #8
 801afce:	f8c8 2000 	str.w	r2, [r8]
 801afd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afd6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801afda:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801afde:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801afe2:	9307      	str	r3, [sp, #28]
 801afe4:	f8cd 8018 	str.w	r8, [sp, #24]
 801afe8:	ee08 0a10 	vmov	s16, r0
 801afec:	4b9f      	ldr	r3, [pc, #636]	; (801b26c <_printf_float+0x2dc>)
 801afee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801aff2:	f04f 32ff 	mov.w	r2, #4294967295
 801aff6:	f7e5 fda9 	bl	8000b4c <__aeabi_dcmpun>
 801affa:	bb88      	cbnz	r0, 801b060 <_printf_float+0xd0>
 801affc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b000:	4b9a      	ldr	r3, [pc, #616]	; (801b26c <_printf_float+0x2dc>)
 801b002:	f04f 32ff 	mov.w	r2, #4294967295
 801b006:	f7e5 fd83 	bl	8000b10 <__aeabi_dcmple>
 801b00a:	bb48      	cbnz	r0, 801b060 <_printf_float+0xd0>
 801b00c:	2200      	movs	r2, #0
 801b00e:	2300      	movs	r3, #0
 801b010:	4640      	mov	r0, r8
 801b012:	4649      	mov	r1, r9
 801b014:	f7e5 fd72 	bl	8000afc <__aeabi_dcmplt>
 801b018:	b110      	cbz	r0, 801b020 <_printf_float+0x90>
 801b01a:	232d      	movs	r3, #45	; 0x2d
 801b01c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b020:	4b93      	ldr	r3, [pc, #588]	; (801b270 <_printf_float+0x2e0>)
 801b022:	4894      	ldr	r0, [pc, #592]	; (801b274 <_printf_float+0x2e4>)
 801b024:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801b028:	bf94      	ite	ls
 801b02a:	4698      	movls	r8, r3
 801b02c:	4680      	movhi	r8, r0
 801b02e:	2303      	movs	r3, #3
 801b030:	6123      	str	r3, [r4, #16]
 801b032:	9b05      	ldr	r3, [sp, #20]
 801b034:	f023 0204 	bic.w	r2, r3, #4
 801b038:	6022      	str	r2, [r4, #0]
 801b03a:	f04f 0900 	mov.w	r9, #0
 801b03e:	9700      	str	r7, [sp, #0]
 801b040:	4633      	mov	r3, r6
 801b042:	aa0b      	add	r2, sp, #44	; 0x2c
 801b044:	4621      	mov	r1, r4
 801b046:	4628      	mov	r0, r5
 801b048:	f000 f9d8 	bl	801b3fc <_printf_common>
 801b04c:	3001      	adds	r0, #1
 801b04e:	f040 8090 	bne.w	801b172 <_printf_float+0x1e2>
 801b052:	f04f 30ff 	mov.w	r0, #4294967295
 801b056:	b00d      	add	sp, #52	; 0x34
 801b058:	ecbd 8b02 	vpop	{d8}
 801b05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b060:	4642      	mov	r2, r8
 801b062:	464b      	mov	r3, r9
 801b064:	4640      	mov	r0, r8
 801b066:	4649      	mov	r1, r9
 801b068:	f7e5 fd70 	bl	8000b4c <__aeabi_dcmpun>
 801b06c:	b140      	cbz	r0, 801b080 <_printf_float+0xf0>
 801b06e:	464b      	mov	r3, r9
 801b070:	2b00      	cmp	r3, #0
 801b072:	bfbc      	itt	lt
 801b074:	232d      	movlt	r3, #45	; 0x2d
 801b076:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801b07a:	487f      	ldr	r0, [pc, #508]	; (801b278 <_printf_float+0x2e8>)
 801b07c:	4b7f      	ldr	r3, [pc, #508]	; (801b27c <_printf_float+0x2ec>)
 801b07e:	e7d1      	b.n	801b024 <_printf_float+0x94>
 801b080:	6863      	ldr	r3, [r4, #4]
 801b082:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801b086:	9206      	str	r2, [sp, #24]
 801b088:	1c5a      	adds	r2, r3, #1
 801b08a:	d13f      	bne.n	801b10c <_printf_float+0x17c>
 801b08c:	2306      	movs	r3, #6
 801b08e:	6063      	str	r3, [r4, #4]
 801b090:	9b05      	ldr	r3, [sp, #20]
 801b092:	6861      	ldr	r1, [r4, #4]
 801b094:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801b098:	2300      	movs	r3, #0
 801b09a:	9303      	str	r3, [sp, #12]
 801b09c:	ab0a      	add	r3, sp, #40	; 0x28
 801b09e:	e9cd b301 	strd	fp, r3, [sp, #4]
 801b0a2:	ab09      	add	r3, sp, #36	; 0x24
 801b0a4:	ec49 8b10 	vmov	d0, r8, r9
 801b0a8:	9300      	str	r3, [sp, #0]
 801b0aa:	6022      	str	r2, [r4, #0]
 801b0ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801b0b0:	4628      	mov	r0, r5
 801b0b2:	f7ff fecd 	bl	801ae50 <__cvt>
 801b0b6:	9b06      	ldr	r3, [sp, #24]
 801b0b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b0ba:	2b47      	cmp	r3, #71	; 0x47
 801b0bc:	4680      	mov	r8, r0
 801b0be:	d108      	bne.n	801b0d2 <_printf_float+0x142>
 801b0c0:	1cc8      	adds	r0, r1, #3
 801b0c2:	db02      	blt.n	801b0ca <_printf_float+0x13a>
 801b0c4:	6863      	ldr	r3, [r4, #4]
 801b0c6:	4299      	cmp	r1, r3
 801b0c8:	dd41      	ble.n	801b14e <_printf_float+0x1be>
 801b0ca:	f1ab 0b02 	sub.w	fp, fp, #2
 801b0ce:	fa5f fb8b 	uxtb.w	fp, fp
 801b0d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801b0d6:	d820      	bhi.n	801b11a <_printf_float+0x18a>
 801b0d8:	3901      	subs	r1, #1
 801b0da:	465a      	mov	r2, fp
 801b0dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801b0e0:	9109      	str	r1, [sp, #36]	; 0x24
 801b0e2:	f7ff ff17 	bl	801af14 <__exponent>
 801b0e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801b0e8:	1813      	adds	r3, r2, r0
 801b0ea:	2a01      	cmp	r2, #1
 801b0ec:	4681      	mov	r9, r0
 801b0ee:	6123      	str	r3, [r4, #16]
 801b0f0:	dc02      	bgt.n	801b0f8 <_printf_float+0x168>
 801b0f2:	6822      	ldr	r2, [r4, #0]
 801b0f4:	07d2      	lsls	r2, r2, #31
 801b0f6:	d501      	bpl.n	801b0fc <_printf_float+0x16c>
 801b0f8:	3301      	adds	r3, #1
 801b0fa:	6123      	str	r3, [r4, #16]
 801b0fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801b100:	2b00      	cmp	r3, #0
 801b102:	d09c      	beq.n	801b03e <_printf_float+0xae>
 801b104:	232d      	movs	r3, #45	; 0x2d
 801b106:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b10a:	e798      	b.n	801b03e <_printf_float+0xae>
 801b10c:	9a06      	ldr	r2, [sp, #24]
 801b10e:	2a47      	cmp	r2, #71	; 0x47
 801b110:	d1be      	bne.n	801b090 <_printf_float+0x100>
 801b112:	2b00      	cmp	r3, #0
 801b114:	d1bc      	bne.n	801b090 <_printf_float+0x100>
 801b116:	2301      	movs	r3, #1
 801b118:	e7b9      	b.n	801b08e <_printf_float+0xfe>
 801b11a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801b11e:	d118      	bne.n	801b152 <_printf_float+0x1c2>
 801b120:	2900      	cmp	r1, #0
 801b122:	6863      	ldr	r3, [r4, #4]
 801b124:	dd0b      	ble.n	801b13e <_printf_float+0x1ae>
 801b126:	6121      	str	r1, [r4, #16]
 801b128:	b913      	cbnz	r3, 801b130 <_printf_float+0x1a0>
 801b12a:	6822      	ldr	r2, [r4, #0]
 801b12c:	07d0      	lsls	r0, r2, #31
 801b12e:	d502      	bpl.n	801b136 <_printf_float+0x1a6>
 801b130:	3301      	adds	r3, #1
 801b132:	440b      	add	r3, r1
 801b134:	6123      	str	r3, [r4, #16]
 801b136:	65a1      	str	r1, [r4, #88]	; 0x58
 801b138:	f04f 0900 	mov.w	r9, #0
 801b13c:	e7de      	b.n	801b0fc <_printf_float+0x16c>
 801b13e:	b913      	cbnz	r3, 801b146 <_printf_float+0x1b6>
 801b140:	6822      	ldr	r2, [r4, #0]
 801b142:	07d2      	lsls	r2, r2, #31
 801b144:	d501      	bpl.n	801b14a <_printf_float+0x1ba>
 801b146:	3302      	adds	r3, #2
 801b148:	e7f4      	b.n	801b134 <_printf_float+0x1a4>
 801b14a:	2301      	movs	r3, #1
 801b14c:	e7f2      	b.n	801b134 <_printf_float+0x1a4>
 801b14e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801b152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b154:	4299      	cmp	r1, r3
 801b156:	db05      	blt.n	801b164 <_printf_float+0x1d4>
 801b158:	6823      	ldr	r3, [r4, #0]
 801b15a:	6121      	str	r1, [r4, #16]
 801b15c:	07d8      	lsls	r0, r3, #31
 801b15e:	d5ea      	bpl.n	801b136 <_printf_float+0x1a6>
 801b160:	1c4b      	adds	r3, r1, #1
 801b162:	e7e7      	b.n	801b134 <_printf_float+0x1a4>
 801b164:	2900      	cmp	r1, #0
 801b166:	bfd4      	ite	le
 801b168:	f1c1 0202 	rsble	r2, r1, #2
 801b16c:	2201      	movgt	r2, #1
 801b16e:	4413      	add	r3, r2
 801b170:	e7e0      	b.n	801b134 <_printf_float+0x1a4>
 801b172:	6823      	ldr	r3, [r4, #0]
 801b174:	055a      	lsls	r2, r3, #21
 801b176:	d407      	bmi.n	801b188 <_printf_float+0x1f8>
 801b178:	6923      	ldr	r3, [r4, #16]
 801b17a:	4642      	mov	r2, r8
 801b17c:	4631      	mov	r1, r6
 801b17e:	4628      	mov	r0, r5
 801b180:	47b8      	blx	r7
 801b182:	3001      	adds	r0, #1
 801b184:	d12c      	bne.n	801b1e0 <_printf_float+0x250>
 801b186:	e764      	b.n	801b052 <_printf_float+0xc2>
 801b188:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801b18c:	f240 80e0 	bls.w	801b350 <_printf_float+0x3c0>
 801b190:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801b194:	2200      	movs	r2, #0
 801b196:	2300      	movs	r3, #0
 801b198:	f7e5 fca6 	bl	8000ae8 <__aeabi_dcmpeq>
 801b19c:	2800      	cmp	r0, #0
 801b19e:	d034      	beq.n	801b20a <_printf_float+0x27a>
 801b1a0:	4a37      	ldr	r2, [pc, #220]	; (801b280 <_printf_float+0x2f0>)
 801b1a2:	2301      	movs	r3, #1
 801b1a4:	4631      	mov	r1, r6
 801b1a6:	4628      	mov	r0, r5
 801b1a8:	47b8      	blx	r7
 801b1aa:	3001      	adds	r0, #1
 801b1ac:	f43f af51 	beq.w	801b052 <_printf_float+0xc2>
 801b1b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801b1b4:	429a      	cmp	r2, r3
 801b1b6:	db02      	blt.n	801b1be <_printf_float+0x22e>
 801b1b8:	6823      	ldr	r3, [r4, #0]
 801b1ba:	07d8      	lsls	r0, r3, #31
 801b1bc:	d510      	bpl.n	801b1e0 <_printf_float+0x250>
 801b1be:	ee18 3a10 	vmov	r3, s16
 801b1c2:	4652      	mov	r2, sl
 801b1c4:	4631      	mov	r1, r6
 801b1c6:	4628      	mov	r0, r5
 801b1c8:	47b8      	blx	r7
 801b1ca:	3001      	adds	r0, #1
 801b1cc:	f43f af41 	beq.w	801b052 <_printf_float+0xc2>
 801b1d0:	f04f 0800 	mov.w	r8, #0
 801b1d4:	f104 091a 	add.w	r9, r4, #26
 801b1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b1da:	3b01      	subs	r3, #1
 801b1dc:	4543      	cmp	r3, r8
 801b1de:	dc09      	bgt.n	801b1f4 <_printf_float+0x264>
 801b1e0:	6823      	ldr	r3, [r4, #0]
 801b1e2:	079b      	lsls	r3, r3, #30
 801b1e4:	f100 8105 	bmi.w	801b3f2 <_printf_float+0x462>
 801b1e8:	68e0      	ldr	r0, [r4, #12]
 801b1ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b1ec:	4298      	cmp	r0, r3
 801b1ee:	bfb8      	it	lt
 801b1f0:	4618      	movlt	r0, r3
 801b1f2:	e730      	b.n	801b056 <_printf_float+0xc6>
 801b1f4:	2301      	movs	r3, #1
 801b1f6:	464a      	mov	r2, r9
 801b1f8:	4631      	mov	r1, r6
 801b1fa:	4628      	mov	r0, r5
 801b1fc:	47b8      	blx	r7
 801b1fe:	3001      	adds	r0, #1
 801b200:	f43f af27 	beq.w	801b052 <_printf_float+0xc2>
 801b204:	f108 0801 	add.w	r8, r8, #1
 801b208:	e7e6      	b.n	801b1d8 <_printf_float+0x248>
 801b20a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b20c:	2b00      	cmp	r3, #0
 801b20e:	dc39      	bgt.n	801b284 <_printf_float+0x2f4>
 801b210:	4a1b      	ldr	r2, [pc, #108]	; (801b280 <_printf_float+0x2f0>)
 801b212:	2301      	movs	r3, #1
 801b214:	4631      	mov	r1, r6
 801b216:	4628      	mov	r0, r5
 801b218:	47b8      	blx	r7
 801b21a:	3001      	adds	r0, #1
 801b21c:	f43f af19 	beq.w	801b052 <_printf_float+0xc2>
 801b220:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801b224:	4313      	orrs	r3, r2
 801b226:	d102      	bne.n	801b22e <_printf_float+0x29e>
 801b228:	6823      	ldr	r3, [r4, #0]
 801b22a:	07d9      	lsls	r1, r3, #31
 801b22c:	d5d8      	bpl.n	801b1e0 <_printf_float+0x250>
 801b22e:	ee18 3a10 	vmov	r3, s16
 801b232:	4652      	mov	r2, sl
 801b234:	4631      	mov	r1, r6
 801b236:	4628      	mov	r0, r5
 801b238:	47b8      	blx	r7
 801b23a:	3001      	adds	r0, #1
 801b23c:	f43f af09 	beq.w	801b052 <_printf_float+0xc2>
 801b240:	f04f 0900 	mov.w	r9, #0
 801b244:	f104 0a1a 	add.w	sl, r4, #26
 801b248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b24a:	425b      	negs	r3, r3
 801b24c:	454b      	cmp	r3, r9
 801b24e:	dc01      	bgt.n	801b254 <_printf_float+0x2c4>
 801b250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b252:	e792      	b.n	801b17a <_printf_float+0x1ea>
 801b254:	2301      	movs	r3, #1
 801b256:	4652      	mov	r2, sl
 801b258:	4631      	mov	r1, r6
 801b25a:	4628      	mov	r0, r5
 801b25c:	47b8      	blx	r7
 801b25e:	3001      	adds	r0, #1
 801b260:	f43f aef7 	beq.w	801b052 <_printf_float+0xc2>
 801b264:	f109 0901 	add.w	r9, r9, #1
 801b268:	e7ee      	b.n	801b248 <_printf_float+0x2b8>
 801b26a:	bf00      	nop
 801b26c:	7fefffff 	.word	0x7fefffff
 801b270:	08024364 	.word	0x08024364
 801b274:	08024368 	.word	0x08024368
 801b278:	08024370 	.word	0x08024370
 801b27c:	0802436c 	.word	0x0802436c
 801b280:	08024374 	.word	0x08024374
 801b284:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801b286:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b288:	429a      	cmp	r2, r3
 801b28a:	bfa8      	it	ge
 801b28c:	461a      	movge	r2, r3
 801b28e:	2a00      	cmp	r2, #0
 801b290:	4691      	mov	r9, r2
 801b292:	dc37      	bgt.n	801b304 <_printf_float+0x374>
 801b294:	f04f 0b00 	mov.w	fp, #0
 801b298:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b29c:	f104 021a 	add.w	r2, r4, #26
 801b2a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b2a2:	9305      	str	r3, [sp, #20]
 801b2a4:	eba3 0309 	sub.w	r3, r3, r9
 801b2a8:	455b      	cmp	r3, fp
 801b2aa:	dc33      	bgt.n	801b314 <_printf_float+0x384>
 801b2ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801b2b0:	429a      	cmp	r2, r3
 801b2b2:	db3b      	blt.n	801b32c <_printf_float+0x39c>
 801b2b4:	6823      	ldr	r3, [r4, #0]
 801b2b6:	07da      	lsls	r2, r3, #31
 801b2b8:	d438      	bmi.n	801b32c <_printf_float+0x39c>
 801b2ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801b2bc:	9b05      	ldr	r3, [sp, #20]
 801b2be:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b2c0:	1ad3      	subs	r3, r2, r3
 801b2c2:	eba2 0901 	sub.w	r9, r2, r1
 801b2c6:	4599      	cmp	r9, r3
 801b2c8:	bfa8      	it	ge
 801b2ca:	4699      	movge	r9, r3
 801b2cc:	f1b9 0f00 	cmp.w	r9, #0
 801b2d0:	dc35      	bgt.n	801b33e <_printf_float+0x3ae>
 801b2d2:	f04f 0800 	mov.w	r8, #0
 801b2d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b2da:	f104 0a1a 	add.w	sl, r4, #26
 801b2de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801b2e2:	1a9b      	subs	r3, r3, r2
 801b2e4:	eba3 0309 	sub.w	r3, r3, r9
 801b2e8:	4543      	cmp	r3, r8
 801b2ea:	f77f af79 	ble.w	801b1e0 <_printf_float+0x250>
 801b2ee:	2301      	movs	r3, #1
 801b2f0:	4652      	mov	r2, sl
 801b2f2:	4631      	mov	r1, r6
 801b2f4:	4628      	mov	r0, r5
 801b2f6:	47b8      	blx	r7
 801b2f8:	3001      	adds	r0, #1
 801b2fa:	f43f aeaa 	beq.w	801b052 <_printf_float+0xc2>
 801b2fe:	f108 0801 	add.w	r8, r8, #1
 801b302:	e7ec      	b.n	801b2de <_printf_float+0x34e>
 801b304:	4613      	mov	r3, r2
 801b306:	4631      	mov	r1, r6
 801b308:	4642      	mov	r2, r8
 801b30a:	4628      	mov	r0, r5
 801b30c:	47b8      	blx	r7
 801b30e:	3001      	adds	r0, #1
 801b310:	d1c0      	bne.n	801b294 <_printf_float+0x304>
 801b312:	e69e      	b.n	801b052 <_printf_float+0xc2>
 801b314:	2301      	movs	r3, #1
 801b316:	4631      	mov	r1, r6
 801b318:	4628      	mov	r0, r5
 801b31a:	9205      	str	r2, [sp, #20]
 801b31c:	47b8      	blx	r7
 801b31e:	3001      	adds	r0, #1
 801b320:	f43f ae97 	beq.w	801b052 <_printf_float+0xc2>
 801b324:	9a05      	ldr	r2, [sp, #20]
 801b326:	f10b 0b01 	add.w	fp, fp, #1
 801b32a:	e7b9      	b.n	801b2a0 <_printf_float+0x310>
 801b32c:	ee18 3a10 	vmov	r3, s16
 801b330:	4652      	mov	r2, sl
 801b332:	4631      	mov	r1, r6
 801b334:	4628      	mov	r0, r5
 801b336:	47b8      	blx	r7
 801b338:	3001      	adds	r0, #1
 801b33a:	d1be      	bne.n	801b2ba <_printf_float+0x32a>
 801b33c:	e689      	b.n	801b052 <_printf_float+0xc2>
 801b33e:	9a05      	ldr	r2, [sp, #20]
 801b340:	464b      	mov	r3, r9
 801b342:	4442      	add	r2, r8
 801b344:	4631      	mov	r1, r6
 801b346:	4628      	mov	r0, r5
 801b348:	47b8      	blx	r7
 801b34a:	3001      	adds	r0, #1
 801b34c:	d1c1      	bne.n	801b2d2 <_printf_float+0x342>
 801b34e:	e680      	b.n	801b052 <_printf_float+0xc2>
 801b350:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801b352:	2a01      	cmp	r2, #1
 801b354:	dc01      	bgt.n	801b35a <_printf_float+0x3ca>
 801b356:	07db      	lsls	r3, r3, #31
 801b358:	d538      	bpl.n	801b3cc <_printf_float+0x43c>
 801b35a:	2301      	movs	r3, #1
 801b35c:	4642      	mov	r2, r8
 801b35e:	4631      	mov	r1, r6
 801b360:	4628      	mov	r0, r5
 801b362:	47b8      	blx	r7
 801b364:	3001      	adds	r0, #1
 801b366:	f43f ae74 	beq.w	801b052 <_printf_float+0xc2>
 801b36a:	ee18 3a10 	vmov	r3, s16
 801b36e:	4652      	mov	r2, sl
 801b370:	4631      	mov	r1, r6
 801b372:	4628      	mov	r0, r5
 801b374:	47b8      	blx	r7
 801b376:	3001      	adds	r0, #1
 801b378:	f43f ae6b 	beq.w	801b052 <_printf_float+0xc2>
 801b37c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801b380:	2200      	movs	r2, #0
 801b382:	2300      	movs	r3, #0
 801b384:	f7e5 fbb0 	bl	8000ae8 <__aeabi_dcmpeq>
 801b388:	b9d8      	cbnz	r0, 801b3c2 <_printf_float+0x432>
 801b38a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b38c:	f108 0201 	add.w	r2, r8, #1
 801b390:	3b01      	subs	r3, #1
 801b392:	4631      	mov	r1, r6
 801b394:	4628      	mov	r0, r5
 801b396:	47b8      	blx	r7
 801b398:	3001      	adds	r0, #1
 801b39a:	d10e      	bne.n	801b3ba <_printf_float+0x42a>
 801b39c:	e659      	b.n	801b052 <_printf_float+0xc2>
 801b39e:	2301      	movs	r3, #1
 801b3a0:	4652      	mov	r2, sl
 801b3a2:	4631      	mov	r1, r6
 801b3a4:	4628      	mov	r0, r5
 801b3a6:	47b8      	blx	r7
 801b3a8:	3001      	adds	r0, #1
 801b3aa:	f43f ae52 	beq.w	801b052 <_printf_float+0xc2>
 801b3ae:	f108 0801 	add.w	r8, r8, #1
 801b3b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b3b4:	3b01      	subs	r3, #1
 801b3b6:	4543      	cmp	r3, r8
 801b3b8:	dcf1      	bgt.n	801b39e <_printf_float+0x40e>
 801b3ba:	464b      	mov	r3, r9
 801b3bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801b3c0:	e6dc      	b.n	801b17c <_printf_float+0x1ec>
 801b3c2:	f04f 0800 	mov.w	r8, #0
 801b3c6:	f104 0a1a 	add.w	sl, r4, #26
 801b3ca:	e7f2      	b.n	801b3b2 <_printf_float+0x422>
 801b3cc:	2301      	movs	r3, #1
 801b3ce:	4642      	mov	r2, r8
 801b3d0:	e7df      	b.n	801b392 <_printf_float+0x402>
 801b3d2:	2301      	movs	r3, #1
 801b3d4:	464a      	mov	r2, r9
 801b3d6:	4631      	mov	r1, r6
 801b3d8:	4628      	mov	r0, r5
 801b3da:	47b8      	blx	r7
 801b3dc:	3001      	adds	r0, #1
 801b3de:	f43f ae38 	beq.w	801b052 <_printf_float+0xc2>
 801b3e2:	f108 0801 	add.w	r8, r8, #1
 801b3e6:	68e3      	ldr	r3, [r4, #12]
 801b3e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801b3ea:	1a5b      	subs	r3, r3, r1
 801b3ec:	4543      	cmp	r3, r8
 801b3ee:	dcf0      	bgt.n	801b3d2 <_printf_float+0x442>
 801b3f0:	e6fa      	b.n	801b1e8 <_printf_float+0x258>
 801b3f2:	f04f 0800 	mov.w	r8, #0
 801b3f6:	f104 0919 	add.w	r9, r4, #25
 801b3fa:	e7f4      	b.n	801b3e6 <_printf_float+0x456>

0801b3fc <_printf_common>:
 801b3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b400:	4616      	mov	r6, r2
 801b402:	4699      	mov	r9, r3
 801b404:	688a      	ldr	r2, [r1, #8]
 801b406:	690b      	ldr	r3, [r1, #16]
 801b408:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b40c:	4293      	cmp	r3, r2
 801b40e:	bfb8      	it	lt
 801b410:	4613      	movlt	r3, r2
 801b412:	6033      	str	r3, [r6, #0]
 801b414:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b418:	4607      	mov	r7, r0
 801b41a:	460c      	mov	r4, r1
 801b41c:	b10a      	cbz	r2, 801b422 <_printf_common+0x26>
 801b41e:	3301      	adds	r3, #1
 801b420:	6033      	str	r3, [r6, #0]
 801b422:	6823      	ldr	r3, [r4, #0]
 801b424:	0699      	lsls	r1, r3, #26
 801b426:	bf42      	ittt	mi
 801b428:	6833      	ldrmi	r3, [r6, #0]
 801b42a:	3302      	addmi	r3, #2
 801b42c:	6033      	strmi	r3, [r6, #0]
 801b42e:	6825      	ldr	r5, [r4, #0]
 801b430:	f015 0506 	ands.w	r5, r5, #6
 801b434:	d106      	bne.n	801b444 <_printf_common+0x48>
 801b436:	f104 0a19 	add.w	sl, r4, #25
 801b43a:	68e3      	ldr	r3, [r4, #12]
 801b43c:	6832      	ldr	r2, [r6, #0]
 801b43e:	1a9b      	subs	r3, r3, r2
 801b440:	42ab      	cmp	r3, r5
 801b442:	dc26      	bgt.n	801b492 <_printf_common+0x96>
 801b444:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b448:	1e13      	subs	r3, r2, #0
 801b44a:	6822      	ldr	r2, [r4, #0]
 801b44c:	bf18      	it	ne
 801b44e:	2301      	movne	r3, #1
 801b450:	0692      	lsls	r2, r2, #26
 801b452:	d42b      	bmi.n	801b4ac <_printf_common+0xb0>
 801b454:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b458:	4649      	mov	r1, r9
 801b45a:	4638      	mov	r0, r7
 801b45c:	47c0      	blx	r8
 801b45e:	3001      	adds	r0, #1
 801b460:	d01e      	beq.n	801b4a0 <_printf_common+0xa4>
 801b462:	6823      	ldr	r3, [r4, #0]
 801b464:	68e5      	ldr	r5, [r4, #12]
 801b466:	6832      	ldr	r2, [r6, #0]
 801b468:	f003 0306 	and.w	r3, r3, #6
 801b46c:	2b04      	cmp	r3, #4
 801b46e:	bf08      	it	eq
 801b470:	1aad      	subeq	r5, r5, r2
 801b472:	68a3      	ldr	r3, [r4, #8]
 801b474:	6922      	ldr	r2, [r4, #16]
 801b476:	bf0c      	ite	eq
 801b478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b47c:	2500      	movne	r5, #0
 801b47e:	4293      	cmp	r3, r2
 801b480:	bfc4      	itt	gt
 801b482:	1a9b      	subgt	r3, r3, r2
 801b484:	18ed      	addgt	r5, r5, r3
 801b486:	2600      	movs	r6, #0
 801b488:	341a      	adds	r4, #26
 801b48a:	42b5      	cmp	r5, r6
 801b48c:	d11a      	bne.n	801b4c4 <_printf_common+0xc8>
 801b48e:	2000      	movs	r0, #0
 801b490:	e008      	b.n	801b4a4 <_printf_common+0xa8>
 801b492:	2301      	movs	r3, #1
 801b494:	4652      	mov	r2, sl
 801b496:	4649      	mov	r1, r9
 801b498:	4638      	mov	r0, r7
 801b49a:	47c0      	blx	r8
 801b49c:	3001      	adds	r0, #1
 801b49e:	d103      	bne.n	801b4a8 <_printf_common+0xac>
 801b4a0:	f04f 30ff 	mov.w	r0, #4294967295
 801b4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4a8:	3501      	adds	r5, #1
 801b4aa:	e7c6      	b.n	801b43a <_printf_common+0x3e>
 801b4ac:	18e1      	adds	r1, r4, r3
 801b4ae:	1c5a      	adds	r2, r3, #1
 801b4b0:	2030      	movs	r0, #48	; 0x30
 801b4b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b4b6:	4422      	add	r2, r4
 801b4b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b4bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b4c0:	3302      	adds	r3, #2
 801b4c2:	e7c7      	b.n	801b454 <_printf_common+0x58>
 801b4c4:	2301      	movs	r3, #1
 801b4c6:	4622      	mov	r2, r4
 801b4c8:	4649      	mov	r1, r9
 801b4ca:	4638      	mov	r0, r7
 801b4cc:	47c0      	blx	r8
 801b4ce:	3001      	adds	r0, #1
 801b4d0:	d0e6      	beq.n	801b4a0 <_printf_common+0xa4>
 801b4d2:	3601      	adds	r6, #1
 801b4d4:	e7d9      	b.n	801b48a <_printf_common+0x8e>
	...

0801b4d8 <_printf_i>:
 801b4d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b4dc:	460c      	mov	r4, r1
 801b4de:	4691      	mov	r9, r2
 801b4e0:	7e27      	ldrb	r7, [r4, #24]
 801b4e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b4e4:	2f78      	cmp	r7, #120	; 0x78
 801b4e6:	4680      	mov	r8, r0
 801b4e8:	469a      	mov	sl, r3
 801b4ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b4ee:	d807      	bhi.n	801b500 <_printf_i+0x28>
 801b4f0:	2f62      	cmp	r7, #98	; 0x62
 801b4f2:	d80a      	bhi.n	801b50a <_printf_i+0x32>
 801b4f4:	2f00      	cmp	r7, #0
 801b4f6:	f000 80d8 	beq.w	801b6aa <_printf_i+0x1d2>
 801b4fa:	2f58      	cmp	r7, #88	; 0x58
 801b4fc:	f000 80a3 	beq.w	801b646 <_printf_i+0x16e>
 801b500:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801b504:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b508:	e03a      	b.n	801b580 <_printf_i+0xa8>
 801b50a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b50e:	2b15      	cmp	r3, #21
 801b510:	d8f6      	bhi.n	801b500 <_printf_i+0x28>
 801b512:	a001      	add	r0, pc, #4	; (adr r0, 801b518 <_printf_i+0x40>)
 801b514:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801b518:	0801b571 	.word	0x0801b571
 801b51c:	0801b585 	.word	0x0801b585
 801b520:	0801b501 	.word	0x0801b501
 801b524:	0801b501 	.word	0x0801b501
 801b528:	0801b501 	.word	0x0801b501
 801b52c:	0801b501 	.word	0x0801b501
 801b530:	0801b585 	.word	0x0801b585
 801b534:	0801b501 	.word	0x0801b501
 801b538:	0801b501 	.word	0x0801b501
 801b53c:	0801b501 	.word	0x0801b501
 801b540:	0801b501 	.word	0x0801b501
 801b544:	0801b691 	.word	0x0801b691
 801b548:	0801b5b5 	.word	0x0801b5b5
 801b54c:	0801b673 	.word	0x0801b673
 801b550:	0801b501 	.word	0x0801b501
 801b554:	0801b501 	.word	0x0801b501
 801b558:	0801b6b3 	.word	0x0801b6b3
 801b55c:	0801b501 	.word	0x0801b501
 801b560:	0801b5b5 	.word	0x0801b5b5
 801b564:	0801b501 	.word	0x0801b501
 801b568:	0801b501 	.word	0x0801b501
 801b56c:	0801b67b 	.word	0x0801b67b
 801b570:	680b      	ldr	r3, [r1, #0]
 801b572:	1d1a      	adds	r2, r3, #4
 801b574:	681b      	ldr	r3, [r3, #0]
 801b576:	600a      	str	r2, [r1, #0]
 801b578:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801b57c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b580:	2301      	movs	r3, #1
 801b582:	e0a3      	b.n	801b6cc <_printf_i+0x1f4>
 801b584:	6825      	ldr	r5, [r4, #0]
 801b586:	6808      	ldr	r0, [r1, #0]
 801b588:	062e      	lsls	r6, r5, #24
 801b58a:	f100 0304 	add.w	r3, r0, #4
 801b58e:	d50a      	bpl.n	801b5a6 <_printf_i+0xce>
 801b590:	6805      	ldr	r5, [r0, #0]
 801b592:	600b      	str	r3, [r1, #0]
 801b594:	2d00      	cmp	r5, #0
 801b596:	da03      	bge.n	801b5a0 <_printf_i+0xc8>
 801b598:	232d      	movs	r3, #45	; 0x2d
 801b59a:	426d      	negs	r5, r5
 801b59c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b5a0:	485e      	ldr	r0, [pc, #376]	; (801b71c <_printf_i+0x244>)
 801b5a2:	230a      	movs	r3, #10
 801b5a4:	e019      	b.n	801b5da <_printf_i+0x102>
 801b5a6:	f015 0f40 	tst.w	r5, #64	; 0x40
 801b5aa:	6805      	ldr	r5, [r0, #0]
 801b5ac:	600b      	str	r3, [r1, #0]
 801b5ae:	bf18      	it	ne
 801b5b0:	b22d      	sxthne	r5, r5
 801b5b2:	e7ef      	b.n	801b594 <_printf_i+0xbc>
 801b5b4:	680b      	ldr	r3, [r1, #0]
 801b5b6:	6825      	ldr	r5, [r4, #0]
 801b5b8:	1d18      	adds	r0, r3, #4
 801b5ba:	6008      	str	r0, [r1, #0]
 801b5bc:	0628      	lsls	r0, r5, #24
 801b5be:	d501      	bpl.n	801b5c4 <_printf_i+0xec>
 801b5c0:	681d      	ldr	r5, [r3, #0]
 801b5c2:	e002      	b.n	801b5ca <_printf_i+0xf2>
 801b5c4:	0669      	lsls	r1, r5, #25
 801b5c6:	d5fb      	bpl.n	801b5c0 <_printf_i+0xe8>
 801b5c8:	881d      	ldrh	r5, [r3, #0]
 801b5ca:	4854      	ldr	r0, [pc, #336]	; (801b71c <_printf_i+0x244>)
 801b5cc:	2f6f      	cmp	r7, #111	; 0x6f
 801b5ce:	bf0c      	ite	eq
 801b5d0:	2308      	moveq	r3, #8
 801b5d2:	230a      	movne	r3, #10
 801b5d4:	2100      	movs	r1, #0
 801b5d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b5da:	6866      	ldr	r6, [r4, #4]
 801b5dc:	60a6      	str	r6, [r4, #8]
 801b5de:	2e00      	cmp	r6, #0
 801b5e0:	bfa2      	ittt	ge
 801b5e2:	6821      	ldrge	r1, [r4, #0]
 801b5e4:	f021 0104 	bicge.w	r1, r1, #4
 801b5e8:	6021      	strge	r1, [r4, #0]
 801b5ea:	b90d      	cbnz	r5, 801b5f0 <_printf_i+0x118>
 801b5ec:	2e00      	cmp	r6, #0
 801b5ee:	d04d      	beq.n	801b68c <_printf_i+0x1b4>
 801b5f0:	4616      	mov	r6, r2
 801b5f2:	fbb5 f1f3 	udiv	r1, r5, r3
 801b5f6:	fb03 5711 	mls	r7, r3, r1, r5
 801b5fa:	5dc7      	ldrb	r7, [r0, r7]
 801b5fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b600:	462f      	mov	r7, r5
 801b602:	42bb      	cmp	r3, r7
 801b604:	460d      	mov	r5, r1
 801b606:	d9f4      	bls.n	801b5f2 <_printf_i+0x11a>
 801b608:	2b08      	cmp	r3, #8
 801b60a:	d10b      	bne.n	801b624 <_printf_i+0x14c>
 801b60c:	6823      	ldr	r3, [r4, #0]
 801b60e:	07df      	lsls	r7, r3, #31
 801b610:	d508      	bpl.n	801b624 <_printf_i+0x14c>
 801b612:	6923      	ldr	r3, [r4, #16]
 801b614:	6861      	ldr	r1, [r4, #4]
 801b616:	4299      	cmp	r1, r3
 801b618:	bfde      	ittt	le
 801b61a:	2330      	movle	r3, #48	; 0x30
 801b61c:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b620:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b624:	1b92      	subs	r2, r2, r6
 801b626:	6122      	str	r2, [r4, #16]
 801b628:	f8cd a000 	str.w	sl, [sp]
 801b62c:	464b      	mov	r3, r9
 801b62e:	aa03      	add	r2, sp, #12
 801b630:	4621      	mov	r1, r4
 801b632:	4640      	mov	r0, r8
 801b634:	f7ff fee2 	bl	801b3fc <_printf_common>
 801b638:	3001      	adds	r0, #1
 801b63a:	d14c      	bne.n	801b6d6 <_printf_i+0x1fe>
 801b63c:	f04f 30ff 	mov.w	r0, #4294967295
 801b640:	b004      	add	sp, #16
 801b642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b646:	4835      	ldr	r0, [pc, #212]	; (801b71c <_printf_i+0x244>)
 801b648:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801b64c:	6823      	ldr	r3, [r4, #0]
 801b64e:	680e      	ldr	r6, [r1, #0]
 801b650:	061f      	lsls	r7, r3, #24
 801b652:	f856 5b04 	ldr.w	r5, [r6], #4
 801b656:	600e      	str	r6, [r1, #0]
 801b658:	d514      	bpl.n	801b684 <_printf_i+0x1ac>
 801b65a:	07d9      	lsls	r1, r3, #31
 801b65c:	bf44      	itt	mi
 801b65e:	f043 0320 	orrmi.w	r3, r3, #32
 801b662:	6023      	strmi	r3, [r4, #0]
 801b664:	b91d      	cbnz	r5, 801b66e <_printf_i+0x196>
 801b666:	6823      	ldr	r3, [r4, #0]
 801b668:	f023 0320 	bic.w	r3, r3, #32
 801b66c:	6023      	str	r3, [r4, #0]
 801b66e:	2310      	movs	r3, #16
 801b670:	e7b0      	b.n	801b5d4 <_printf_i+0xfc>
 801b672:	6823      	ldr	r3, [r4, #0]
 801b674:	f043 0320 	orr.w	r3, r3, #32
 801b678:	6023      	str	r3, [r4, #0]
 801b67a:	2378      	movs	r3, #120	; 0x78
 801b67c:	4828      	ldr	r0, [pc, #160]	; (801b720 <_printf_i+0x248>)
 801b67e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801b682:	e7e3      	b.n	801b64c <_printf_i+0x174>
 801b684:	065e      	lsls	r6, r3, #25
 801b686:	bf48      	it	mi
 801b688:	b2ad      	uxthmi	r5, r5
 801b68a:	e7e6      	b.n	801b65a <_printf_i+0x182>
 801b68c:	4616      	mov	r6, r2
 801b68e:	e7bb      	b.n	801b608 <_printf_i+0x130>
 801b690:	680b      	ldr	r3, [r1, #0]
 801b692:	6826      	ldr	r6, [r4, #0]
 801b694:	6960      	ldr	r0, [r4, #20]
 801b696:	1d1d      	adds	r5, r3, #4
 801b698:	600d      	str	r5, [r1, #0]
 801b69a:	0635      	lsls	r5, r6, #24
 801b69c:	681b      	ldr	r3, [r3, #0]
 801b69e:	d501      	bpl.n	801b6a4 <_printf_i+0x1cc>
 801b6a0:	6018      	str	r0, [r3, #0]
 801b6a2:	e002      	b.n	801b6aa <_printf_i+0x1d2>
 801b6a4:	0671      	lsls	r1, r6, #25
 801b6a6:	d5fb      	bpl.n	801b6a0 <_printf_i+0x1c8>
 801b6a8:	8018      	strh	r0, [r3, #0]
 801b6aa:	2300      	movs	r3, #0
 801b6ac:	6123      	str	r3, [r4, #16]
 801b6ae:	4616      	mov	r6, r2
 801b6b0:	e7ba      	b.n	801b628 <_printf_i+0x150>
 801b6b2:	680b      	ldr	r3, [r1, #0]
 801b6b4:	1d1a      	adds	r2, r3, #4
 801b6b6:	600a      	str	r2, [r1, #0]
 801b6b8:	681e      	ldr	r6, [r3, #0]
 801b6ba:	6862      	ldr	r2, [r4, #4]
 801b6bc:	2100      	movs	r1, #0
 801b6be:	4630      	mov	r0, r6
 801b6c0:	f7e4 fd9e 	bl	8000200 <memchr>
 801b6c4:	b108      	cbz	r0, 801b6ca <_printf_i+0x1f2>
 801b6c6:	1b80      	subs	r0, r0, r6
 801b6c8:	6060      	str	r0, [r4, #4]
 801b6ca:	6863      	ldr	r3, [r4, #4]
 801b6cc:	6123      	str	r3, [r4, #16]
 801b6ce:	2300      	movs	r3, #0
 801b6d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b6d4:	e7a8      	b.n	801b628 <_printf_i+0x150>
 801b6d6:	6923      	ldr	r3, [r4, #16]
 801b6d8:	4632      	mov	r2, r6
 801b6da:	4649      	mov	r1, r9
 801b6dc:	4640      	mov	r0, r8
 801b6de:	47d0      	blx	sl
 801b6e0:	3001      	adds	r0, #1
 801b6e2:	d0ab      	beq.n	801b63c <_printf_i+0x164>
 801b6e4:	6823      	ldr	r3, [r4, #0]
 801b6e6:	079b      	lsls	r3, r3, #30
 801b6e8:	d413      	bmi.n	801b712 <_printf_i+0x23a>
 801b6ea:	68e0      	ldr	r0, [r4, #12]
 801b6ec:	9b03      	ldr	r3, [sp, #12]
 801b6ee:	4298      	cmp	r0, r3
 801b6f0:	bfb8      	it	lt
 801b6f2:	4618      	movlt	r0, r3
 801b6f4:	e7a4      	b.n	801b640 <_printf_i+0x168>
 801b6f6:	2301      	movs	r3, #1
 801b6f8:	4632      	mov	r2, r6
 801b6fa:	4649      	mov	r1, r9
 801b6fc:	4640      	mov	r0, r8
 801b6fe:	47d0      	blx	sl
 801b700:	3001      	adds	r0, #1
 801b702:	d09b      	beq.n	801b63c <_printf_i+0x164>
 801b704:	3501      	adds	r5, #1
 801b706:	68e3      	ldr	r3, [r4, #12]
 801b708:	9903      	ldr	r1, [sp, #12]
 801b70a:	1a5b      	subs	r3, r3, r1
 801b70c:	42ab      	cmp	r3, r5
 801b70e:	dcf2      	bgt.n	801b6f6 <_printf_i+0x21e>
 801b710:	e7eb      	b.n	801b6ea <_printf_i+0x212>
 801b712:	2500      	movs	r5, #0
 801b714:	f104 0619 	add.w	r6, r4, #25
 801b718:	e7f5      	b.n	801b706 <_printf_i+0x22e>
 801b71a:	bf00      	nop
 801b71c:	08024376 	.word	0x08024376
 801b720:	08024387 	.word	0x08024387

0801b724 <iprintf>:
 801b724:	b40f      	push	{r0, r1, r2, r3}
 801b726:	4b0a      	ldr	r3, [pc, #40]	; (801b750 <iprintf+0x2c>)
 801b728:	b513      	push	{r0, r1, r4, lr}
 801b72a:	681c      	ldr	r4, [r3, #0]
 801b72c:	b124      	cbz	r4, 801b738 <iprintf+0x14>
 801b72e:	69a3      	ldr	r3, [r4, #24]
 801b730:	b913      	cbnz	r3, 801b738 <iprintf+0x14>
 801b732:	4620      	mov	r0, r4
 801b734:	f001 fe92 	bl	801d45c <__sinit>
 801b738:	ab05      	add	r3, sp, #20
 801b73a:	9a04      	ldr	r2, [sp, #16]
 801b73c:	68a1      	ldr	r1, [r4, #8]
 801b73e:	9301      	str	r3, [sp, #4]
 801b740:	4620      	mov	r0, r4
 801b742:	f003 f91f 	bl	801e984 <_vfiprintf_r>
 801b746:	b002      	add	sp, #8
 801b748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b74c:	b004      	add	sp, #16
 801b74e:	4770      	bx	lr
 801b750:	20000074 	.word	0x20000074

0801b754 <rand>:
 801b754:	4b17      	ldr	r3, [pc, #92]	; (801b7b4 <rand+0x60>)
 801b756:	b510      	push	{r4, lr}
 801b758:	681c      	ldr	r4, [r3, #0]
 801b75a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801b75c:	b9b3      	cbnz	r3, 801b78c <rand+0x38>
 801b75e:	2018      	movs	r0, #24
 801b760:	f7ff fa7e 	bl	801ac60 <malloc>
 801b764:	63a0      	str	r0, [r4, #56]	; 0x38
 801b766:	b928      	cbnz	r0, 801b774 <rand+0x20>
 801b768:	4602      	mov	r2, r0
 801b76a:	4b13      	ldr	r3, [pc, #76]	; (801b7b8 <rand+0x64>)
 801b76c:	4813      	ldr	r0, [pc, #76]	; (801b7bc <rand+0x68>)
 801b76e:	214e      	movs	r1, #78	; 0x4e
 801b770:	f000 ff7e 	bl	801c670 <__assert_func>
 801b774:	4a12      	ldr	r2, [pc, #72]	; (801b7c0 <rand+0x6c>)
 801b776:	4b13      	ldr	r3, [pc, #76]	; (801b7c4 <rand+0x70>)
 801b778:	e9c0 2300 	strd	r2, r3, [r0]
 801b77c:	4b12      	ldr	r3, [pc, #72]	; (801b7c8 <rand+0x74>)
 801b77e:	6083      	str	r3, [r0, #8]
 801b780:	230b      	movs	r3, #11
 801b782:	8183      	strh	r3, [r0, #12]
 801b784:	2201      	movs	r2, #1
 801b786:	2300      	movs	r3, #0
 801b788:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801b78c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801b78e:	480f      	ldr	r0, [pc, #60]	; (801b7cc <rand+0x78>)
 801b790:	690a      	ldr	r2, [r1, #16]
 801b792:	694b      	ldr	r3, [r1, #20]
 801b794:	4c0e      	ldr	r4, [pc, #56]	; (801b7d0 <rand+0x7c>)
 801b796:	4350      	muls	r0, r2
 801b798:	fb04 0003 	mla	r0, r4, r3, r0
 801b79c:	fba2 3404 	umull	r3, r4, r2, r4
 801b7a0:	1c5a      	adds	r2, r3, #1
 801b7a2:	4404      	add	r4, r0
 801b7a4:	f144 0000 	adc.w	r0, r4, #0
 801b7a8:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801b7ac:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801b7b0:	bd10      	pop	{r4, pc}
 801b7b2:	bf00      	nop
 801b7b4:	20000074 	.word	0x20000074
 801b7b8:	08024398 	.word	0x08024398
 801b7bc:	080243af 	.word	0x080243af
 801b7c0:	abcd330e 	.word	0xabcd330e
 801b7c4:	e66d1234 	.word	0xe66d1234
 801b7c8:	0005deec 	.word	0x0005deec
 801b7cc:	5851f42d 	.word	0x5851f42d
 801b7d0:	4c957f2d 	.word	0x4c957f2d

0801b7d4 <_sbrk_r>:
 801b7d4:	b538      	push	{r3, r4, r5, lr}
 801b7d6:	4d06      	ldr	r5, [pc, #24]	; (801b7f0 <_sbrk_r+0x1c>)
 801b7d8:	2300      	movs	r3, #0
 801b7da:	4604      	mov	r4, r0
 801b7dc:	4608      	mov	r0, r1
 801b7de:	602b      	str	r3, [r5, #0]
 801b7e0:	f7e9 faae 	bl	8004d40 <_sbrk>
 801b7e4:	1c43      	adds	r3, r0, #1
 801b7e6:	d102      	bne.n	801b7ee <_sbrk_r+0x1a>
 801b7e8:	682b      	ldr	r3, [r5, #0]
 801b7ea:	b103      	cbz	r3, 801b7ee <_sbrk_r+0x1a>
 801b7ec:	6023      	str	r3, [r4, #0]
 801b7ee:	bd38      	pop	{r3, r4, r5, pc}
 801b7f0:	20007888 	.word	0x20007888

0801b7f4 <sniprintf>:
 801b7f4:	b40c      	push	{r2, r3}
 801b7f6:	b530      	push	{r4, r5, lr}
 801b7f8:	4b17      	ldr	r3, [pc, #92]	; (801b858 <sniprintf+0x64>)
 801b7fa:	1e0c      	subs	r4, r1, #0
 801b7fc:	681d      	ldr	r5, [r3, #0]
 801b7fe:	b09d      	sub	sp, #116	; 0x74
 801b800:	da08      	bge.n	801b814 <sniprintf+0x20>
 801b802:	238b      	movs	r3, #139	; 0x8b
 801b804:	602b      	str	r3, [r5, #0]
 801b806:	f04f 30ff 	mov.w	r0, #4294967295
 801b80a:	b01d      	add	sp, #116	; 0x74
 801b80c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b810:	b002      	add	sp, #8
 801b812:	4770      	bx	lr
 801b814:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b818:	f8ad 3014 	strh.w	r3, [sp, #20]
 801b81c:	bf14      	ite	ne
 801b81e:	f104 33ff 	addne.w	r3, r4, #4294967295
 801b822:	4623      	moveq	r3, r4
 801b824:	9304      	str	r3, [sp, #16]
 801b826:	9307      	str	r3, [sp, #28]
 801b828:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b82c:	9002      	str	r0, [sp, #8]
 801b82e:	9006      	str	r0, [sp, #24]
 801b830:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b834:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b836:	ab21      	add	r3, sp, #132	; 0x84
 801b838:	a902      	add	r1, sp, #8
 801b83a:	4628      	mov	r0, r5
 801b83c:	9301      	str	r3, [sp, #4]
 801b83e:	f002 ff77 	bl	801e730 <_svfiprintf_r>
 801b842:	1c43      	adds	r3, r0, #1
 801b844:	bfbc      	itt	lt
 801b846:	238b      	movlt	r3, #139	; 0x8b
 801b848:	602b      	strlt	r3, [r5, #0]
 801b84a:	2c00      	cmp	r4, #0
 801b84c:	d0dd      	beq.n	801b80a <sniprintf+0x16>
 801b84e:	9b02      	ldr	r3, [sp, #8]
 801b850:	2200      	movs	r2, #0
 801b852:	701a      	strb	r2, [r3, #0]
 801b854:	e7d9      	b.n	801b80a <sniprintf+0x16>
 801b856:	bf00      	nop
 801b858:	20000074 	.word	0x20000074

0801b85c <siprintf>:
 801b85c:	b40e      	push	{r1, r2, r3}
 801b85e:	b500      	push	{lr}
 801b860:	b09c      	sub	sp, #112	; 0x70
 801b862:	ab1d      	add	r3, sp, #116	; 0x74
 801b864:	9002      	str	r0, [sp, #8]
 801b866:	9006      	str	r0, [sp, #24]
 801b868:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801b86c:	4809      	ldr	r0, [pc, #36]	; (801b894 <siprintf+0x38>)
 801b86e:	9107      	str	r1, [sp, #28]
 801b870:	9104      	str	r1, [sp, #16]
 801b872:	4909      	ldr	r1, [pc, #36]	; (801b898 <siprintf+0x3c>)
 801b874:	f853 2b04 	ldr.w	r2, [r3], #4
 801b878:	9105      	str	r1, [sp, #20]
 801b87a:	6800      	ldr	r0, [r0, #0]
 801b87c:	9301      	str	r3, [sp, #4]
 801b87e:	a902      	add	r1, sp, #8
 801b880:	f002 ff56 	bl	801e730 <_svfiprintf_r>
 801b884:	9b02      	ldr	r3, [sp, #8]
 801b886:	2200      	movs	r2, #0
 801b888:	701a      	strb	r2, [r3, #0]
 801b88a:	b01c      	add	sp, #112	; 0x70
 801b88c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b890:	b003      	add	sp, #12
 801b892:	4770      	bx	lr
 801b894:	20000074 	.word	0x20000074
 801b898:	ffff0208 	.word	0xffff0208

0801b89c <strncmp>:
 801b89c:	b510      	push	{r4, lr}
 801b89e:	b16a      	cbz	r2, 801b8bc <strncmp+0x20>
 801b8a0:	3901      	subs	r1, #1
 801b8a2:	1884      	adds	r4, r0, r2
 801b8a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 801b8a8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801b8ac:	4293      	cmp	r3, r2
 801b8ae:	d103      	bne.n	801b8b8 <strncmp+0x1c>
 801b8b0:	42a0      	cmp	r0, r4
 801b8b2:	d001      	beq.n	801b8b8 <strncmp+0x1c>
 801b8b4:	2b00      	cmp	r3, #0
 801b8b6:	d1f5      	bne.n	801b8a4 <strncmp+0x8>
 801b8b8:	1a98      	subs	r0, r3, r2
 801b8ba:	bd10      	pop	{r4, pc}
 801b8bc:	4610      	mov	r0, r2
 801b8be:	e7fc      	b.n	801b8ba <strncmp+0x1e>

0801b8c0 <strstr>:
 801b8c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b8c2:	780c      	ldrb	r4, [r1, #0]
 801b8c4:	b164      	cbz	r4, 801b8e0 <strstr+0x20>
 801b8c6:	4603      	mov	r3, r0
 801b8c8:	781a      	ldrb	r2, [r3, #0]
 801b8ca:	4618      	mov	r0, r3
 801b8cc:	1c5e      	adds	r6, r3, #1
 801b8ce:	b90a      	cbnz	r2, 801b8d4 <strstr+0x14>
 801b8d0:	4610      	mov	r0, r2
 801b8d2:	e005      	b.n	801b8e0 <strstr+0x20>
 801b8d4:	4294      	cmp	r4, r2
 801b8d6:	d108      	bne.n	801b8ea <strstr+0x2a>
 801b8d8:	460d      	mov	r5, r1
 801b8da:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 801b8de:	b902      	cbnz	r2, 801b8e2 <strstr+0x22>
 801b8e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b8e2:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 801b8e6:	4297      	cmp	r7, r2
 801b8e8:	d0f7      	beq.n	801b8da <strstr+0x1a>
 801b8ea:	4633      	mov	r3, r6
 801b8ec:	e7ec      	b.n	801b8c8 <strstr+0x8>

0801b8ee <sulp>:
 801b8ee:	b570      	push	{r4, r5, r6, lr}
 801b8f0:	4604      	mov	r4, r0
 801b8f2:	460d      	mov	r5, r1
 801b8f4:	ec45 4b10 	vmov	d0, r4, r5
 801b8f8:	4616      	mov	r6, r2
 801b8fa:	f002 fd5f 	bl	801e3bc <__ulp>
 801b8fe:	ec51 0b10 	vmov	r0, r1, d0
 801b902:	b17e      	cbz	r6, 801b924 <sulp+0x36>
 801b904:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801b908:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b90c:	2b00      	cmp	r3, #0
 801b90e:	dd09      	ble.n	801b924 <sulp+0x36>
 801b910:	051b      	lsls	r3, r3, #20
 801b912:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801b916:	2400      	movs	r4, #0
 801b918:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801b91c:	4622      	mov	r2, r4
 801b91e:	462b      	mov	r3, r5
 801b920:	f7e4 fe7a 	bl	8000618 <__aeabi_dmul>
 801b924:	bd70      	pop	{r4, r5, r6, pc}
	...

0801b928 <_strtod_l>:
 801b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b92c:	b0a3      	sub	sp, #140	; 0x8c
 801b92e:	461f      	mov	r7, r3
 801b930:	2300      	movs	r3, #0
 801b932:	931e      	str	r3, [sp, #120]	; 0x78
 801b934:	4ba4      	ldr	r3, [pc, #656]	; (801bbc8 <_strtod_l+0x2a0>)
 801b936:	9219      	str	r2, [sp, #100]	; 0x64
 801b938:	681b      	ldr	r3, [r3, #0]
 801b93a:	9307      	str	r3, [sp, #28]
 801b93c:	4604      	mov	r4, r0
 801b93e:	4618      	mov	r0, r3
 801b940:	4688      	mov	r8, r1
 801b942:	f7e4 fc4f 	bl	80001e4 <strlen>
 801b946:	f04f 0a00 	mov.w	sl, #0
 801b94a:	4605      	mov	r5, r0
 801b94c:	f04f 0b00 	mov.w	fp, #0
 801b950:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801b954:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b956:	781a      	ldrb	r2, [r3, #0]
 801b958:	2a2b      	cmp	r2, #43	; 0x2b
 801b95a:	d04c      	beq.n	801b9f6 <_strtod_l+0xce>
 801b95c:	d839      	bhi.n	801b9d2 <_strtod_l+0xaa>
 801b95e:	2a0d      	cmp	r2, #13
 801b960:	d832      	bhi.n	801b9c8 <_strtod_l+0xa0>
 801b962:	2a08      	cmp	r2, #8
 801b964:	d832      	bhi.n	801b9cc <_strtod_l+0xa4>
 801b966:	2a00      	cmp	r2, #0
 801b968:	d03c      	beq.n	801b9e4 <_strtod_l+0xbc>
 801b96a:	2300      	movs	r3, #0
 801b96c:	930e      	str	r3, [sp, #56]	; 0x38
 801b96e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801b970:	7833      	ldrb	r3, [r6, #0]
 801b972:	2b30      	cmp	r3, #48	; 0x30
 801b974:	f040 80b4 	bne.w	801bae0 <_strtod_l+0x1b8>
 801b978:	7873      	ldrb	r3, [r6, #1]
 801b97a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801b97e:	2b58      	cmp	r3, #88	; 0x58
 801b980:	d16c      	bne.n	801ba5c <_strtod_l+0x134>
 801b982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b984:	9301      	str	r3, [sp, #4]
 801b986:	ab1e      	add	r3, sp, #120	; 0x78
 801b988:	9702      	str	r7, [sp, #8]
 801b98a:	9300      	str	r3, [sp, #0]
 801b98c:	4a8f      	ldr	r2, [pc, #572]	; (801bbcc <_strtod_l+0x2a4>)
 801b98e:	ab1f      	add	r3, sp, #124	; 0x7c
 801b990:	a91d      	add	r1, sp, #116	; 0x74
 801b992:	4620      	mov	r0, r4
 801b994:	f001 fe78 	bl	801d688 <__gethex>
 801b998:	f010 0707 	ands.w	r7, r0, #7
 801b99c:	4605      	mov	r5, r0
 801b99e:	d005      	beq.n	801b9ac <_strtod_l+0x84>
 801b9a0:	2f06      	cmp	r7, #6
 801b9a2:	d12a      	bne.n	801b9fa <_strtod_l+0xd2>
 801b9a4:	3601      	adds	r6, #1
 801b9a6:	2300      	movs	r3, #0
 801b9a8:	961d      	str	r6, [sp, #116]	; 0x74
 801b9aa:	930e      	str	r3, [sp, #56]	; 0x38
 801b9ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801b9ae:	2b00      	cmp	r3, #0
 801b9b0:	f040 8596 	bne.w	801c4e0 <_strtod_l+0xbb8>
 801b9b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b9b6:	b1db      	cbz	r3, 801b9f0 <_strtod_l+0xc8>
 801b9b8:	4652      	mov	r2, sl
 801b9ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801b9be:	ec43 2b10 	vmov	d0, r2, r3
 801b9c2:	b023      	add	sp, #140	; 0x8c
 801b9c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b9c8:	2a20      	cmp	r2, #32
 801b9ca:	d1ce      	bne.n	801b96a <_strtod_l+0x42>
 801b9cc:	3301      	adds	r3, #1
 801b9ce:	931d      	str	r3, [sp, #116]	; 0x74
 801b9d0:	e7c0      	b.n	801b954 <_strtod_l+0x2c>
 801b9d2:	2a2d      	cmp	r2, #45	; 0x2d
 801b9d4:	d1c9      	bne.n	801b96a <_strtod_l+0x42>
 801b9d6:	2201      	movs	r2, #1
 801b9d8:	920e      	str	r2, [sp, #56]	; 0x38
 801b9da:	1c5a      	adds	r2, r3, #1
 801b9dc:	921d      	str	r2, [sp, #116]	; 0x74
 801b9de:	785b      	ldrb	r3, [r3, #1]
 801b9e0:	2b00      	cmp	r3, #0
 801b9e2:	d1c4      	bne.n	801b96e <_strtod_l+0x46>
 801b9e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801b9e6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801b9ea:	2b00      	cmp	r3, #0
 801b9ec:	f040 8576 	bne.w	801c4dc <_strtod_l+0xbb4>
 801b9f0:	4652      	mov	r2, sl
 801b9f2:	465b      	mov	r3, fp
 801b9f4:	e7e3      	b.n	801b9be <_strtod_l+0x96>
 801b9f6:	2200      	movs	r2, #0
 801b9f8:	e7ee      	b.n	801b9d8 <_strtod_l+0xb0>
 801b9fa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801b9fc:	b13a      	cbz	r2, 801ba0e <_strtod_l+0xe6>
 801b9fe:	2135      	movs	r1, #53	; 0x35
 801ba00:	a820      	add	r0, sp, #128	; 0x80
 801ba02:	f002 fde6 	bl	801e5d2 <__copybits>
 801ba06:	991e      	ldr	r1, [sp, #120]	; 0x78
 801ba08:	4620      	mov	r0, r4
 801ba0a:	f002 f9ab 	bl	801dd64 <_Bfree>
 801ba0e:	3f01      	subs	r7, #1
 801ba10:	2f05      	cmp	r7, #5
 801ba12:	d807      	bhi.n	801ba24 <_strtod_l+0xfc>
 801ba14:	e8df f007 	tbb	[pc, r7]
 801ba18:	1d180b0e 	.word	0x1d180b0e
 801ba1c:	030e      	.short	0x030e
 801ba1e:	f04f 0b00 	mov.w	fp, #0
 801ba22:	46da      	mov	sl, fp
 801ba24:	0728      	lsls	r0, r5, #28
 801ba26:	d5c1      	bpl.n	801b9ac <_strtod_l+0x84>
 801ba28:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801ba2c:	e7be      	b.n	801b9ac <_strtod_l+0x84>
 801ba2e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 801ba32:	e7f7      	b.n	801ba24 <_strtod_l+0xfc>
 801ba34:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 801ba38:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801ba3a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801ba3e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801ba42:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801ba46:	e7ed      	b.n	801ba24 <_strtod_l+0xfc>
 801ba48:	f8df b184 	ldr.w	fp, [pc, #388]	; 801bbd0 <_strtod_l+0x2a8>
 801ba4c:	f04f 0a00 	mov.w	sl, #0
 801ba50:	e7e8      	b.n	801ba24 <_strtod_l+0xfc>
 801ba52:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801ba56:	f04f 3aff 	mov.w	sl, #4294967295
 801ba5a:	e7e3      	b.n	801ba24 <_strtod_l+0xfc>
 801ba5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ba5e:	1c5a      	adds	r2, r3, #1
 801ba60:	921d      	str	r2, [sp, #116]	; 0x74
 801ba62:	785b      	ldrb	r3, [r3, #1]
 801ba64:	2b30      	cmp	r3, #48	; 0x30
 801ba66:	d0f9      	beq.n	801ba5c <_strtod_l+0x134>
 801ba68:	2b00      	cmp	r3, #0
 801ba6a:	d09f      	beq.n	801b9ac <_strtod_l+0x84>
 801ba6c:	2301      	movs	r3, #1
 801ba6e:	f04f 0900 	mov.w	r9, #0
 801ba72:	9304      	str	r3, [sp, #16]
 801ba74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ba76:	930a      	str	r3, [sp, #40]	; 0x28
 801ba78:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801ba7c:	464f      	mov	r7, r9
 801ba7e:	220a      	movs	r2, #10
 801ba80:	981d      	ldr	r0, [sp, #116]	; 0x74
 801ba82:	7806      	ldrb	r6, [r0, #0]
 801ba84:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801ba88:	b2d9      	uxtb	r1, r3
 801ba8a:	2909      	cmp	r1, #9
 801ba8c:	d92a      	bls.n	801bae4 <_strtod_l+0x1bc>
 801ba8e:	9907      	ldr	r1, [sp, #28]
 801ba90:	462a      	mov	r2, r5
 801ba92:	f7ff ff03 	bl	801b89c <strncmp>
 801ba96:	b398      	cbz	r0, 801bb00 <_strtod_l+0x1d8>
 801ba98:	2000      	movs	r0, #0
 801ba9a:	4633      	mov	r3, r6
 801ba9c:	463d      	mov	r5, r7
 801ba9e:	9007      	str	r0, [sp, #28]
 801baa0:	4602      	mov	r2, r0
 801baa2:	2b65      	cmp	r3, #101	; 0x65
 801baa4:	d001      	beq.n	801baaa <_strtod_l+0x182>
 801baa6:	2b45      	cmp	r3, #69	; 0x45
 801baa8:	d118      	bne.n	801badc <_strtod_l+0x1b4>
 801baaa:	b91d      	cbnz	r5, 801bab4 <_strtod_l+0x18c>
 801baac:	9b04      	ldr	r3, [sp, #16]
 801baae:	4303      	orrs	r3, r0
 801bab0:	d098      	beq.n	801b9e4 <_strtod_l+0xbc>
 801bab2:	2500      	movs	r5, #0
 801bab4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 801bab8:	f108 0301 	add.w	r3, r8, #1
 801babc:	931d      	str	r3, [sp, #116]	; 0x74
 801babe:	f898 3001 	ldrb.w	r3, [r8, #1]
 801bac2:	2b2b      	cmp	r3, #43	; 0x2b
 801bac4:	d075      	beq.n	801bbb2 <_strtod_l+0x28a>
 801bac6:	2b2d      	cmp	r3, #45	; 0x2d
 801bac8:	d07b      	beq.n	801bbc2 <_strtod_l+0x29a>
 801baca:	f04f 0c00 	mov.w	ip, #0
 801bace:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801bad2:	2909      	cmp	r1, #9
 801bad4:	f240 8082 	bls.w	801bbdc <_strtod_l+0x2b4>
 801bad8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801badc:	2600      	movs	r6, #0
 801bade:	e09d      	b.n	801bc1c <_strtod_l+0x2f4>
 801bae0:	2300      	movs	r3, #0
 801bae2:	e7c4      	b.n	801ba6e <_strtod_l+0x146>
 801bae4:	2f08      	cmp	r7, #8
 801bae6:	bfd8      	it	le
 801bae8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801baea:	f100 0001 	add.w	r0, r0, #1
 801baee:	bfda      	itte	le
 801baf0:	fb02 3301 	mlale	r3, r2, r1, r3
 801baf4:	9309      	strle	r3, [sp, #36]	; 0x24
 801baf6:	fb02 3909 	mlagt	r9, r2, r9, r3
 801bafa:	3701      	adds	r7, #1
 801bafc:	901d      	str	r0, [sp, #116]	; 0x74
 801bafe:	e7bf      	b.n	801ba80 <_strtod_l+0x158>
 801bb00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bb02:	195a      	adds	r2, r3, r5
 801bb04:	921d      	str	r2, [sp, #116]	; 0x74
 801bb06:	5d5b      	ldrb	r3, [r3, r5]
 801bb08:	2f00      	cmp	r7, #0
 801bb0a:	d037      	beq.n	801bb7c <_strtod_l+0x254>
 801bb0c:	9007      	str	r0, [sp, #28]
 801bb0e:	463d      	mov	r5, r7
 801bb10:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801bb14:	2a09      	cmp	r2, #9
 801bb16:	d912      	bls.n	801bb3e <_strtod_l+0x216>
 801bb18:	2201      	movs	r2, #1
 801bb1a:	e7c2      	b.n	801baa2 <_strtod_l+0x17a>
 801bb1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bb1e:	1c5a      	adds	r2, r3, #1
 801bb20:	921d      	str	r2, [sp, #116]	; 0x74
 801bb22:	785b      	ldrb	r3, [r3, #1]
 801bb24:	3001      	adds	r0, #1
 801bb26:	2b30      	cmp	r3, #48	; 0x30
 801bb28:	d0f8      	beq.n	801bb1c <_strtod_l+0x1f4>
 801bb2a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801bb2e:	2a08      	cmp	r2, #8
 801bb30:	f200 84db 	bhi.w	801c4ea <_strtod_l+0xbc2>
 801bb34:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801bb36:	9007      	str	r0, [sp, #28]
 801bb38:	2000      	movs	r0, #0
 801bb3a:	920a      	str	r2, [sp, #40]	; 0x28
 801bb3c:	4605      	mov	r5, r0
 801bb3e:	3b30      	subs	r3, #48	; 0x30
 801bb40:	f100 0201 	add.w	r2, r0, #1
 801bb44:	d014      	beq.n	801bb70 <_strtod_l+0x248>
 801bb46:	9907      	ldr	r1, [sp, #28]
 801bb48:	4411      	add	r1, r2
 801bb4a:	9107      	str	r1, [sp, #28]
 801bb4c:	462a      	mov	r2, r5
 801bb4e:	eb00 0e05 	add.w	lr, r0, r5
 801bb52:	210a      	movs	r1, #10
 801bb54:	4572      	cmp	r2, lr
 801bb56:	d113      	bne.n	801bb80 <_strtod_l+0x258>
 801bb58:	182a      	adds	r2, r5, r0
 801bb5a:	2a08      	cmp	r2, #8
 801bb5c:	f105 0501 	add.w	r5, r5, #1
 801bb60:	4405      	add	r5, r0
 801bb62:	dc1c      	bgt.n	801bb9e <_strtod_l+0x276>
 801bb64:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bb66:	220a      	movs	r2, #10
 801bb68:	fb02 3301 	mla	r3, r2, r1, r3
 801bb6c:	9309      	str	r3, [sp, #36]	; 0x24
 801bb6e:	2200      	movs	r2, #0
 801bb70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bb72:	1c59      	adds	r1, r3, #1
 801bb74:	911d      	str	r1, [sp, #116]	; 0x74
 801bb76:	785b      	ldrb	r3, [r3, #1]
 801bb78:	4610      	mov	r0, r2
 801bb7a:	e7c9      	b.n	801bb10 <_strtod_l+0x1e8>
 801bb7c:	4638      	mov	r0, r7
 801bb7e:	e7d2      	b.n	801bb26 <_strtod_l+0x1fe>
 801bb80:	2a08      	cmp	r2, #8
 801bb82:	dc04      	bgt.n	801bb8e <_strtod_l+0x266>
 801bb84:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801bb86:	434e      	muls	r6, r1
 801bb88:	9609      	str	r6, [sp, #36]	; 0x24
 801bb8a:	3201      	adds	r2, #1
 801bb8c:	e7e2      	b.n	801bb54 <_strtod_l+0x22c>
 801bb8e:	f102 0c01 	add.w	ip, r2, #1
 801bb92:	f1bc 0f10 	cmp.w	ip, #16
 801bb96:	bfd8      	it	le
 801bb98:	fb01 f909 	mulle.w	r9, r1, r9
 801bb9c:	e7f5      	b.n	801bb8a <_strtod_l+0x262>
 801bb9e:	2d10      	cmp	r5, #16
 801bba0:	bfdc      	itt	le
 801bba2:	220a      	movle	r2, #10
 801bba4:	fb02 3909 	mlale	r9, r2, r9, r3
 801bba8:	e7e1      	b.n	801bb6e <_strtod_l+0x246>
 801bbaa:	2300      	movs	r3, #0
 801bbac:	9307      	str	r3, [sp, #28]
 801bbae:	2201      	movs	r2, #1
 801bbb0:	e77c      	b.n	801baac <_strtod_l+0x184>
 801bbb2:	f04f 0c00 	mov.w	ip, #0
 801bbb6:	f108 0302 	add.w	r3, r8, #2
 801bbba:	931d      	str	r3, [sp, #116]	; 0x74
 801bbbc:	f898 3002 	ldrb.w	r3, [r8, #2]
 801bbc0:	e785      	b.n	801bace <_strtod_l+0x1a6>
 801bbc2:	f04f 0c01 	mov.w	ip, #1
 801bbc6:	e7f6      	b.n	801bbb6 <_strtod_l+0x28e>
 801bbc8:	080245e8 	.word	0x080245e8
 801bbcc:	08024410 	.word	0x08024410
 801bbd0:	7ff00000 	.word	0x7ff00000
 801bbd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bbd6:	1c59      	adds	r1, r3, #1
 801bbd8:	911d      	str	r1, [sp, #116]	; 0x74
 801bbda:	785b      	ldrb	r3, [r3, #1]
 801bbdc:	2b30      	cmp	r3, #48	; 0x30
 801bbde:	d0f9      	beq.n	801bbd4 <_strtod_l+0x2ac>
 801bbe0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 801bbe4:	2908      	cmp	r1, #8
 801bbe6:	f63f af79 	bhi.w	801badc <_strtod_l+0x1b4>
 801bbea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801bbee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bbf0:	9308      	str	r3, [sp, #32]
 801bbf2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bbf4:	1c59      	adds	r1, r3, #1
 801bbf6:	911d      	str	r1, [sp, #116]	; 0x74
 801bbf8:	785b      	ldrb	r3, [r3, #1]
 801bbfa:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801bbfe:	2e09      	cmp	r6, #9
 801bc00:	d937      	bls.n	801bc72 <_strtod_l+0x34a>
 801bc02:	9e08      	ldr	r6, [sp, #32]
 801bc04:	1b89      	subs	r1, r1, r6
 801bc06:	2908      	cmp	r1, #8
 801bc08:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801bc0c:	dc02      	bgt.n	801bc14 <_strtod_l+0x2ec>
 801bc0e:	4576      	cmp	r6, lr
 801bc10:	bfa8      	it	ge
 801bc12:	4676      	movge	r6, lr
 801bc14:	f1bc 0f00 	cmp.w	ip, #0
 801bc18:	d000      	beq.n	801bc1c <_strtod_l+0x2f4>
 801bc1a:	4276      	negs	r6, r6
 801bc1c:	2d00      	cmp	r5, #0
 801bc1e:	d14f      	bne.n	801bcc0 <_strtod_l+0x398>
 801bc20:	9904      	ldr	r1, [sp, #16]
 801bc22:	4301      	orrs	r1, r0
 801bc24:	f47f aec2 	bne.w	801b9ac <_strtod_l+0x84>
 801bc28:	2a00      	cmp	r2, #0
 801bc2a:	f47f aedb 	bne.w	801b9e4 <_strtod_l+0xbc>
 801bc2e:	2b69      	cmp	r3, #105	; 0x69
 801bc30:	d027      	beq.n	801bc82 <_strtod_l+0x35a>
 801bc32:	dc24      	bgt.n	801bc7e <_strtod_l+0x356>
 801bc34:	2b49      	cmp	r3, #73	; 0x49
 801bc36:	d024      	beq.n	801bc82 <_strtod_l+0x35a>
 801bc38:	2b4e      	cmp	r3, #78	; 0x4e
 801bc3a:	f47f aed3 	bne.w	801b9e4 <_strtod_l+0xbc>
 801bc3e:	499e      	ldr	r1, [pc, #632]	; (801beb8 <_strtod_l+0x590>)
 801bc40:	a81d      	add	r0, sp, #116	; 0x74
 801bc42:	f001 ff79 	bl	801db38 <__match>
 801bc46:	2800      	cmp	r0, #0
 801bc48:	f43f aecc 	beq.w	801b9e4 <_strtod_l+0xbc>
 801bc4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bc4e:	781b      	ldrb	r3, [r3, #0]
 801bc50:	2b28      	cmp	r3, #40	; 0x28
 801bc52:	d12d      	bne.n	801bcb0 <_strtod_l+0x388>
 801bc54:	4999      	ldr	r1, [pc, #612]	; (801bebc <_strtod_l+0x594>)
 801bc56:	aa20      	add	r2, sp, #128	; 0x80
 801bc58:	a81d      	add	r0, sp, #116	; 0x74
 801bc5a:	f001 ff81 	bl	801db60 <__hexnan>
 801bc5e:	2805      	cmp	r0, #5
 801bc60:	d126      	bne.n	801bcb0 <_strtod_l+0x388>
 801bc62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801bc64:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 801bc68:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801bc6c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801bc70:	e69c      	b.n	801b9ac <_strtod_l+0x84>
 801bc72:	210a      	movs	r1, #10
 801bc74:	fb01 3e0e 	mla	lr, r1, lr, r3
 801bc78:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801bc7c:	e7b9      	b.n	801bbf2 <_strtod_l+0x2ca>
 801bc7e:	2b6e      	cmp	r3, #110	; 0x6e
 801bc80:	e7db      	b.n	801bc3a <_strtod_l+0x312>
 801bc82:	498f      	ldr	r1, [pc, #572]	; (801bec0 <_strtod_l+0x598>)
 801bc84:	a81d      	add	r0, sp, #116	; 0x74
 801bc86:	f001 ff57 	bl	801db38 <__match>
 801bc8a:	2800      	cmp	r0, #0
 801bc8c:	f43f aeaa 	beq.w	801b9e4 <_strtod_l+0xbc>
 801bc90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bc92:	498c      	ldr	r1, [pc, #560]	; (801bec4 <_strtod_l+0x59c>)
 801bc94:	3b01      	subs	r3, #1
 801bc96:	a81d      	add	r0, sp, #116	; 0x74
 801bc98:	931d      	str	r3, [sp, #116]	; 0x74
 801bc9a:	f001 ff4d 	bl	801db38 <__match>
 801bc9e:	b910      	cbnz	r0, 801bca6 <_strtod_l+0x37e>
 801bca0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bca2:	3301      	adds	r3, #1
 801bca4:	931d      	str	r3, [sp, #116]	; 0x74
 801bca6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801bed4 <_strtod_l+0x5ac>
 801bcaa:	f04f 0a00 	mov.w	sl, #0
 801bcae:	e67d      	b.n	801b9ac <_strtod_l+0x84>
 801bcb0:	4885      	ldr	r0, [pc, #532]	; (801bec8 <_strtod_l+0x5a0>)
 801bcb2:	f002 ff99 	bl	801ebe8 <nan>
 801bcb6:	ed8d 0b04 	vstr	d0, [sp, #16]
 801bcba:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801bcbe:	e675      	b.n	801b9ac <_strtod_l+0x84>
 801bcc0:	9b07      	ldr	r3, [sp, #28]
 801bcc2:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bcc4:	1af3      	subs	r3, r6, r3
 801bcc6:	2f00      	cmp	r7, #0
 801bcc8:	bf08      	it	eq
 801bcca:	462f      	moveq	r7, r5
 801bccc:	2d10      	cmp	r5, #16
 801bcce:	9308      	str	r3, [sp, #32]
 801bcd0:	46a8      	mov	r8, r5
 801bcd2:	bfa8      	it	ge
 801bcd4:	f04f 0810 	movge.w	r8, #16
 801bcd8:	f7e4 fc24 	bl	8000524 <__aeabi_ui2d>
 801bcdc:	2d09      	cmp	r5, #9
 801bcde:	4682      	mov	sl, r0
 801bce0:	468b      	mov	fp, r1
 801bce2:	dd13      	ble.n	801bd0c <_strtod_l+0x3e4>
 801bce4:	4b79      	ldr	r3, [pc, #484]	; (801becc <_strtod_l+0x5a4>)
 801bce6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801bcea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801bcee:	f7e4 fc93 	bl	8000618 <__aeabi_dmul>
 801bcf2:	4682      	mov	sl, r0
 801bcf4:	4648      	mov	r0, r9
 801bcf6:	468b      	mov	fp, r1
 801bcf8:	f7e4 fc14 	bl	8000524 <__aeabi_ui2d>
 801bcfc:	4602      	mov	r2, r0
 801bcfe:	460b      	mov	r3, r1
 801bd00:	4650      	mov	r0, sl
 801bd02:	4659      	mov	r1, fp
 801bd04:	f7e4 fad2 	bl	80002ac <__adddf3>
 801bd08:	4682      	mov	sl, r0
 801bd0a:	468b      	mov	fp, r1
 801bd0c:	2d0f      	cmp	r5, #15
 801bd0e:	dc38      	bgt.n	801bd82 <_strtod_l+0x45a>
 801bd10:	9b08      	ldr	r3, [sp, #32]
 801bd12:	2b00      	cmp	r3, #0
 801bd14:	f43f ae4a 	beq.w	801b9ac <_strtod_l+0x84>
 801bd18:	dd24      	ble.n	801bd64 <_strtod_l+0x43c>
 801bd1a:	2b16      	cmp	r3, #22
 801bd1c:	dc0b      	bgt.n	801bd36 <_strtod_l+0x40e>
 801bd1e:	4d6b      	ldr	r5, [pc, #428]	; (801becc <_strtod_l+0x5a4>)
 801bd20:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801bd24:	e9d5 0100 	ldrd	r0, r1, [r5]
 801bd28:	4652      	mov	r2, sl
 801bd2a:	465b      	mov	r3, fp
 801bd2c:	f7e4 fc74 	bl	8000618 <__aeabi_dmul>
 801bd30:	4682      	mov	sl, r0
 801bd32:	468b      	mov	fp, r1
 801bd34:	e63a      	b.n	801b9ac <_strtod_l+0x84>
 801bd36:	9a08      	ldr	r2, [sp, #32]
 801bd38:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801bd3c:	4293      	cmp	r3, r2
 801bd3e:	db20      	blt.n	801bd82 <_strtod_l+0x45a>
 801bd40:	4c62      	ldr	r4, [pc, #392]	; (801becc <_strtod_l+0x5a4>)
 801bd42:	f1c5 050f 	rsb	r5, r5, #15
 801bd46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801bd4a:	4652      	mov	r2, sl
 801bd4c:	465b      	mov	r3, fp
 801bd4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bd52:	f7e4 fc61 	bl	8000618 <__aeabi_dmul>
 801bd56:	9b08      	ldr	r3, [sp, #32]
 801bd58:	1b5d      	subs	r5, r3, r5
 801bd5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801bd5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 801bd62:	e7e3      	b.n	801bd2c <_strtod_l+0x404>
 801bd64:	9b08      	ldr	r3, [sp, #32]
 801bd66:	3316      	adds	r3, #22
 801bd68:	db0b      	blt.n	801bd82 <_strtod_l+0x45a>
 801bd6a:	9b07      	ldr	r3, [sp, #28]
 801bd6c:	4a57      	ldr	r2, [pc, #348]	; (801becc <_strtod_l+0x5a4>)
 801bd6e:	1b9e      	subs	r6, r3, r6
 801bd70:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801bd74:	e9d6 2300 	ldrd	r2, r3, [r6]
 801bd78:	4650      	mov	r0, sl
 801bd7a:	4659      	mov	r1, fp
 801bd7c:	f7e4 fd76 	bl	800086c <__aeabi_ddiv>
 801bd80:	e7d6      	b.n	801bd30 <_strtod_l+0x408>
 801bd82:	9b08      	ldr	r3, [sp, #32]
 801bd84:	eba5 0808 	sub.w	r8, r5, r8
 801bd88:	4498      	add	r8, r3
 801bd8a:	f1b8 0f00 	cmp.w	r8, #0
 801bd8e:	dd71      	ble.n	801be74 <_strtod_l+0x54c>
 801bd90:	f018 030f 	ands.w	r3, r8, #15
 801bd94:	d00a      	beq.n	801bdac <_strtod_l+0x484>
 801bd96:	494d      	ldr	r1, [pc, #308]	; (801becc <_strtod_l+0x5a4>)
 801bd98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801bd9c:	4652      	mov	r2, sl
 801bd9e:	465b      	mov	r3, fp
 801bda0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bda4:	f7e4 fc38 	bl	8000618 <__aeabi_dmul>
 801bda8:	4682      	mov	sl, r0
 801bdaa:	468b      	mov	fp, r1
 801bdac:	f038 080f 	bics.w	r8, r8, #15
 801bdb0:	d04d      	beq.n	801be4e <_strtod_l+0x526>
 801bdb2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801bdb6:	dd22      	ble.n	801bdfe <_strtod_l+0x4d6>
 801bdb8:	2500      	movs	r5, #0
 801bdba:	462e      	mov	r6, r5
 801bdbc:	9509      	str	r5, [sp, #36]	; 0x24
 801bdbe:	9507      	str	r5, [sp, #28]
 801bdc0:	2322      	movs	r3, #34	; 0x22
 801bdc2:	f8df b110 	ldr.w	fp, [pc, #272]	; 801bed4 <_strtod_l+0x5ac>
 801bdc6:	6023      	str	r3, [r4, #0]
 801bdc8:	f04f 0a00 	mov.w	sl, #0
 801bdcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bdce:	2b00      	cmp	r3, #0
 801bdd0:	f43f adec 	beq.w	801b9ac <_strtod_l+0x84>
 801bdd4:	991e      	ldr	r1, [sp, #120]	; 0x78
 801bdd6:	4620      	mov	r0, r4
 801bdd8:	f001 ffc4 	bl	801dd64 <_Bfree>
 801bddc:	9907      	ldr	r1, [sp, #28]
 801bdde:	4620      	mov	r0, r4
 801bde0:	f001 ffc0 	bl	801dd64 <_Bfree>
 801bde4:	4631      	mov	r1, r6
 801bde6:	4620      	mov	r0, r4
 801bde8:	f001 ffbc 	bl	801dd64 <_Bfree>
 801bdec:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bdee:	4620      	mov	r0, r4
 801bdf0:	f001 ffb8 	bl	801dd64 <_Bfree>
 801bdf4:	4629      	mov	r1, r5
 801bdf6:	4620      	mov	r0, r4
 801bdf8:	f001 ffb4 	bl	801dd64 <_Bfree>
 801bdfc:	e5d6      	b.n	801b9ac <_strtod_l+0x84>
 801bdfe:	2300      	movs	r3, #0
 801be00:	ea4f 1828 	mov.w	r8, r8, asr #4
 801be04:	4650      	mov	r0, sl
 801be06:	4659      	mov	r1, fp
 801be08:	4699      	mov	r9, r3
 801be0a:	f1b8 0f01 	cmp.w	r8, #1
 801be0e:	dc21      	bgt.n	801be54 <_strtod_l+0x52c>
 801be10:	b10b      	cbz	r3, 801be16 <_strtod_l+0x4ee>
 801be12:	4682      	mov	sl, r0
 801be14:	468b      	mov	fp, r1
 801be16:	4b2e      	ldr	r3, [pc, #184]	; (801bed0 <_strtod_l+0x5a8>)
 801be18:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801be1c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801be20:	4652      	mov	r2, sl
 801be22:	465b      	mov	r3, fp
 801be24:	e9d9 0100 	ldrd	r0, r1, [r9]
 801be28:	f7e4 fbf6 	bl	8000618 <__aeabi_dmul>
 801be2c:	4b29      	ldr	r3, [pc, #164]	; (801bed4 <_strtod_l+0x5ac>)
 801be2e:	460a      	mov	r2, r1
 801be30:	400b      	ands	r3, r1
 801be32:	4929      	ldr	r1, [pc, #164]	; (801bed8 <_strtod_l+0x5b0>)
 801be34:	428b      	cmp	r3, r1
 801be36:	4682      	mov	sl, r0
 801be38:	d8be      	bhi.n	801bdb8 <_strtod_l+0x490>
 801be3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801be3e:	428b      	cmp	r3, r1
 801be40:	bf86      	itte	hi
 801be42:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801bedc <_strtod_l+0x5b4>
 801be46:	f04f 3aff 	movhi.w	sl, #4294967295
 801be4a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801be4e:	2300      	movs	r3, #0
 801be50:	9304      	str	r3, [sp, #16]
 801be52:	e081      	b.n	801bf58 <_strtod_l+0x630>
 801be54:	f018 0f01 	tst.w	r8, #1
 801be58:	d007      	beq.n	801be6a <_strtod_l+0x542>
 801be5a:	4b1d      	ldr	r3, [pc, #116]	; (801bed0 <_strtod_l+0x5a8>)
 801be5c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801be60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be64:	f7e4 fbd8 	bl	8000618 <__aeabi_dmul>
 801be68:	2301      	movs	r3, #1
 801be6a:	f109 0901 	add.w	r9, r9, #1
 801be6e:	ea4f 0868 	mov.w	r8, r8, asr #1
 801be72:	e7ca      	b.n	801be0a <_strtod_l+0x4e2>
 801be74:	d0eb      	beq.n	801be4e <_strtod_l+0x526>
 801be76:	f1c8 0800 	rsb	r8, r8, #0
 801be7a:	f018 020f 	ands.w	r2, r8, #15
 801be7e:	d00a      	beq.n	801be96 <_strtod_l+0x56e>
 801be80:	4b12      	ldr	r3, [pc, #72]	; (801becc <_strtod_l+0x5a4>)
 801be82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801be86:	4650      	mov	r0, sl
 801be88:	4659      	mov	r1, fp
 801be8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be8e:	f7e4 fced 	bl	800086c <__aeabi_ddiv>
 801be92:	4682      	mov	sl, r0
 801be94:	468b      	mov	fp, r1
 801be96:	ea5f 1828 	movs.w	r8, r8, asr #4
 801be9a:	d0d8      	beq.n	801be4e <_strtod_l+0x526>
 801be9c:	f1b8 0f1f 	cmp.w	r8, #31
 801bea0:	dd1e      	ble.n	801bee0 <_strtod_l+0x5b8>
 801bea2:	2500      	movs	r5, #0
 801bea4:	462e      	mov	r6, r5
 801bea6:	9509      	str	r5, [sp, #36]	; 0x24
 801bea8:	9507      	str	r5, [sp, #28]
 801beaa:	2322      	movs	r3, #34	; 0x22
 801beac:	f04f 0a00 	mov.w	sl, #0
 801beb0:	f04f 0b00 	mov.w	fp, #0
 801beb4:	6023      	str	r3, [r4, #0]
 801beb6:	e789      	b.n	801bdcc <_strtod_l+0x4a4>
 801beb8:	08024371 	.word	0x08024371
 801bebc:	08024424 	.word	0x08024424
 801bec0:	08024369 	.word	0x08024369
 801bec4:	0802449f 	.word	0x0802449f
 801bec8:	0802449b 	.word	0x0802449b
 801becc:	08024688 	.word	0x08024688
 801bed0:	08024660 	.word	0x08024660
 801bed4:	7ff00000 	.word	0x7ff00000
 801bed8:	7ca00000 	.word	0x7ca00000
 801bedc:	7fefffff 	.word	0x7fefffff
 801bee0:	f018 0310 	ands.w	r3, r8, #16
 801bee4:	bf18      	it	ne
 801bee6:	236a      	movne	r3, #106	; 0x6a
 801bee8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 801c2a0 <_strtod_l+0x978>
 801beec:	9304      	str	r3, [sp, #16]
 801beee:	4650      	mov	r0, sl
 801bef0:	4659      	mov	r1, fp
 801bef2:	2300      	movs	r3, #0
 801bef4:	f018 0f01 	tst.w	r8, #1
 801bef8:	d004      	beq.n	801bf04 <_strtod_l+0x5dc>
 801befa:	e9d9 2300 	ldrd	r2, r3, [r9]
 801befe:	f7e4 fb8b 	bl	8000618 <__aeabi_dmul>
 801bf02:	2301      	movs	r3, #1
 801bf04:	ea5f 0868 	movs.w	r8, r8, asr #1
 801bf08:	f109 0908 	add.w	r9, r9, #8
 801bf0c:	d1f2      	bne.n	801bef4 <_strtod_l+0x5cc>
 801bf0e:	b10b      	cbz	r3, 801bf14 <_strtod_l+0x5ec>
 801bf10:	4682      	mov	sl, r0
 801bf12:	468b      	mov	fp, r1
 801bf14:	9b04      	ldr	r3, [sp, #16]
 801bf16:	b1bb      	cbz	r3, 801bf48 <_strtod_l+0x620>
 801bf18:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801bf1c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	4659      	mov	r1, fp
 801bf24:	dd10      	ble.n	801bf48 <_strtod_l+0x620>
 801bf26:	2b1f      	cmp	r3, #31
 801bf28:	f340 8128 	ble.w	801c17c <_strtod_l+0x854>
 801bf2c:	2b34      	cmp	r3, #52	; 0x34
 801bf2e:	bfde      	ittt	le
 801bf30:	3b20      	suble	r3, #32
 801bf32:	f04f 32ff 	movle.w	r2, #4294967295
 801bf36:	fa02 f303 	lslle.w	r3, r2, r3
 801bf3a:	f04f 0a00 	mov.w	sl, #0
 801bf3e:	bfcc      	ite	gt
 801bf40:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801bf44:	ea03 0b01 	andle.w	fp, r3, r1
 801bf48:	2200      	movs	r2, #0
 801bf4a:	2300      	movs	r3, #0
 801bf4c:	4650      	mov	r0, sl
 801bf4e:	4659      	mov	r1, fp
 801bf50:	f7e4 fdca 	bl	8000ae8 <__aeabi_dcmpeq>
 801bf54:	2800      	cmp	r0, #0
 801bf56:	d1a4      	bne.n	801bea2 <_strtod_l+0x57a>
 801bf58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf5a:	9300      	str	r3, [sp, #0]
 801bf5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bf5e:	462b      	mov	r3, r5
 801bf60:	463a      	mov	r2, r7
 801bf62:	4620      	mov	r0, r4
 801bf64:	f001 ff6a 	bl	801de3c <__s2b>
 801bf68:	9009      	str	r0, [sp, #36]	; 0x24
 801bf6a:	2800      	cmp	r0, #0
 801bf6c:	f43f af24 	beq.w	801bdb8 <_strtod_l+0x490>
 801bf70:	9b07      	ldr	r3, [sp, #28]
 801bf72:	1b9e      	subs	r6, r3, r6
 801bf74:	9b08      	ldr	r3, [sp, #32]
 801bf76:	2b00      	cmp	r3, #0
 801bf78:	bfb4      	ite	lt
 801bf7a:	4633      	movlt	r3, r6
 801bf7c:	2300      	movge	r3, #0
 801bf7e:	9310      	str	r3, [sp, #64]	; 0x40
 801bf80:	9b08      	ldr	r3, [sp, #32]
 801bf82:	2500      	movs	r5, #0
 801bf84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801bf88:	9318      	str	r3, [sp, #96]	; 0x60
 801bf8a:	462e      	mov	r6, r5
 801bf8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf8e:	4620      	mov	r0, r4
 801bf90:	6859      	ldr	r1, [r3, #4]
 801bf92:	f001 fea7 	bl	801dce4 <_Balloc>
 801bf96:	9007      	str	r0, [sp, #28]
 801bf98:	2800      	cmp	r0, #0
 801bf9a:	f43f af11 	beq.w	801bdc0 <_strtod_l+0x498>
 801bf9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bfa0:	691a      	ldr	r2, [r3, #16]
 801bfa2:	3202      	adds	r2, #2
 801bfa4:	f103 010c 	add.w	r1, r3, #12
 801bfa8:	0092      	lsls	r2, r2, #2
 801bfaa:	300c      	adds	r0, #12
 801bfac:	f7fe fe76 	bl	801ac9c <memcpy>
 801bfb0:	ec4b ab10 	vmov	d0, sl, fp
 801bfb4:	aa20      	add	r2, sp, #128	; 0x80
 801bfb6:	a91f      	add	r1, sp, #124	; 0x7c
 801bfb8:	4620      	mov	r0, r4
 801bfba:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801bfbe:	f002 fa79 	bl	801e4b4 <__d2b>
 801bfc2:	901e      	str	r0, [sp, #120]	; 0x78
 801bfc4:	2800      	cmp	r0, #0
 801bfc6:	f43f aefb 	beq.w	801bdc0 <_strtod_l+0x498>
 801bfca:	2101      	movs	r1, #1
 801bfcc:	4620      	mov	r0, r4
 801bfce:	f001 ffcf 	bl	801df70 <__i2b>
 801bfd2:	4606      	mov	r6, r0
 801bfd4:	2800      	cmp	r0, #0
 801bfd6:	f43f aef3 	beq.w	801bdc0 <_strtod_l+0x498>
 801bfda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801bfdc:	9904      	ldr	r1, [sp, #16]
 801bfde:	2b00      	cmp	r3, #0
 801bfe0:	bfab      	itete	ge
 801bfe2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801bfe4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801bfe6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 801bfe8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801bfec:	bfac      	ite	ge
 801bfee:	eb03 0902 	addge.w	r9, r3, r2
 801bff2:	1ad7      	sublt	r7, r2, r3
 801bff4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801bff6:	eba3 0801 	sub.w	r8, r3, r1
 801bffa:	4490      	add	r8, r2
 801bffc:	4ba3      	ldr	r3, [pc, #652]	; (801c28c <_strtod_l+0x964>)
 801bffe:	f108 38ff 	add.w	r8, r8, #4294967295
 801c002:	4598      	cmp	r8, r3
 801c004:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801c008:	f280 80cc 	bge.w	801c1a4 <_strtod_l+0x87c>
 801c00c:	eba3 0308 	sub.w	r3, r3, r8
 801c010:	2b1f      	cmp	r3, #31
 801c012:	eba2 0203 	sub.w	r2, r2, r3
 801c016:	f04f 0101 	mov.w	r1, #1
 801c01a:	f300 80b6 	bgt.w	801c18a <_strtod_l+0x862>
 801c01e:	fa01 f303 	lsl.w	r3, r1, r3
 801c022:	9311      	str	r3, [sp, #68]	; 0x44
 801c024:	2300      	movs	r3, #0
 801c026:	930c      	str	r3, [sp, #48]	; 0x30
 801c028:	eb09 0802 	add.w	r8, r9, r2
 801c02c:	9b04      	ldr	r3, [sp, #16]
 801c02e:	45c1      	cmp	r9, r8
 801c030:	4417      	add	r7, r2
 801c032:	441f      	add	r7, r3
 801c034:	464b      	mov	r3, r9
 801c036:	bfa8      	it	ge
 801c038:	4643      	movge	r3, r8
 801c03a:	42bb      	cmp	r3, r7
 801c03c:	bfa8      	it	ge
 801c03e:	463b      	movge	r3, r7
 801c040:	2b00      	cmp	r3, #0
 801c042:	bfc2      	ittt	gt
 801c044:	eba8 0803 	subgt.w	r8, r8, r3
 801c048:	1aff      	subgt	r7, r7, r3
 801c04a:	eba9 0903 	subgt.w	r9, r9, r3
 801c04e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c050:	2b00      	cmp	r3, #0
 801c052:	dd17      	ble.n	801c084 <_strtod_l+0x75c>
 801c054:	4631      	mov	r1, r6
 801c056:	461a      	mov	r2, r3
 801c058:	4620      	mov	r0, r4
 801c05a:	f002 f845 	bl	801e0e8 <__pow5mult>
 801c05e:	4606      	mov	r6, r0
 801c060:	2800      	cmp	r0, #0
 801c062:	f43f aead 	beq.w	801bdc0 <_strtod_l+0x498>
 801c066:	4601      	mov	r1, r0
 801c068:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c06a:	4620      	mov	r0, r4
 801c06c:	f001 ff96 	bl	801df9c <__multiply>
 801c070:	900f      	str	r0, [sp, #60]	; 0x3c
 801c072:	2800      	cmp	r0, #0
 801c074:	f43f aea4 	beq.w	801bdc0 <_strtod_l+0x498>
 801c078:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c07a:	4620      	mov	r0, r4
 801c07c:	f001 fe72 	bl	801dd64 <_Bfree>
 801c080:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c082:	931e      	str	r3, [sp, #120]	; 0x78
 801c084:	f1b8 0f00 	cmp.w	r8, #0
 801c088:	f300 8091 	bgt.w	801c1ae <_strtod_l+0x886>
 801c08c:	9b08      	ldr	r3, [sp, #32]
 801c08e:	2b00      	cmp	r3, #0
 801c090:	dd08      	ble.n	801c0a4 <_strtod_l+0x77c>
 801c092:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801c094:	9907      	ldr	r1, [sp, #28]
 801c096:	4620      	mov	r0, r4
 801c098:	f002 f826 	bl	801e0e8 <__pow5mult>
 801c09c:	9007      	str	r0, [sp, #28]
 801c09e:	2800      	cmp	r0, #0
 801c0a0:	f43f ae8e 	beq.w	801bdc0 <_strtod_l+0x498>
 801c0a4:	2f00      	cmp	r7, #0
 801c0a6:	dd08      	ble.n	801c0ba <_strtod_l+0x792>
 801c0a8:	9907      	ldr	r1, [sp, #28]
 801c0aa:	463a      	mov	r2, r7
 801c0ac:	4620      	mov	r0, r4
 801c0ae:	f002 f875 	bl	801e19c <__lshift>
 801c0b2:	9007      	str	r0, [sp, #28]
 801c0b4:	2800      	cmp	r0, #0
 801c0b6:	f43f ae83 	beq.w	801bdc0 <_strtod_l+0x498>
 801c0ba:	f1b9 0f00 	cmp.w	r9, #0
 801c0be:	dd08      	ble.n	801c0d2 <_strtod_l+0x7aa>
 801c0c0:	4631      	mov	r1, r6
 801c0c2:	464a      	mov	r2, r9
 801c0c4:	4620      	mov	r0, r4
 801c0c6:	f002 f869 	bl	801e19c <__lshift>
 801c0ca:	4606      	mov	r6, r0
 801c0cc:	2800      	cmp	r0, #0
 801c0ce:	f43f ae77 	beq.w	801bdc0 <_strtod_l+0x498>
 801c0d2:	9a07      	ldr	r2, [sp, #28]
 801c0d4:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c0d6:	4620      	mov	r0, r4
 801c0d8:	f002 f8e8 	bl	801e2ac <__mdiff>
 801c0dc:	4605      	mov	r5, r0
 801c0de:	2800      	cmp	r0, #0
 801c0e0:	f43f ae6e 	beq.w	801bdc0 <_strtod_l+0x498>
 801c0e4:	68c3      	ldr	r3, [r0, #12]
 801c0e6:	930f      	str	r3, [sp, #60]	; 0x3c
 801c0e8:	2300      	movs	r3, #0
 801c0ea:	60c3      	str	r3, [r0, #12]
 801c0ec:	4631      	mov	r1, r6
 801c0ee:	f002 f8c1 	bl	801e274 <__mcmp>
 801c0f2:	2800      	cmp	r0, #0
 801c0f4:	da65      	bge.n	801c1c2 <_strtod_l+0x89a>
 801c0f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c0f8:	ea53 030a 	orrs.w	r3, r3, sl
 801c0fc:	f040 8087 	bne.w	801c20e <_strtod_l+0x8e6>
 801c100:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c104:	2b00      	cmp	r3, #0
 801c106:	f040 8082 	bne.w	801c20e <_strtod_l+0x8e6>
 801c10a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c10e:	0d1b      	lsrs	r3, r3, #20
 801c110:	051b      	lsls	r3, r3, #20
 801c112:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801c116:	d97a      	bls.n	801c20e <_strtod_l+0x8e6>
 801c118:	696b      	ldr	r3, [r5, #20]
 801c11a:	b913      	cbnz	r3, 801c122 <_strtod_l+0x7fa>
 801c11c:	692b      	ldr	r3, [r5, #16]
 801c11e:	2b01      	cmp	r3, #1
 801c120:	dd75      	ble.n	801c20e <_strtod_l+0x8e6>
 801c122:	4629      	mov	r1, r5
 801c124:	2201      	movs	r2, #1
 801c126:	4620      	mov	r0, r4
 801c128:	f002 f838 	bl	801e19c <__lshift>
 801c12c:	4631      	mov	r1, r6
 801c12e:	4605      	mov	r5, r0
 801c130:	f002 f8a0 	bl	801e274 <__mcmp>
 801c134:	2800      	cmp	r0, #0
 801c136:	dd6a      	ble.n	801c20e <_strtod_l+0x8e6>
 801c138:	9904      	ldr	r1, [sp, #16]
 801c13a:	4a55      	ldr	r2, [pc, #340]	; (801c290 <_strtod_l+0x968>)
 801c13c:	465b      	mov	r3, fp
 801c13e:	2900      	cmp	r1, #0
 801c140:	f000 8085 	beq.w	801c24e <_strtod_l+0x926>
 801c144:	ea02 010b 	and.w	r1, r2, fp
 801c148:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801c14c:	dc7f      	bgt.n	801c24e <_strtod_l+0x926>
 801c14e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801c152:	f77f aeaa 	ble.w	801beaa <_strtod_l+0x582>
 801c156:	4a4f      	ldr	r2, [pc, #316]	; (801c294 <_strtod_l+0x96c>)
 801c158:	2300      	movs	r3, #0
 801c15a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801c15e:	4650      	mov	r0, sl
 801c160:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801c164:	4659      	mov	r1, fp
 801c166:	f7e4 fa57 	bl	8000618 <__aeabi_dmul>
 801c16a:	460b      	mov	r3, r1
 801c16c:	4303      	orrs	r3, r0
 801c16e:	bf08      	it	eq
 801c170:	2322      	moveq	r3, #34	; 0x22
 801c172:	4682      	mov	sl, r0
 801c174:	468b      	mov	fp, r1
 801c176:	bf08      	it	eq
 801c178:	6023      	streq	r3, [r4, #0]
 801c17a:	e62b      	b.n	801bdd4 <_strtod_l+0x4ac>
 801c17c:	f04f 32ff 	mov.w	r2, #4294967295
 801c180:	fa02 f303 	lsl.w	r3, r2, r3
 801c184:	ea03 0a0a 	and.w	sl, r3, sl
 801c188:	e6de      	b.n	801bf48 <_strtod_l+0x620>
 801c18a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801c18e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801c192:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801c196:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801c19a:	fa01 f308 	lsl.w	r3, r1, r8
 801c19e:	930c      	str	r3, [sp, #48]	; 0x30
 801c1a0:	9111      	str	r1, [sp, #68]	; 0x44
 801c1a2:	e741      	b.n	801c028 <_strtod_l+0x700>
 801c1a4:	2300      	movs	r3, #0
 801c1a6:	930c      	str	r3, [sp, #48]	; 0x30
 801c1a8:	2301      	movs	r3, #1
 801c1aa:	9311      	str	r3, [sp, #68]	; 0x44
 801c1ac:	e73c      	b.n	801c028 <_strtod_l+0x700>
 801c1ae:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c1b0:	4642      	mov	r2, r8
 801c1b2:	4620      	mov	r0, r4
 801c1b4:	f001 fff2 	bl	801e19c <__lshift>
 801c1b8:	901e      	str	r0, [sp, #120]	; 0x78
 801c1ba:	2800      	cmp	r0, #0
 801c1bc:	f47f af66 	bne.w	801c08c <_strtod_l+0x764>
 801c1c0:	e5fe      	b.n	801bdc0 <_strtod_l+0x498>
 801c1c2:	465f      	mov	r7, fp
 801c1c4:	d16e      	bne.n	801c2a4 <_strtod_l+0x97c>
 801c1c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c1c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c1cc:	b342      	cbz	r2, 801c220 <_strtod_l+0x8f8>
 801c1ce:	4a32      	ldr	r2, [pc, #200]	; (801c298 <_strtod_l+0x970>)
 801c1d0:	4293      	cmp	r3, r2
 801c1d2:	d128      	bne.n	801c226 <_strtod_l+0x8fe>
 801c1d4:	9b04      	ldr	r3, [sp, #16]
 801c1d6:	4650      	mov	r0, sl
 801c1d8:	b1eb      	cbz	r3, 801c216 <_strtod_l+0x8ee>
 801c1da:	4a2d      	ldr	r2, [pc, #180]	; (801c290 <_strtod_l+0x968>)
 801c1dc:	403a      	ands	r2, r7
 801c1de:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801c1e2:	f04f 31ff 	mov.w	r1, #4294967295
 801c1e6:	d819      	bhi.n	801c21c <_strtod_l+0x8f4>
 801c1e8:	0d12      	lsrs	r2, r2, #20
 801c1ea:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801c1ee:	fa01 f303 	lsl.w	r3, r1, r3
 801c1f2:	4298      	cmp	r0, r3
 801c1f4:	d117      	bne.n	801c226 <_strtod_l+0x8fe>
 801c1f6:	4b29      	ldr	r3, [pc, #164]	; (801c29c <_strtod_l+0x974>)
 801c1f8:	429f      	cmp	r7, r3
 801c1fa:	d102      	bne.n	801c202 <_strtod_l+0x8da>
 801c1fc:	3001      	adds	r0, #1
 801c1fe:	f43f addf 	beq.w	801bdc0 <_strtod_l+0x498>
 801c202:	4b23      	ldr	r3, [pc, #140]	; (801c290 <_strtod_l+0x968>)
 801c204:	403b      	ands	r3, r7
 801c206:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801c20a:	f04f 0a00 	mov.w	sl, #0
 801c20e:	9b04      	ldr	r3, [sp, #16]
 801c210:	2b00      	cmp	r3, #0
 801c212:	d1a0      	bne.n	801c156 <_strtod_l+0x82e>
 801c214:	e5de      	b.n	801bdd4 <_strtod_l+0x4ac>
 801c216:	f04f 33ff 	mov.w	r3, #4294967295
 801c21a:	e7ea      	b.n	801c1f2 <_strtod_l+0x8ca>
 801c21c:	460b      	mov	r3, r1
 801c21e:	e7e8      	b.n	801c1f2 <_strtod_l+0x8ca>
 801c220:	ea53 030a 	orrs.w	r3, r3, sl
 801c224:	d088      	beq.n	801c138 <_strtod_l+0x810>
 801c226:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c228:	b1db      	cbz	r3, 801c262 <_strtod_l+0x93a>
 801c22a:	423b      	tst	r3, r7
 801c22c:	d0ef      	beq.n	801c20e <_strtod_l+0x8e6>
 801c22e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c230:	9a04      	ldr	r2, [sp, #16]
 801c232:	4650      	mov	r0, sl
 801c234:	4659      	mov	r1, fp
 801c236:	b1c3      	cbz	r3, 801c26a <_strtod_l+0x942>
 801c238:	f7ff fb59 	bl	801b8ee <sulp>
 801c23c:	4602      	mov	r2, r0
 801c23e:	460b      	mov	r3, r1
 801c240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801c244:	f7e4 f832 	bl	80002ac <__adddf3>
 801c248:	4682      	mov	sl, r0
 801c24a:	468b      	mov	fp, r1
 801c24c:	e7df      	b.n	801c20e <_strtod_l+0x8e6>
 801c24e:	4013      	ands	r3, r2
 801c250:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801c254:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801c258:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801c25c:	f04f 3aff 	mov.w	sl, #4294967295
 801c260:	e7d5      	b.n	801c20e <_strtod_l+0x8e6>
 801c262:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c264:	ea13 0f0a 	tst.w	r3, sl
 801c268:	e7e0      	b.n	801c22c <_strtod_l+0x904>
 801c26a:	f7ff fb40 	bl	801b8ee <sulp>
 801c26e:	4602      	mov	r2, r0
 801c270:	460b      	mov	r3, r1
 801c272:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801c276:	f7e4 f817 	bl	80002a8 <__aeabi_dsub>
 801c27a:	2200      	movs	r2, #0
 801c27c:	2300      	movs	r3, #0
 801c27e:	4682      	mov	sl, r0
 801c280:	468b      	mov	fp, r1
 801c282:	f7e4 fc31 	bl	8000ae8 <__aeabi_dcmpeq>
 801c286:	2800      	cmp	r0, #0
 801c288:	d0c1      	beq.n	801c20e <_strtod_l+0x8e6>
 801c28a:	e60e      	b.n	801beaa <_strtod_l+0x582>
 801c28c:	fffffc02 	.word	0xfffffc02
 801c290:	7ff00000 	.word	0x7ff00000
 801c294:	39500000 	.word	0x39500000
 801c298:	000fffff 	.word	0x000fffff
 801c29c:	7fefffff 	.word	0x7fefffff
 801c2a0:	08024438 	.word	0x08024438
 801c2a4:	4631      	mov	r1, r6
 801c2a6:	4628      	mov	r0, r5
 801c2a8:	f002 f960 	bl	801e56c <__ratio>
 801c2ac:	ec59 8b10 	vmov	r8, r9, d0
 801c2b0:	ee10 0a10 	vmov	r0, s0
 801c2b4:	2200      	movs	r2, #0
 801c2b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c2ba:	4649      	mov	r1, r9
 801c2bc:	f7e4 fc28 	bl	8000b10 <__aeabi_dcmple>
 801c2c0:	2800      	cmp	r0, #0
 801c2c2:	d07c      	beq.n	801c3be <_strtod_l+0xa96>
 801c2c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c2c6:	2b00      	cmp	r3, #0
 801c2c8:	d04c      	beq.n	801c364 <_strtod_l+0xa3c>
 801c2ca:	4b95      	ldr	r3, [pc, #596]	; (801c520 <_strtod_l+0xbf8>)
 801c2cc:	2200      	movs	r2, #0
 801c2ce:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801c2d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801c520 <_strtod_l+0xbf8>
 801c2d6:	f04f 0800 	mov.w	r8, #0
 801c2da:	4b92      	ldr	r3, [pc, #584]	; (801c524 <_strtod_l+0xbfc>)
 801c2dc:	403b      	ands	r3, r7
 801c2de:	9311      	str	r3, [sp, #68]	; 0x44
 801c2e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c2e2:	4b91      	ldr	r3, [pc, #580]	; (801c528 <_strtod_l+0xc00>)
 801c2e4:	429a      	cmp	r2, r3
 801c2e6:	f040 80b2 	bne.w	801c44e <_strtod_l+0xb26>
 801c2ea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c2ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c2f2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801c2f6:	ec4b ab10 	vmov	d0, sl, fp
 801c2fa:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801c2fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c302:	f002 f85b 	bl	801e3bc <__ulp>
 801c306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c30a:	ec53 2b10 	vmov	r2, r3, d0
 801c30e:	f7e4 f983 	bl	8000618 <__aeabi_dmul>
 801c312:	4652      	mov	r2, sl
 801c314:	465b      	mov	r3, fp
 801c316:	f7e3 ffc9 	bl	80002ac <__adddf3>
 801c31a:	460b      	mov	r3, r1
 801c31c:	4981      	ldr	r1, [pc, #516]	; (801c524 <_strtod_l+0xbfc>)
 801c31e:	4a83      	ldr	r2, [pc, #524]	; (801c52c <_strtod_l+0xc04>)
 801c320:	4019      	ands	r1, r3
 801c322:	4291      	cmp	r1, r2
 801c324:	4682      	mov	sl, r0
 801c326:	d95e      	bls.n	801c3e6 <_strtod_l+0xabe>
 801c328:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c32a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801c32e:	4293      	cmp	r3, r2
 801c330:	d103      	bne.n	801c33a <_strtod_l+0xa12>
 801c332:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c334:	3301      	adds	r3, #1
 801c336:	f43f ad43 	beq.w	801bdc0 <_strtod_l+0x498>
 801c33a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 801c538 <_strtod_l+0xc10>
 801c33e:	f04f 3aff 	mov.w	sl, #4294967295
 801c342:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c344:	4620      	mov	r0, r4
 801c346:	f001 fd0d 	bl	801dd64 <_Bfree>
 801c34a:	9907      	ldr	r1, [sp, #28]
 801c34c:	4620      	mov	r0, r4
 801c34e:	f001 fd09 	bl	801dd64 <_Bfree>
 801c352:	4631      	mov	r1, r6
 801c354:	4620      	mov	r0, r4
 801c356:	f001 fd05 	bl	801dd64 <_Bfree>
 801c35a:	4629      	mov	r1, r5
 801c35c:	4620      	mov	r0, r4
 801c35e:	f001 fd01 	bl	801dd64 <_Bfree>
 801c362:	e613      	b.n	801bf8c <_strtod_l+0x664>
 801c364:	f1ba 0f00 	cmp.w	sl, #0
 801c368:	d11b      	bne.n	801c3a2 <_strtod_l+0xa7a>
 801c36a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c36e:	b9f3      	cbnz	r3, 801c3ae <_strtod_l+0xa86>
 801c370:	4b6b      	ldr	r3, [pc, #428]	; (801c520 <_strtod_l+0xbf8>)
 801c372:	2200      	movs	r2, #0
 801c374:	4640      	mov	r0, r8
 801c376:	4649      	mov	r1, r9
 801c378:	f7e4 fbc0 	bl	8000afc <__aeabi_dcmplt>
 801c37c:	b9d0      	cbnz	r0, 801c3b4 <_strtod_l+0xa8c>
 801c37e:	4640      	mov	r0, r8
 801c380:	4649      	mov	r1, r9
 801c382:	4b6b      	ldr	r3, [pc, #428]	; (801c530 <_strtod_l+0xc08>)
 801c384:	2200      	movs	r2, #0
 801c386:	f7e4 f947 	bl	8000618 <__aeabi_dmul>
 801c38a:	4680      	mov	r8, r0
 801c38c:	4689      	mov	r9, r1
 801c38e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801c392:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801c396:	931b      	str	r3, [sp, #108]	; 0x6c
 801c398:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801c39c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801c3a0:	e79b      	b.n	801c2da <_strtod_l+0x9b2>
 801c3a2:	f1ba 0f01 	cmp.w	sl, #1
 801c3a6:	d102      	bne.n	801c3ae <_strtod_l+0xa86>
 801c3a8:	2f00      	cmp	r7, #0
 801c3aa:	f43f ad7e 	beq.w	801beaa <_strtod_l+0x582>
 801c3ae:	4b61      	ldr	r3, [pc, #388]	; (801c534 <_strtod_l+0xc0c>)
 801c3b0:	2200      	movs	r2, #0
 801c3b2:	e78c      	b.n	801c2ce <_strtod_l+0x9a6>
 801c3b4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801c530 <_strtod_l+0xc08>
 801c3b8:	f04f 0800 	mov.w	r8, #0
 801c3bc:	e7e7      	b.n	801c38e <_strtod_l+0xa66>
 801c3be:	4b5c      	ldr	r3, [pc, #368]	; (801c530 <_strtod_l+0xc08>)
 801c3c0:	4640      	mov	r0, r8
 801c3c2:	4649      	mov	r1, r9
 801c3c4:	2200      	movs	r2, #0
 801c3c6:	f7e4 f927 	bl	8000618 <__aeabi_dmul>
 801c3ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c3cc:	4680      	mov	r8, r0
 801c3ce:	4689      	mov	r9, r1
 801c3d0:	b933      	cbnz	r3, 801c3e0 <_strtod_l+0xab8>
 801c3d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c3d6:	9012      	str	r0, [sp, #72]	; 0x48
 801c3d8:	9313      	str	r3, [sp, #76]	; 0x4c
 801c3da:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801c3de:	e7dd      	b.n	801c39c <_strtod_l+0xa74>
 801c3e0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801c3e4:	e7f9      	b.n	801c3da <_strtod_l+0xab2>
 801c3e6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801c3ea:	9b04      	ldr	r3, [sp, #16]
 801c3ec:	2b00      	cmp	r3, #0
 801c3ee:	d1a8      	bne.n	801c342 <_strtod_l+0xa1a>
 801c3f0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c3f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c3f6:	0d1b      	lsrs	r3, r3, #20
 801c3f8:	051b      	lsls	r3, r3, #20
 801c3fa:	429a      	cmp	r2, r3
 801c3fc:	d1a1      	bne.n	801c342 <_strtod_l+0xa1a>
 801c3fe:	4640      	mov	r0, r8
 801c400:	4649      	mov	r1, r9
 801c402:	f7e4 fc69 	bl	8000cd8 <__aeabi_d2lz>
 801c406:	f7e4 f8d9 	bl	80005bc <__aeabi_l2d>
 801c40a:	4602      	mov	r2, r0
 801c40c:	460b      	mov	r3, r1
 801c40e:	4640      	mov	r0, r8
 801c410:	4649      	mov	r1, r9
 801c412:	f7e3 ff49 	bl	80002a8 <__aeabi_dsub>
 801c416:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c418:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c41c:	ea43 030a 	orr.w	r3, r3, sl
 801c420:	4313      	orrs	r3, r2
 801c422:	4680      	mov	r8, r0
 801c424:	4689      	mov	r9, r1
 801c426:	d053      	beq.n	801c4d0 <_strtod_l+0xba8>
 801c428:	a335      	add	r3, pc, #212	; (adr r3, 801c500 <_strtod_l+0xbd8>)
 801c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c42e:	f7e4 fb65 	bl	8000afc <__aeabi_dcmplt>
 801c432:	2800      	cmp	r0, #0
 801c434:	f47f acce 	bne.w	801bdd4 <_strtod_l+0x4ac>
 801c438:	a333      	add	r3, pc, #204	; (adr r3, 801c508 <_strtod_l+0xbe0>)
 801c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c43e:	4640      	mov	r0, r8
 801c440:	4649      	mov	r1, r9
 801c442:	f7e4 fb79 	bl	8000b38 <__aeabi_dcmpgt>
 801c446:	2800      	cmp	r0, #0
 801c448:	f43f af7b 	beq.w	801c342 <_strtod_l+0xa1a>
 801c44c:	e4c2      	b.n	801bdd4 <_strtod_l+0x4ac>
 801c44e:	9b04      	ldr	r3, [sp, #16]
 801c450:	b333      	cbz	r3, 801c4a0 <_strtod_l+0xb78>
 801c452:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c454:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801c458:	d822      	bhi.n	801c4a0 <_strtod_l+0xb78>
 801c45a:	a32d      	add	r3, pc, #180	; (adr r3, 801c510 <_strtod_l+0xbe8>)
 801c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c460:	4640      	mov	r0, r8
 801c462:	4649      	mov	r1, r9
 801c464:	f7e4 fb54 	bl	8000b10 <__aeabi_dcmple>
 801c468:	b1a0      	cbz	r0, 801c494 <_strtod_l+0xb6c>
 801c46a:	4649      	mov	r1, r9
 801c46c:	4640      	mov	r0, r8
 801c46e:	f7e4 fbab 	bl	8000bc8 <__aeabi_d2uiz>
 801c472:	2801      	cmp	r0, #1
 801c474:	bf38      	it	cc
 801c476:	2001      	movcc	r0, #1
 801c478:	f7e4 f854 	bl	8000524 <__aeabi_ui2d>
 801c47c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c47e:	4680      	mov	r8, r0
 801c480:	4689      	mov	r9, r1
 801c482:	bb13      	cbnz	r3, 801c4ca <_strtod_l+0xba2>
 801c484:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c488:	9014      	str	r0, [sp, #80]	; 0x50
 801c48a:	9315      	str	r3, [sp, #84]	; 0x54
 801c48c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801c490:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801c494:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c496:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c498:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801c49c:	1a9b      	subs	r3, r3, r2
 801c49e:	930d      	str	r3, [sp, #52]	; 0x34
 801c4a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c4a4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801c4a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c4ac:	f001 ff86 	bl	801e3bc <__ulp>
 801c4b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c4b4:	ec53 2b10 	vmov	r2, r3, d0
 801c4b8:	f7e4 f8ae 	bl	8000618 <__aeabi_dmul>
 801c4bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c4c0:	f7e3 fef4 	bl	80002ac <__adddf3>
 801c4c4:	4682      	mov	sl, r0
 801c4c6:	468b      	mov	fp, r1
 801c4c8:	e78f      	b.n	801c3ea <_strtod_l+0xac2>
 801c4ca:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801c4ce:	e7dd      	b.n	801c48c <_strtod_l+0xb64>
 801c4d0:	a311      	add	r3, pc, #68	; (adr r3, 801c518 <_strtod_l+0xbf0>)
 801c4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4d6:	f7e4 fb11 	bl	8000afc <__aeabi_dcmplt>
 801c4da:	e7b4      	b.n	801c446 <_strtod_l+0xb1e>
 801c4dc:	2300      	movs	r3, #0
 801c4de:	930e      	str	r3, [sp, #56]	; 0x38
 801c4e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801c4e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c4e4:	6013      	str	r3, [r2, #0]
 801c4e6:	f7ff ba65 	b.w	801b9b4 <_strtod_l+0x8c>
 801c4ea:	2b65      	cmp	r3, #101	; 0x65
 801c4ec:	f43f ab5d 	beq.w	801bbaa <_strtod_l+0x282>
 801c4f0:	2b45      	cmp	r3, #69	; 0x45
 801c4f2:	f43f ab5a 	beq.w	801bbaa <_strtod_l+0x282>
 801c4f6:	2201      	movs	r2, #1
 801c4f8:	f7ff bb92 	b.w	801bc20 <_strtod_l+0x2f8>
 801c4fc:	f3af 8000 	nop.w
 801c500:	94a03595 	.word	0x94a03595
 801c504:	3fdfffff 	.word	0x3fdfffff
 801c508:	35afe535 	.word	0x35afe535
 801c50c:	3fe00000 	.word	0x3fe00000
 801c510:	ffc00000 	.word	0xffc00000
 801c514:	41dfffff 	.word	0x41dfffff
 801c518:	94a03595 	.word	0x94a03595
 801c51c:	3fcfffff 	.word	0x3fcfffff
 801c520:	3ff00000 	.word	0x3ff00000
 801c524:	7ff00000 	.word	0x7ff00000
 801c528:	7fe00000 	.word	0x7fe00000
 801c52c:	7c9fffff 	.word	0x7c9fffff
 801c530:	3fe00000 	.word	0x3fe00000
 801c534:	bff00000 	.word	0xbff00000
 801c538:	7fefffff 	.word	0x7fefffff

0801c53c <strtod>:
 801c53c:	460a      	mov	r2, r1
 801c53e:	4601      	mov	r1, r0
 801c540:	4802      	ldr	r0, [pc, #8]	; (801c54c <strtod+0x10>)
 801c542:	4b03      	ldr	r3, [pc, #12]	; (801c550 <strtod+0x14>)
 801c544:	6800      	ldr	r0, [r0, #0]
 801c546:	f7ff b9ef 	b.w	801b928 <_strtod_l>
 801c54a:	bf00      	nop
 801c54c:	20000074 	.word	0x20000074
 801c550:	200000dc 	.word	0x200000dc

0801c554 <_strtol_l.isra.0>:
 801c554:	2b01      	cmp	r3, #1
 801c556:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c55a:	d001      	beq.n	801c560 <_strtol_l.isra.0+0xc>
 801c55c:	2b24      	cmp	r3, #36	; 0x24
 801c55e:	d906      	bls.n	801c56e <_strtol_l.isra.0+0x1a>
 801c560:	f000 ff1e 	bl	801d3a0 <__errno>
 801c564:	2316      	movs	r3, #22
 801c566:	6003      	str	r3, [r0, #0]
 801c568:	2000      	movs	r0, #0
 801c56a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c56e:	4f3a      	ldr	r7, [pc, #232]	; (801c658 <_strtol_l.isra.0+0x104>)
 801c570:	468e      	mov	lr, r1
 801c572:	4676      	mov	r6, lr
 801c574:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801c578:	5de5      	ldrb	r5, [r4, r7]
 801c57a:	f015 0508 	ands.w	r5, r5, #8
 801c57e:	d1f8      	bne.n	801c572 <_strtol_l.isra.0+0x1e>
 801c580:	2c2d      	cmp	r4, #45	; 0x2d
 801c582:	d134      	bne.n	801c5ee <_strtol_l.isra.0+0x9a>
 801c584:	f89e 4000 	ldrb.w	r4, [lr]
 801c588:	f04f 0801 	mov.w	r8, #1
 801c58c:	f106 0e02 	add.w	lr, r6, #2
 801c590:	2b00      	cmp	r3, #0
 801c592:	d05c      	beq.n	801c64e <_strtol_l.isra.0+0xfa>
 801c594:	2b10      	cmp	r3, #16
 801c596:	d10c      	bne.n	801c5b2 <_strtol_l.isra.0+0x5e>
 801c598:	2c30      	cmp	r4, #48	; 0x30
 801c59a:	d10a      	bne.n	801c5b2 <_strtol_l.isra.0+0x5e>
 801c59c:	f89e 4000 	ldrb.w	r4, [lr]
 801c5a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801c5a4:	2c58      	cmp	r4, #88	; 0x58
 801c5a6:	d14d      	bne.n	801c644 <_strtol_l.isra.0+0xf0>
 801c5a8:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801c5ac:	2310      	movs	r3, #16
 801c5ae:	f10e 0e02 	add.w	lr, lr, #2
 801c5b2:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801c5b6:	f10c 3cff 	add.w	ip, ip, #4294967295
 801c5ba:	2600      	movs	r6, #0
 801c5bc:	fbbc f9f3 	udiv	r9, ip, r3
 801c5c0:	4635      	mov	r5, r6
 801c5c2:	fb03 ca19 	mls	sl, r3, r9, ip
 801c5c6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801c5ca:	2f09      	cmp	r7, #9
 801c5cc:	d818      	bhi.n	801c600 <_strtol_l.isra.0+0xac>
 801c5ce:	463c      	mov	r4, r7
 801c5d0:	42a3      	cmp	r3, r4
 801c5d2:	dd24      	ble.n	801c61e <_strtol_l.isra.0+0xca>
 801c5d4:	2e00      	cmp	r6, #0
 801c5d6:	db1f      	blt.n	801c618 <_strtol_l.isra.0+0xc4>
 801c5d8:	45a9      	cmp	r9, r5
 801c5da:	d31d      	bcc.n	801c618 <_strtol_l.isra.0+0xc4>
 801c5dc:	d101      	bne.n	801c5e2 <_strtol_l.isra.0+0x8e>
 801c5de:	45a2      	cmp	sl, r4
 801c5e0:	db1a      	blt.n	801c618 <_strtol_l.isra.0+0xc4>
 801c5e2:	fb05 4503 	mla	r5, r5, r3, r4
 801c5e6:	2601      	movs	r6, #1
 801c5e8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801c5ec:	e7eb      	b.n	801c5c6 <_strtol_l.isra.0+0x72>
 801c5ee:	2c2b      	cmp	r4, #43	; 0x2b
 801c5f0:	bf08      	it	eq
 801c5f2:	f89e 4000 	ldrbeq.w	r4, [lr]
 801c5f6:	46a8      	mov	r8, r5
 801c5f8:	bf08      	it	eq
 801c5fa:	f106 0e02 	addeq.w	lr, r6, #2
 801c5fe:	e7c7      	b.n	801c590 <_strtol_l.isra.0+0x3c>
 801c600:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801c604:	2f19      	cmp	r7, #25
 801c606:	d801      	bhi.n	801c60c <_strtol_l.isra.0+0xb8>
 801c608:	3c37      	subs	r4, #55	; 0x37
 801c60a:	e7e1      	b.n	801c5d0 <_strtol_l.isra.0+0x7c>
 801c60c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801c610:	2f19      	cmp	r7, #25
 801c612:	d804      	bhi.n	801c61e <_strtol_l.isra.0+0xca>
 801c614:	3c57      	subs	r4, #87	; 0x57
 801c616:	e7db      	b.n	801c5d0 <_strtol_l.isra.0+0x7c>
 801c618:	f04f 36ff 	mov.w	r6, #4294967295
 801c61c:	e7e4      	b.n	801c5e8 <_strtol_l.isra.0+0x94>
 801c61e:	2e00      	cmp	r6, #0
 801c620:	da05      	bge.n	801c62e <_strtol_l.isra.0+0xda>
 801c622:	2322      	movs	r3, #34	; 0x22
 801c624:	6003      	str	r3, [r0, #0]
 801c626:	4665      	mov	r5, ip
 801c628:	b942      	cbnz	r2, 801c63c <_strtol_l.isra.0+0xe8>
 801c62a:	4628      	mov	r0, r5
 801c62c:	e79d      	b.n	801c56a <_strtol_l.isra.0+0x16>
 801c62e:	f1b8 0f00 	cmp.w	r8, #0
 801c632:	d000      	beq.n	801c636 <_strtol_l.isra.0+0xe2>
 801c634:	426d      	negs	r5, r5
 801c636:	2a00      	cmp	r2, #0
 801c638:	d0f7      	beq.n	801c62a <_strtol_l.isra.0+0xd6>
 801c63a:	b10e      	cbz	r6, 801c640 <_strtol_l.isra.0+0xec>
 801c63c:	f10e 31ff 	add.w	r1, lr, #4294967295
 801c640:	6011      	str	r1, [r2, #0]
 801c642:	e7f2      	b.n	801c62a <_strtol_l.isra.0+0xd6>
 801c644:	2430      	movs	r4, #48	; 0x30
 801c646:	2b00      	cmp	r3, #0
 801c648:	d1b3      	bne.n	801c5b2 <_strtol_l.isra.0+0x5e>
 801c64a:	2308      	movs	r3, #8
 801c64c:	e7b1      	b.n	801c5b2 <_strtol_l.isra.0+0x5e>
 801c64e:	2c30      	cmp	r4, #48	; 0x30
 801c650:	d0a4      	beq.n	801c59c <_strtol_l.isra.0+0x48>
 801c652:	230a      	movs	r3, #10
 801c654:	e7ad      	b.n	801c5b2 <_strtol_l.isra.0+0x5e>
 801c656:	bf00      	nop
 801c658:	0802425f 	.word	0x0802425f

0801c65c <strtol>:
 801c65c:	4613      	mov	r3, r2
 801c65e:	460a      	mov	r2, r1
 801c660:	4601      	mov	r1, r0
 801c662:	4802      	ldr	r0, [pc, #8]	; (801c66c <strtol+0x10>)
 801c664:	6800      	ldr	r0, [r0, #0]
 801c666:	f7ff bf75 	b.w	801c554 <_strtol_l.isra.0>
 801c66a:	bf00      	nop
 801c66c:	20000074 	.word	0x20000074

0801c670 <__assert_func>:
 801c670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c672:	4614      	mov	r4, r2
 801c674:	461a      	mov	r2, r3
 801c676:	4b09      	ldr	r3, [pc, #36]	; (801c69c <__assert_func+0x2c>)
 801c678:	681b      	ldr	r3, [r3, #0]
 801c67a:	4605      	mov	r5, r0
 801c67c:	68d8      	ldr	r0, [r3, #12]
 801c67e:	b14c      	cbz	r4, 801c694 <__assert_func+0x24>
 801c680:	4b07      	ldr	r3, [pc, #28]	; (801c6a0 <__assert_func+0x30>)
 801c682:	9100      	str	r1, [sp, #0]
 801c684:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c688:	4906      	ldr	r1, [pc, #24]	; (801c6a4 <__assert_func+0x34>)
 801c68a:	462b      	mov	r3, r5
 801c68c:	f000 ff64 	bl	801d558 <fiprintf>
 801c690:	f002 fbd6 	bl	801ee40 <abort>
 801c694:	4b04      	ldr	r3, [pc, #16]	; (801c6a8 <__assert_func+0x38>)
 801c696:	461c      	mov	r4, r3
 801c698:	e7f3      	b.n	801c682 <__assert_func+0x12>
 801c69a:	bf00      	nop
 801c69c:	20000074 	.word	0x20000074
 801c6a0:	08024460 	.word	0x08024460
 801c6a4:	0802446d 	.word	0x0802446d
 801c6a8:	0802449b 	.word	0x0802449b

0801c6ac <quorem>:
 801c6ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6b0:	6903      	ldr	r3, [r0, #16]
 801c6b2:	690c      	ldr	r4, [r1, #16]
 801c6b4:	42a3      	cmp	r3, r4
 801c6b6:	4607      	mov	r7, r0
 801c6b8:	f2c0 8081 	blt.w	801c7be <quorem+0x112>
 801c6bc:	3c01      	subs	r4, #1
 801c6be:	f101 0814 	add.w	r8, r1, #20
 801c6c2:	f100 0514 	add.w	r5, r0, #20
 801c6c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c6ca:	9301      	str	r3, [sp, #4]
 801c6cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c6d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c6d4:	3301      	adds	r3, #1
 801c6d6:	429a      	cmp	r2, r3
 801c6d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801c6dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c6e0:	fbb2 f6f3 	udiv	r6, r2, r3
 801c6e4:	d331      	bcc.n	801c74a <quorem+0x9e>
 801c6e6:	f04f 0e00 	mov.w	lr, #0
 801c6ea:	4640      	mov	r0, r8
 801c6ec:	46ac      	mov	ip, r5
 801c6ee:	46f2      	mov	sl, lr
 801c6f0:	f850 2b04 	ldr.w	r2, [r0], #4
 801c6f4:	b293      	uxth	r3, r2
 801c6f6:	fb06 e303 	mla	r3, r6, r3, lr
 801c6fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801c6fe:	b29b      	uxth	r3, r3
 801c700:	ebaa 0303 	sub.w	r3, sl, r3
 801c704:	0c12      	lsrs	r2, r2, #16
 801c706:	f8dc a000 	ldr.w	sl, [ip]
 801c70a:	fb06 e202 	mla	r2, r6, r2, lr
 801c70e:	fa13 f38a 	uxtah	r3, r3, sl
 801c712:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801c716:	fa1f fa82 	uxth.w	sl, r2
 801c71a:	f8dc 2000 	ldr.w	r2, [ip]
 801c71e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801c722:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c726:	b29b      	uxth	r3, r3
 801c728:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c72c:	4581      	cmp	r9, r0
 801c72e:	f84c 3b04 	str.w	r3, [ip], #4
 801c732:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801c736:	d2db      	bcs.n	801c6f0 <quorem+0x44>
 801c738:	f855 300b 	ldr.w	r3, [r5, fp]
 801c73c:	b92b      	cbnz	r3, 801c74a <quorem+0x9e>
 801c73e:	9b01      	ldr	r3, [sp, #4]
 801c740:	3b04      	subs	r3, #4
 801c742:	429d      	cmp	r5, r3
 801c744:	461a      	mov	r2, r3
 801c746:	d32e      	bcc.n	801c7a6 <quorem+0xfa>
 801c748:	613c      	str	r4, [r7, #16]
 801c74a:	4638      	mov	r0, r7
 801c74c:	f001 fd92 	bl	801e274 <__mcmp>
 801c750:	2800      	cmp	r0, #0
 801c752:	db24      	blt.n	801c79e <quorem+0xf2>
 801c754:	3601      	adds	r6, #1
 801c756:	4628      	mov	r0, r5
 801c758:	f04f 0c00 	mov.w	ip, #0
 801c75c:	f858 2b04 	ldr.w	r2, [r8], #4
 801c760:	f8d0 e000 	ldr.w	lr, [r0]
 801c764:	b293      	uxth	r3, r2
 801c766:	ebac 0303 	sub.w	r3, ip, r3
 801c76a:	0c12      	lsrs	r2, r2, #16
 801c76c:	fa13 f38e 	uxtah	r3, r3, lr
 801c770:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801c774:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c778:	b29b      	uxth	r3, r3
 801c77a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c77e:	45c1      	cmp	r9, r8
 801c780:	f840 3b04 	str.w	r3, [r0], #4
 801c784:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c788:	d2e8      	bcs.n	801c75c <quorem+0xb0>
 801c78a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c78e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c792:	b922      	cbnz	r2, 801c79e <quorem+0xf2>
 801c794:	3b04      	subs	r3, #4
 801c796:	429d      	cmp	r5, r3
 801c798:	461a      	mov	r2, r3
 801c79a:	d30a      	bcc.n	801c7b2 <quorem+0x106>
 801c79c:	613c      	str	r4, [r7, #16]
 801c79e:	4630      	mov	r0, r6
 801c7a0:	b003      	add	sp, #12
 801c7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c7a6:	6812      	ldr	r2, [r2, #0]
 801c7a8:	3b04      	subs	r3, #4
 801c7aa:	2a00      	cmp	r2, #0
 801c7ac:	d1cc      	bne.n	801c748 <quorem+0x9c>
 801c7ae:	3c01      	subs	r4, #1
 801c7b0:	e7c7      	b.n	801c742 <quorem+0x96>
 801c7b2:	6812      	ldr	r2, [r2, #0]
 801c7b4:	3b04      	subs	r3, #4
 801c7b6:	2a00      	cmp	r2, #0
 801c7b8:	d1f0      	bne.n	801c79c <quorem+0xf0>
 801c7ba:	3c01      	subs	r4, #1
 801c7bc:	e7eb      	b.n	801c796 <quorem+0xea>
 801c7be:	2000      	movs	r0, #0
 801c7c0:	e7ee      	b.n	801c7a0 <quorem+0xf4>
 801c7c2:	0000      	movs	r0, r0
 801c7c4:	0000      	movs	r0, r0
	...

0801c7c8 <_dtoa_r>:
 801c7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c7cc:	ed2d 8b02 	vpush	{d8}
 801c7d0:	ec57 6b10 	vmov	r6, r7, d0
 801c7d4:	b095      	sub	sp, #84	; 0x54
 801c7d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801c7d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801c7dc:	9105      	str	r1, [sp, #20]
 801c7de:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801c7e2:	4604      	mov	r4, r0
 801c7e4:	9209      	str	r2, [sp, #36]	; 0x24
 801c7e6:	930f      	str	r3, [sp, #60]	; 0x3c
 801c7e8:	b975      	cbnz	r5, 801c808 <_dtoa_r+0x40>
 801c7ea:	2010      	movs	r0, #16
 801c7ec:	f7fe fa38 	bl	801ac60 <malloc>
 801c7f0:	4602      	mov	r2, r0
 801c7f2:	6260      	str	r0, [r4, #36]	; 0x24
 801c7f4:	b920      	cbnz	r0, 801c800 <_dtoa_r+0x38>
 801c7f6:	4bb2      	ldr	r3, [pc, #712]	; (801cac0 <_dtoa_r+0x2f8>)
 801c7f8:	21ea      	movs	r1, #234	; 0xea
 801c7fa:	48b2      	ldr	r0, [pc, #712]	; (801cac4 <_dtoa_r+0x2fc>)
 801c7fc:	f7ff ff38 	bl	801c670 <__assert_func>
 801c800:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c804:	6005      	str	r5, [r0, #0]
 801c806:	60c5      	str	r5, [r0, #12]
 801c808:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c80a:	6819      	ldr	r1, [r3, #0]
 801c80c:	b151      	cbz	r1, 801c824 <_dtoa_r+0x5c>
 801c80e:	685a      	ldr	r2, [r3, #4]
 801c810:	604a      	str	r2, [r1, #4]
 801c812:	2301      	movs	r3, #1
 801c814:	4093      	lsls	r3, r2
 801c816:	608b      	str	r3, [r1, #8]
 801c818:	4620      	mov	r0, r4
 801c81a:	f001 faa3 	bl	801dd64 <_Bfree>
 801c81e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c820:	2200      	movs	r2, #0
 801c822:	601a      	str	r2, [r3, #0]
 801c824:	1e3b      	subs	r3, r7, #0
 801c826:	bfb9      	ittee	lt
 801c828:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c82c:	9303      	strlt	r3, [sp, #12]
 801c82e:	2300      	movge	r3, #0
 801c830:	f8c8 3000 	strge.w	r3, [r8]
 801c834:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801c838:	4ba3      	ldr	r3, [pc, #652]	; (801cac8 <_dtoa_r+0x300>)
 801c83a:	bfbc      	itt	lt
 801c83c:	2201      	movlt	r2, #1
 801c83e:	f8c8 2000 	strlt.w	r2, [r8]
 801c842:	ea33 0309 	bics.w	r3, r3, r9
 801c846:	d11b      	bne.n	801c880 <_dtoa_r+0xb8>
 801c848:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c84a:	f242 730f 	movw	r3, #9999	; 0x270f
 801c84e:	6013      	str	r3, [r2, #0]
 801c850:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c854:	4333      	orrs	r3, r6
 801c856:	f000 857a 	beq.w	801d34e <_dtoa_r+0xb86>
 801c85a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c85c:	b963      	cbnz	r3, 801c878 <_dtoa_r+0xb0>
 801c85e:	4b9b      	ldr	r3, [pc, #620]	; (801cacc <_dtoa_r+0x304>)
 801c860:	e024      	b.n	801c8ac <_dtoa_r+0xe4>
 801c862:	4b9b      	ldr	r3, [pc, #620]	; (801cad0 <_dtoa_r+0x308>)
 801c864:	9300      	str	r3, [sp, #0]
 801c866:	3308      	adds	r3, #8
 801c868:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801c86a:	6013      	str	r3, [r2, #0]
 801c86c:	9800      	ldr	r0, [sp, #0]
 801c86e:	b015      	add	sp, #84	; 0x54
 801c870:	ecbd 8b02 	vpop	{d8}
 801c874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c878:	4b94      	ldr	r3, [pc, #592]	; (801cacc <_dtoa_r+0x304>)
 801c87a:	9300      	str	r3, [sp, #0]
 801c87c:	3303      	adds	r3, #3
 801c87e:	e7f3      	b.n	801c868 <_dtoa_r+0xa0>
 801c880:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c884:	2200      	movs	r2, #0
 801c886:	ec51 0b17 	vmov	r0, r1, d7
 801c88a:	2300      	movs	r3, #0
 801c88c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801c890:	f7e4 f92a 	bl	8000ae8 <__aeabi_dcmpeq>
 801c894:	4680      	mov	r8, r0
 801c896:	b158      	cbz	r0, 801c8b0 <_dtoa_r+0xe8>
 801c898:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c89a:	2301      	movs	r3, #1
 801c89c:	6013      	str	r3, [r2, #0]
 801c89e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c8a0:	2b00      	cmp	r3, #0
 801c8a2:	f000 8551 	beq.w	801d348 <_dtoa_r+0xb80>
 801c8a6:	488b      	ldr	r0, [pc, #556]	; (801cad4 <_dtoa_r+0x30c>)
 801c8a8:	6018      	str	r0, [r3, #0]
 801c8aa:	1e43      	subs	r3, r0, #1
 801c8ac:	9300      	str	r3, [sp, #0]
 801c8ae:	e7dd      	b.n	801c86c <_dtoa_r+0xa4>
 801c8b0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801c8b4:	aa12      	add	r2, sp, #72	; 0x48
 801c8b6:	a913      	add	r1, sp, #76	; 0x4c
 801c8b8:	4620      	mov	r0, r4
 801c8ba:	f001 fdfb 	bl	801e4b4 <__d2b>
 801c8be:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801c8c2:	4683      	mov	fp, r0
 801c8c4:	2d00      	cmp	r5, #0
 801c8c6:	d07c      	beq.n	801c9c2 <_dtoa_r+0x1fa>
 801c8c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c8ca:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801c8ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c8d2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801c8d6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801c8da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801c8de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801c8e2:	4b7d      	ldr	r3, [pc, #500]	; (801cad8 <_dtoa_r+0x310>)
 801c8e4:	2200      	movs	r2, #0
 801c8e6:	4630      	mov	r0, r6
 801c8e8:	4639      	mov	r1, r7
 801c8ea:	f7e3 fcdd 	bl	80002a8 <__aeabi_dsub>
 801c8ee:	a36e      	add	r3, pc, #440	; (adr r3, 801caa8 <_dtoa_r+0x2e0>)
 801c8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8f4:	f7e3 fe90 	bl	8000618 <__aeabi_dmul>
 801c8f8:	a36d      	add	r3, pc, #436	; (adr r3, 801cab0 <_dtoa_r+0x2e8>)
 801c8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8fe:	f7e3 fcd5 	bl	80002ac <__adddf3>
 801c902:	4606      	mov	r6, r0
 801c904:	4628      	mov	r0, r5
 801c906:	460f      	mov	r7, r1
 801c908:	f7e3 fe1c 	bl	8000544 <__aeabi_i2d>
 801c90c:	a36a      	add	r3, pc, #424	; (adr r3, 801cab8 <_dtoa_r+0x2f0>)
 801c90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c912:	f7e3 fe81 	bl	8000618 <__aeabi_dmul>
 801c916:	4602      	mov	r2, r0
 801c918:	460b      	mov	r3, r1
 801c91a:	4630      	mov	r0, r6
 801c91c:	4639      	mov	r1, r7
 801c91e:	f7e3 fcc5 	bl	80002ac <__adddf3>
 801c922:	4606      	mov	r6, r0
 801c924:	460f      	mov	r7, r1
 801c926:	f7e4 f927 	bl	8000b78 <__aeabi_d2iz>
 801c92a:	2200      	movs	r2, #0
 801c92c:	4682      	mov	sl, r0
 801c92e:	2300      	movs	r3, #0
 801c930:	4630      	mov	r0, r6
 801c932:	4639      	mov	r1, r7
 801c934:	f7e4 f8e2 	bl	8000afc <__aeabi_dcmplt>
 801c938:	b148      	cbz	r0, 801c94e <_dtoa_r+0x186>
 801c93a:	4650      	mov	r0, sl
 801c93c:	f7e3 fe02 	bl	8000544 <__aeabi_i2d>
 801c940:	4632      	mov	r2, r6
 801c942:	463b      	mov	r3, r7
 801c944:	f7e4 f8d0 	bl	8000ae8 <__aeabi_dcmpeq>
 801c948:	b908      	cbnz	r0, 801c94e <_dtoa_r+0x186>
 801c94a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c94e:	f1ba 0f16 	cmp.w	sl, #22
 801c952:	d854      	bhi.n	801c9fe <_dtoa_r+0x236>
 801c954:	4b61      	ldr	r3, [pc, #388]	; (801cadc <_dtoa_r+0x314>)
 801c956:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801c95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c95e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801c962:	f7e4 f8cb 	bl	8000afc <__aeabi_dcmplt>
 801c966:	2800      	cmp	r0, #0
 801c968:	d04b      	beq.n	801ca02 <_dtoa_r+0x23a>
 801c96a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c96e:	2300      	movs	r3, #0
 801c970:	930e      	str	r3, [sp, #56]	; 0x38
 801c972:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801c974:	1b5d      	subs	r5, r3, r5
 801c976:	1e6b      	subs	r3, r5, #1
 801c978:	9304      	str	r3, [sp, #16]
 801c97a:	bf43      	ittte	mi
 801c97c:	2300      	movmi	r3, #0
 801c97e:	f1c5 0801 	rsbmi	r8, r5, #1
 801c982:	9304      	strmi	r3, [sp, #16]
 801c984:	f04f 0800 	movpl.w	r8, #0
 801c988:	f1ba 0f00 	cmp.w	sl, #0
 801c98c:	db3b      	blt.n	801ca06 <_dtoa_r+0x23e>
 801c98e:	9b04      	ldr	r3, [sp, #16]
 801c990:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801c994:	4453      	add	r3, sl
 801c996:	9304      	str	r3, [sp, #16]
 801c998:	2300      	movs	r3, #0
 801c99a:	9306      	str	r3, [sp, #24]
 801c99c:	9b05      	ldr	r3, [sp, #20]
 801c99e:	2b09      	cmp	r3, #9
 801c9a0:	d869      	bhi.n	801ca76 <_dtoa_r+0x2ae>
 801c9a2:	2b05      	cmp	r3, #5
 801c9a4:	bfc4      	itt	gt
 801c9a6:	3b04      	subgt	r3, #4
 801c9a8:	9305      	strgt	r3, [sp, #20]
 801c9aa:	9b05      	ldr	r3, [sp, #20]
 801c9ac:	f1a3 0302 	sub.w	r3, r3, #2
 801c9b0:	bfcc      	ite	gt
 801c9b2:	2500      	movgt	r5, #0
 801c9b4:	2501      	movle	r5, #1
 801c9b6:	2b03      	cmp	r3, #3
 801c9b8:	d869      	bhi.n	801ca8e <_dtoa_r+0x2c6>
 801c9ba:	e8df f003 	tbb	[pc, r3]
 801c9be:	4e2c      	.short	0x4e2c
 801c9c0:	5a4c      	.short	0x5a4c
 801c9c2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801c9c6:	441d      	add	r5, r3
 801c9c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801c9cc:	2b20      	cmp	r3, #32
 801c9ce:	bfc1      	itttt	gt
 801c9d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801c9d4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801c9d8:	fa09 f303 	lslgt.w	r3, r9, r3
 801c9dc:	fa26 f000 	lsrgt.w	r0, r6, r0
 801c9e0:	bfda      	itte	le
 801c9e2:	f1c3 0320 	rsble	r3, r3, #32
 801c9e6:	fa06 f003 	lslle.w	r0, r6, r3
 801c9ea:	4318      	orrgt	r0, r3
 801c9ec:	f7e3 fd9a 	bl	8000524 <__aeabi_ui2d>
 801c9f0:	2301      	movs	r3, #1
 801c9f2:	4606      	mov	r6, r0
 801c9f4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801c9f8:	3d01      	subs	r5, #1
 801c9fa:	9310      	str	r3, [sp, #64]	; 0x40
 801c9fc:	e771      	b.n	801c8e2 <_dtoa_r+0x11a>
 801c9fe:	2301      	movs	r3, #1
 801ca00:	e7b6      	b.n	801c970 <_dtoa_r+0x1a8>
 801ca02:	900e      	str	r0, [sp, #56]	; 0x38
 801ca04:	e7b5      	b.n	801c972 <_dtoa_r+0x1aa>
 801ca06:	f1ca 0300 	rsb	r3, sl, #0
 801ca0a:	9306      	str	r3, [sp, #24]
 801ca0c:	2300      	movs	r3, #0
 801ca0e:	eba8 080a 	sub.w	r8, r8, sl
 801ca12:	930d      	str	r3, [sp, #52]	; 0x34
 801ca14:	e7c2      	b.n	801c99c <_dtoa_r+0x1d4>
 801ca16:	2300      	movs	r3, #0
 801ca18:	9308      	str	r3, [sp, #32]
 801ca1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ca1c:	2b00      	cmp	r3, #0
 801ca1e:	dc39      	bgt.n	801ca94 <_dtoa_r+0x2cc>
 801ca20:	f04f 0901 	mov.w	r9, #1
 801ca24:	f8cd 9004 	str.w	r9, [sp, #4]
 801ca28:	464b      	mov	r3, r9
 801ca2a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801ca2e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801ca30:	2200      	movs	r2, #0
 801ca32:	6042      	str	r2, [r0, #4]
 801ca34:	2204      	movs	r2, #4
 801ca36:	f102 0614 	add.w	r6, r2, #20
 801ca3a:	429e      	cmp	r6, r3
 801ca3c:	6841      	ldr	r1, [r0, #4]
 801ca3e:	d92f      	bls.n	801caa0 <_dtoa_r+0x2d8>
 801ca40:	4620      	mov	r0, r4
 801ca42:	f001 f94f 	bl	801dce4 <_Balloc>
 801ca46:	9000      	str	r0, [sp, #0]
 801ca48:	2800      	cmp	r0, #0
 801ca4a:	d14b      	bne.n	801cae4 <_dtoa_r+0x31c>
 801ca4c:	4b24      	ldr	r3, [pc, #144]	; (801cae0 <_dtoa_r+0x318>)
 801ca4e:	4602      	mov	r2, r0
 801ca50:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801ca54:	e6d1      	b.n	801c7fa <_dtoa_r+0x32>
 801ca56:	2301      	movs	r3, #1
 801ca58:	e7de      	b.n	801ca18 <_dtoa_r+0x250>
 801ca5a:	2300      	movs	r3, #0
 801ca5c:	9308      	str	r3, [sp, #32]
 801ca5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ca60:	eb0a 0903 	add.w	r9, sl, r3
 801ca64:	f109 0301 	add.w	r3, r9, #1
 801ca68:	2b01      	cmp	r3, #1
 801ca6a:	9301      	str	r3, [sp, #4]
 801ca6c:	bfb8      	it	lt
 801ca6e:	2301      	movlt	r3, #1
 801ca70:	e7dd      	b.n	801ca2e <_dtoa_r+0x266>
 801ca72:	2301      	movs	r3, #1
 801ca74:	e7f2      	b.n	801ca5c <_dtoa_r+0x294>
 801ca76:	2501      	movs	r5, #1
 801ca78:	2300      	movs	r3, #0
 801ca7a:	9305      	str	r3, [sp, #20]
 801ca7c:	9508      	str	r5, [sp, #32]
 801ca7e:	f04f 39ff 	mov.w	r9, #4294967295
 801ca82:	2200      	movs	r2, #0
 801ca84:	f8cd 9004 	str.w	r9, [sp, #4]
 801ca88:	2312      	movs	r3, #18
 801ca8a:	9209      	str	r2, [sp, #36]	; 0x24
 801ca8c:	e7cf      	b.n	801ca2e <_dtoa_r+0x266>
 801ca8e:	2301      	movs	r3, #1
 801ca90:	9308      	str	r3, [sp, #32]
 801ca92:	e7f4      	b.n	801ca7e <_dtoa_r+0x2b6>
 801ca94:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801ca98:	f8cd 9004 	str.w	r9, [sp, #4]
 801ca9c:	464b      	mov	r3, r9
 801ca9e:	e7c6      	b.n	801ca2e <_dtoa_r+0x266>
 801caa0:	3101      	adds	r1, #1
 801caa2:	6041      	str	r1, [r0, #4]
 801caa4:	0052      	lsls	r2, r2, #1
 801caa6:	e7c6      	b.n	801ca36 <_dtoa_r+0x26e>
 801caa8:	636f4361 	.word	0x636f4361
 801caac:	3fd287a7 	.word	0x3fd287a7
 801cab0:	8b60c8b3 	.word	0x8b60c8b3
 801cab4:	3fc68a28 	.word	0x3fc68a28
 801cab8:	509f79fb 	.word	0x509f79fb
 801cabc:	3fd34413 	.word	0x3fd34413
 801cac0:	08024398 	.word	0x08024398
 801cac4:	080244a9 	.word	0x080244a9
 801cac8:	7ff00000 	.word	0x7ff00000
 801cacc:	080244a5 	.word	0x080244a5
 801cad0:	0802449c 	.word	0x0802449c
 801cad4:	08024375 	.word	0x08024375
 801cad8:	3ff80000 	.word	0x3ff80000
 801cadc:	08024688 	.word	0x08024688
 801cae0:	08024508 	.word	0x08024508
 801cae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801cae6:	9a00      	ldr	r2, [sp, #0]
 801cae8:	601a      	str	r2, [r3, #0]
 801caea:	9b01      	ldr	r3, [sp, #4]
 801caec:	2b0e      	cmp	r3, #14
 801caee:	f200 80ad 	bhi.w	801cc4c <_dtoa_r+0x484>
 801caf2:	2d00      	cmp	r5, #0
 801caf4:	f000 80aa 	beq.w	801cc4c <_dtoa_r+0x484>
 801caf8:	f1ba 0f00 	cmp.w	sl, #0
 801cafc:	dd36      	ble.n	801cb6c <_dtoa_r+0x3a4>
 801cafe:	4ac3      	ldr	r2, [pc, #780]	; (801ce0c <_dtoa_r+0x644>)
 801cb00:	f00a 030f 	and.w	r3, sl, #15
 801cb04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801cb08:	ed93 7b00 	vldr	d7, [r3]
 801cb0c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801cb10:	ea4f 172a 	mov.w	r7, sl, asr #4
 801cb14:	eeb0 8a47 	vmov.f32	s16, s14
 801cb18:	eef0 8a67 	vmov.f32	s17, s15
 801cb1c:	d016      	beq.n	801cb4c <_dtoa_r+0x384>
 801cb1e:	4bbc      	ldr	r3, [pc, #752]	; (801ce10 <_dtoa_r+0x648>)
 801cb20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801cb24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801cb28:	f7e3 fea0 	bl	800086c <__aeabi_ddiv>
 801cb2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801cb30:	f007 070f 	and.w	r7, r7, #15
 801cb34:	2503      	movs	r5, #3
 801cb36:	4eb6      	ldr	r6, [pc, #728]	; (801ce10 <_dtoa_r+0x648>)
 801cb38:	b957      	cbnz	r7, 801cb50 <_dtoa_r+0x388>
 801cb3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cb3e:	ec53 2b18 	vmov	r2, r3, d8
 801cb42:	f7e3 fe93 	bl	800086c <__aeabi_ddiv>
 801cb46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801cb4a:	e029      	b.n	801cba0 <_dtoa_r+0x3d8>
 801cb4c:	2502      	movs	r5, #2
 801cb4e:	e7f2      	b.n	801cb36 <_dtoa_r+0x36e>
 801cb50:	07f9      	lsls	r1, r7, #31
 801cb52:	d508      	bpl.n	801cb66 <_dtoa_r+0x39e>
 801cb54:	ec51 0b18 	vmov	r0, r1, d8
 801cb58:	e9d6 2300 	ldrd	r2, r3, [r6]
 801cb5c:	f7e3 fd5c 	bl	8000618 <__aeabi_dmul>
 801cb60:	ec41 0b18 	vmov	d8, r0, r1
 801cb64:	3501      	adds	r5, #1
 801cb66:	107f      	asrs	r7, r7, #1
 801cb68:	3608      	adds	r6, #8
 801cb6a:	e7e5      	b.n	801cb38 <_dtoa_r+0x370>
 801cb6c:	f000 80a6 	beq.w	801ccbc <_dtoa_r+0x4f4>
 801cb70:	f1ca 0600 	rsb	r6, sl, #0
 801cb74:	4ba5      	ldr	r3, [pc, #660]	; (801ce0c <_dtoa_r+0x644>)
 801cb76:	4fa6      	ldr	r7, [pc, #664]	; (801ce10 <_dtoa_r+0x648>)
 801cb78:	f006 020f 	and.w	r2, r6, #15
 801cb7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801cb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb84:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801cb88:	f7e3 fd46 	bl	8000618 <__aeabi_dmul>
 801cb8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801cb90:	1136      	asrs	r6, r6, #4
 801cb92:	2300      	movs	r3, #0
 801cb94:	2502      	movs	r5, #2
 801cb96:	2e00      	cmp	r6, #0
 801cb98:	f040 8085 	bne.w	801cca6 <_dtoa_r+0x4de>
 801cb9c:	2b00      	cmp	r3, #0
 801cb9e:	d1d2      	bne.n	801cb46 <_dtoa_r+0x37e>
 801cba0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801cba2:	2b00      	cmp	r3, #0
 801cba4:	f000 808c 	beq.w	801ccc0 <_dtoa_r+0x4f8>
 801cba8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801cbac:	4b99      	ldr	r3, [pc, #612]	; (801ce14 <_dtoa_r+0x64c>)
 801cbae:	2200      	movs	r2, #0
 801cbb0:	4630      	mov	r0, r6
 801cbb2:	4639      	mov	r1, r7
 801cbb4:	f7e3 ffa2 	bl	8000afc <__aeabi_dcmplt>
 801cbb8:	2800      	cmp	r0, #0
 801cbba:	f000 8081 	beq.w	801ccc0 <_dtoa_r+0x4f8>
 801cbbe:	9b01      	ldr	r3, [sp, #4]
 801cbc0:	2b00      	cmp	r3, #0
 801cbc2:	d07d      	beq.n	801ccc0 <_dtoa_r+0x4f8>
 801cbc4:	f1b9 0f00 	cmp.w	r9, #0
 801cbc8:	dd3c      	ble.n	801cc44 <_dtoa_r+0x47c>
 801cbca:	f10a 33ff 	add.w	r3, sl, #4294967295
 801cbce:	9307      	str	r3, [sp, #28]
 801cbd0:	2200      	movs	r2, #0
 801cbd2:	4b91      	ldr	r3, [pc, #580]	; (801ce18 <_dtoa_r+0x650>)
 801cbd4:	4630      	mov	r0, r6
 801cbd6:	4639      	mov	r1, r7
 801cbd8:	f7e3 fd1e 	bl	8000618 <__aeabi_dmul>
 801cbdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801cbe0:	3501      	adds	r5, #1
 801cbe2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801cbe6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801cbea:	4628      	mov	r0, r5
 801cbec:	f7e3 fcaa 	bl	8000544 <__aeabi_i2d>
 801cbf0:	4632      	mov	r2, r6
 801cbf2:	463b      	mov	r3, r7
 801cbf4:	f7e3 fd10 	bl	8000618 <__aeabi_dmul>
 801cbf8:	4b88      	ldr	r3, [pc, #544]	; (801ce1c <_dtoa_r+0x654>)
 801cbfa:	2200      	movs	r2, #0
 801cbfc:	f7e3 fb56 	bl	80002ac <__adddf3>
 801cc00:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801cc04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801cc08:	9303      	str	r3, [sp, #12]
 801cc0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801cc0c:	2b00      	cmp	r3, #0
 801cc0e:	d15c      	bne.n	801ccca <_dtoa_r+0x502>
 801cc10:	4b83      	ldr	r3, [pc, #524]	; (801ce20 <_dtoa_r+0x658>)
 801cc12:	2200      	movs	r2, #0
 801cc14:	4630      	mov	r0, r6
 801cc16:	4639      	mov	r1, r7
 801cc18:	f7e3 fb46 	bl	80002a8 <__aeabi_dsub>
 801cc1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801cc20:	4606      	mov	r6, r0
 801cc22:	460f      	mov	r7, r1
 801cc24:	f7e3 ff88 	bl	8000b38 <__aeabi_dcmpgt>
 801cc28:	2800      	cmp	r0, #0
 801cc2a:	f040 8296 	bne.w	801d15a <_dtoa_r+0x992>
 801cc2e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801cc32:	4630      	mov	r0, r6
 801cc34:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801cc38:	4639      	mov	r1, r7
 801cc3a:	f7e3 ff5f 	bl	8000afc <__aeabi_dcmplt>
 801cc3e:	2800      	cmp	r0, #0
 801cc40:	f040 8288 	bne.w	801d154 <_dtoa_r+0x98c>
 801cc44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801cc48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801cc4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801cc4e:	2b00      	cmp	r3, #0
 801cc50:	f2c0 8158 	blt.w	801cf04 <_dtoa_r+0x73c>
 801cc54:	f1ba 0f0e 	cmp.w	sl, #14
 801cc58:	f300 8154 	bgt.w	801cf04 <_dtoa_r+0x73c>
 801cc5c:	4b6b      	ldr	r3, [pc, #428]	; (801ce0c <_dtoa_r+0x644>)
 801cc5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801cc62:	e9d3 8900 	ldrd	r8, r9, [r3]
 801cc66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cc68:	2b00      	cmp	r3, #0
 801cc6a:	f280 80e3 	bge.w	801ce34 <_dtoa_r+0x66c>
 801cc6e:	9b01      	ldr	r3, [sp, #4]
 801cc70:	2b00      	cmp	r3, #0
 801cc72:	f300 80df 	bgt.w	801ce34 <_dtoa_r+0x66c>
 801cc76:	f040 826d 	bne.w	801d154 <_dtoa_r+0x98c>
 801cc7a:	4b69      	ldr	r3, [pc, #420]	; (801ce20 <_dtoa_r+0x658>)
 801cc7c:	2200      	movs	r2, #0
 801cc7e:	4640      	mov	r0, r8
 801cc80:	4649      	mov	r1, r9
 801cc82:	f7e3 fcc9 	bl	8000618 <__aeabi_dmul>
 801cc86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801cc8a:	f7e3 ff4b 	bl	8000b24 <__aeabi_dcmpge>
 801cc8e:	9e01      	ldr	r6, [sp, #4]
 801cc90:	4637      	mov	r7, r6
 801cc92:	2800      	cmp	r0, #0
 801cc94:	f040 8243 	bne.w	801d11e <_dtoa_r+0x956>
 801cc98:	9d00      	ldr	r5, [sp, #0]
 801cc9a:	2331      	movs	r3, #49	; 0x31
 801cc9c:	f805 3b01 	strb.w	r3, [r5], #1
 801cca0:	f10a 0a01 	add.w	sl, sl, #1
 801cca4:	e23f      	b.n	801d126 <_dtoa_r+0x95e>
 801cca6:	07f2      	lsls	r2, r6, #31
 801cca8:	d505      	bpl.n	801ccb6 <_dtoa_r+0x4ee>
 801ccaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ccae:	f7e3 fcb3 	bl	8000618 <__aeabi_dmul>
 801ccb2:	3501      	adds	r5, #1
 801ccb4:	2301      	movs	r3, #1
 801ccb6:	1076      	asrs	r6, r6, #1
 801ccb8:	3708      	adds	r7, #8
 801ccba:	e76c      	b.n	801cb96 <_dtoa_r+0x3ce>
 801ccbc:	2502      	movs	r5, #2
 801ccbe:	e76f      	b.n	801cba0 <_dtoa_r+0x3d8>
 801ccc0:	9b01      	ldr	r3, [sp, #4]
 801ccc2:	f8cd a01c 	str.w	sl, [sp, #28]
 801ccc6:	930c      	str	r3, [sp, #48]	; 0x30
 801ccc8:	e78d      	b.n	801cbe6 <_dtoa_r+0x41e>
 801ccca:	9900      	ldr	r1, [sp, #0]
 801cccc:	980c      	ldr	r0, [sp, #48]	; 0x30
 801ccce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ccd0:	4b4e      	ldr	r3, [pc, #312]	; (801ce0c <_dtoa_r+0x644>)
 801ccd2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ccd6:	4401      	add	r1, r0
 801ccd8:	9102      	str	r1, [sp, #8]
 801ccda:	9908      	ldr	r1, [sp, #32]
 801ccdc:	eeb0 8a47 	vmov.f32	s16, s14
 801cce0:	eef0 8a67 	vmov.f32	s17, s15
 801cce4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801cce8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ccec:	2900      	cmp	r1, #0
 801ccee:	d045      	beq.n	801cd7c <_dtoa_r+0x5b4>
 801ccf0:	494c      	ldr	r1, [pc, #304]	; (801ce24 <_dtoa_r+0x65c>)
 801ccf2:	2000      	movs	r0, #0
 801ccf4:	f7e3 fdba 	bl	800086c <__aeabi_ddiv>
 801ccf8:	ec53 2b18 	vmov	r2, r3, d8
 801ccfc:	f7e3 fad4 	bl	80002a8 <__aeabi_dsub>
 801cd00:	9d00      	ldr	r5, [sp, #0]
 801cd02:	ec41 0b18 	vmov	d8, r0, r1
 801cd06:	4639      	mov	r1, r7
 801cd08:	4630      	mov	r0, r6
 801cd0a:	f7e3 ff35 	bl	8000b78 <__aeabi_d2iz>
 801cd0e:	900c      	str	r0, [sp, #48]	; 0x30
 801cd10:	f7e3 fc18 	bl	8000544 <__aeabi_i2d>
 801cd14:	4602      	mov	r2, r0
 801cd16:	460b      	mov	r3, r1
 801cd18:	4630      	mov	r0, r6
 801cd1a:	4639      	mov	r1, r7
 801cd1c:	f7e3 fac4 	bl	80002a8 <__aeabi_dsub>
 801cd20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801cd22:	3330      	adds	r3, #48	; 0x30
 801cd24:	f805 3b01 	strb.w	r3, [r5], #1
 801cd28:	ec53 2b18 	vmov	r2, r3, d8
 801cd2c:	4606      	mov	r6, r0
 801cd2e:	460f      	mov	r7, r1
 801cd30:	f7e3 fee4 	bl	8000afc <__aeabi_dcmplt>
 801cd34:	2800      	cmp	r0, #0
 801cd36:	d165      	bne.n	801ce04 <_dtoa_r+0x63c>
 801cd38:	4632      	mov	r2, r6
 801cd3a:	463b      	mov	r3, r7
 801cd3c:	4935      	ldr	r1, [pc, #212]	; (801ce14 <_dtoa_r+0x64c>)
 801cd3e:	2000      	movs	r0, #0
 801cd40:	f7e3 fab2 	bl	80002a8 <__aeabi_dsub>
 801cd44:	ec53 2b18 	vmov	r2, r3, d8
 801cd48:	f7e3 fed8 	bl	8000afc <__aeabi_dcmplt>
 801cd4c:	2800      	cmp	r0, #0
 801cd4e:	f040 80b9 	bne.w	801cec4 <_dtoa_r+0x6fc>
 801cd52:	9b02      	ldr	r3, [sp, #8]
 801cd54:	429d      	cmp	r5, r3
 801cd56:	f43f af75 	beq.w	801cc44 <_dtoa_r+0x47c>
 801cd5a:	4b2f      	ldr	r3, [pc, #188]	; (801ce18 <_dtoa_r+0x650>)
 801cd5c:	ec51 0b18 	vmov	r0, r1, d8
 801cd60:	2200      	movs	r2, #0
 801cd62:	f7e3 fc59 	bl	8000618 <__aeabi_dmul>
 801cd66:	4b2c      	ldr	r3, [pc, #176]	; (801ce18 <_dtoa_r+0x650>)
 801cd68:	ec41 0b18 	vmov	d8, r0, r1
 801cd6c:	2200      	movs	r2, #0
 801cd6e:	4630      	mov	r0, r6
 801cd70:	4639      	mov	r1, r7
 801cd72:	f7e3 fc51 	bl	8000618 <__aeabi_dmul>
 801cd76:	4606      	mov	r6, r0
 801cd78:	460f      	mov	r7, r1
 801cd7a:	e7c4      	b.n	801cd06 <_dtoa_r+0x53e>
 801cd7c:	ec51 0b17 	vmov	r0, r1, d7
 801cd80:	f7e3 fc4a 	bl	8000618 <__aeabi_dmul>
 801cd84:	9b02      	ldr	r3, [sp, #8]
 801cd86:	9d00      	ldr	r5, [sp, #0]
 801cd88:	930c      	str	r3, [sp, #48]	; 0x30
 801cd8a:	ec41 0b18 	vmov	d8, r0, r1
 801cd8e:	4639      	mov	r1, r7
 801cd90:	4630      	mov	r0, r6
 801cd92:	f7e3 fef1 	bl	8000b78 <__aeabi_d2iz>
 801cd96:	9011      	str	r0, [sp, #68]	; 0x44
 801cd98:	f7e3 fbd4 	bl	8000544 <__aeabi_i2d>
 801cd9c:	4602      	mov	r2, r0
 801cd9e:	460b      	mov	r3, r1
 801cda0:	4630      	mov	r0, r6
 801cda2:	4639      	mov	r1, r7
 801cda4:	f7e3 fa80 	bl	80002a8 <__aeabi_dsub>
 801cda8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801cdaa:	3330      	adds	r3, #48	; 0x30
 801cdac:	f805 3b01 	strb.w	r3, [r5], #1
 801cdb0:	9b02      	ldr	r3, [sp, #8]
 801cdb2:	429d      	cmp	r5, r3
 801cdb4:	4606      	mov	r6, r0
 801cdb6:	460f      	mov	r7, r1
 801cdb8:	f04f 0200 	mov.w	r2, #0
 801cdbc:	d134      	bne.n	801ce28 <_dtoa_r+0x660>
 801cdbe:	4b19      	ldr	r3, [pc, #100]	; (801ce24 <_dtoa_r+0x65c>)
 801cdc0:	ec51 0b18 	vmov	r0, r1, d8
 801cdc4:	f7e3 fa72 	bl	80002ac <__adddf3>
 801cdc8:	4602      	mov	r2, r0
 801cdca:	460b      	mov	r3, r1
 801cdcc:	4630      	mov	r0, r6
 801cdce:	4639      	mov	r1, r7
 801cdd0:	f7e3 feb2 	bl	8000b38 <__aeabi_dcmpgt>
 801cdd4:	2800      	cmp	r0, #0
 801cdd6:	d175      	bne.n	801cec4 <_dtoa_r+0x6fc>
 801cdd8:	ec53 2b18 	vmov	r2, r3, d8
 801cddc:	4911      	ldr	r1, [pc, #68]	; (801ce24 <_dtoa_r+0x65c>)
 801cdde:	2000      	movs	r0, #0
 801cde0:	f7e3 fa62 	bl	80002a8 <__aeabi_dsub>
 801cde4:	4602      	mov	r2, r0
 801cde6:	460b      	mov	r3, r1
 801cde8:	4630      	mov	r0, r6
 801cdea:	4639      	mov	r1, r7
 801cdec:	f7e3 fe86 	bl	8000afc <__aeabi_dcmplt>
 801cdf0:	2800      	cmp	r0, #0
 801cdf2:	f43f af27 	beq.w	801cc44 <_dtoa_r+0x47c>
 801cdf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801cdf8:	1e6b      	subs	r3, r5, #1
 801cdfa:	930c      	str	r3, [sp, #48]	; 0x30
 801cdfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ce00:	2b30      	cmp	r3, #48	; 0x30
 801ce02:	d0f8      	beq.n	801cdf6 <_dtoa_r+0x62e>
 801ce04:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801ce08:	e04a      	b.n	801cea0 <_dtoa_r+0x6d8>
 801ce0a:	bf00      	nop
 801ce0c:	08024688 	.word	0x08024688
 801ce10:	08024660 	.word	0x08024660
 801ce14:	3ff00000 	.word	0x3ff00000
 801ce18:	40240000 	.word	0x40240000
 801ce1c:	401c0000 	.word	0x401c0000
 801ce20:	40140000 	.word	0x40140000
 801ce24:	3fe00000 	.word	0x3fe00000
 801ce28:	4baf      	ldr	r3, [pc, #700]	; (801d0e8 <_dtoa_r+0x920>)
 801ce2a:	f7e3 fbf5 	bl	8000618 <__aeabi_dmul>
 801ce2e:	4606      	mov	r6, r0
 801ce30:	460f      	mov	r7, r1
 801ce32:	e7ac      	b.n	801cd8e <_dtoa_r+0x5c6>
 801ce34:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801ce38:	9d00      	ldr	r5, [sp, #0]
 801ce3a:	4642      	mov	r2, r8
 801ce3c:	464b      	mov	r3, r9
 801ce3e:	4630      	mov	r0, r6
 801ce40:	4639      	mov	r1, r7
 801ce42:	f7e3 fd13 	bl	800086c <__aeabi_ddiv>
 801ce46:	f7e3 fe97 	bl	8000b78 <__aeabi_d2iz>
 801ce4a:	9002      	str	r0, [sp, #8]
 801ce4c:	f7e3 fb7a 	bl	8000544 <__aeabi_i2d>
 801ce50:	4642      	mov	r2, r8
 801ce52:	464b      	mov	r3, r9
 801ce54:	f7e3 fbe0 	bl	8000618 <__aeabi_dmul>
 801ce58:	4602      	mov	r2, r0
 801ce5a:	460b      	mov	r3, r1
 801ce5c:	4630      	mov	r0, r6
 801ce5e:	4639      	mov	r1, r7
 801ce60:	f7e3 fa22 	bl	80002a8 <__aeabi_dsub>
 801ce64:	9e02      	ldr	r6, [sp, #8]
 801ce66:	9f01      	ldr	r7, [sp, #4]
 801ce68:	3630      	adds	r6, #48	; 0x30
 801ce6a:	f805 6b01 	strb.w	r6, [r5], #1
 801ce6e:	9e00      	ldr	r6, [sp, #0]
 801ce70:	1bae      	subs	r6, r5, r6
 801ce72:	42b7      	cmp	r7, r6
 801ce74:	4602      	mov	r2, r0
 801ce76:	460b      	mov	r3, r1
 801ce78:	d137      	bne.n	801ceea <_dtoa_r+0x722>
 801ce7a:	f7e3 fa17 	bl	80002ac <__adddf3>
 801ce7e:	4642      	mov	r2, r8
 801ce80:	464b      	mov	r3, r9
 801ce82:	4606      	mov	r6, r0
 801ce84:	460f      	mov	r7, r1
 801ce86:	f7e3 fe57 	bl	8000b38 <__aeabi_dcmpgt>
 801ce8a:	b9c8      	cbnz	r0, 801cec0 <_dtoa_r+0x6f8>
 801ce8c:	4642      	mov	r2, r8
 801ce8e:	464b      	mov	r3, r9
 801ce90:	4630      	mov	r0, r6
 801ce92:	4639      	mov	r1, r7
 801ce94:	f7e3 fe28 	bl	8000ae8 <__aeabi_dcmpeq>
 801ce98:	b110      	cbz	r0, 801cea0 <_dtoa_r+0x6d8>
 801ce9a:	9b02      	ldr	r3, [sp, #8]
 801ce9c:	07d9      	lsls	r1, r3, #31
 801ce9e:	d40f      	bmi.n	801cec0 <_dtoa_r+0x6f8>
 801cea0:	4620      	mov	r0, r4
 801cea2:	4659      	mov	r1, fp
 801cea4:	f000 ff5e 	bl	801dd64 <_Bfree>
 801cea8:	2300      	movs	r3, #0
 801ceaa:	702b      	strb	r3, [r5, #0]
 801ceac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ceae:	f10a 0001 	add.w	r0, sl, #1
 801ceb2:	6018      	str	r0, [r3, #0]
 801ceb4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ceb6:	2b00      	cmp	r3, #0
 801ceb8:	f43f acd8 	beq.w	801c86c <_dtoa_r+0xa4>
 801cebc:	601d      	str	r5, [r3, #0]
 801cebe:	e4d5      	b.n	801c86c <_dtoa_r+0xa4>
 801cec0:	f8cd a01c 	str.w	sl, [sp, #28]
 801cec4:	462b      	mov	r3, r5
 801cec6:	461d      	mov	r5, r3
 801cec8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801cecc:	2a39      	cmp	r2, #57	; 0x39
 801cece:	d108      	bne.n	801cee2 <_dtoa_r+0x71a>
 801ced0:	9a00      	ldr	r2, [sp, #0]
 801ced2:	429a      	cmp	r2, r3
 801ced4:	d1f7      	bne.n	801cec6 <_dtoa_r+0x6fe>
 801ced6:	9a07      	ldr	r2, [sp, #28]
 801ced8:	9900      	ldr	r1, [sp, #0]
 801ceda:	3201      	adds	r2, #1
 801cedc:	9207      	str	r2, [sp, #28]
 801cede:	2230      	movs	r2, #48	; 0x30
 801cee0:	700a      	strb	r2, [r1, #0]
 801cee2:	781a      	ldrb	r2, [r3, #0]
 801cee4:	3201      	adds	r2, #1
 801cee6:	701a      	strb	r2, [r3, #0]
 801cee8:	e78c      	b.n	801ce04 <_dtoa_r+0x63c>
 801ceea:	4b7f      	ldr	r3, [pc, #508]	; (801d0e8 <_dtoa_r+0x920>)
 801ceec:	2200      	movs	r2, #0
 801ceee:	f7e3 fb93 	bl	8000618 <__aeabi_dmul>
 801cef2:	2200      	movs	r2, #0
 801cef4:	2300      	movs	r3, #0
 801cef6:	4606      	mov	r6, r0
 801cef8:	460f      	mov	r7, r1
 801cefa:	f7e3 fdf5 	bl	8000ae8 <__aeabi_dcmpeq>
 801cefe:	2800      	cmp	r0, #0
 801cf00:	d09b      	beq.n	801ce3a <_dtoa_r+0x672>
 801cf02:	e7cd      	b.n	801cea0 <_dtoa_r+0x6d8>
 801cf04:	9a08      	ldr	r2, [sp, #32]
 801cf06:	2a00      	cmp	r2, #0
 801cf08:	f000 80c4 	beq.w	801d094 <_dtoa_r+0x8cc>
 801cf0c:	9a05      	ldr	r2, [sp, #20]
 801cf0e:	2a01      	cmp	r2, #1
 801cf10:	f300 80a8 	bgt.w	801d064 <_dtoa_r+0x89c>
 801cf14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801cf16:	2a00      	cmp	r2, #0
 801cf18:	f000 80a0 	beq.w	801d05c <_dtoa_r+0x894>
 801cf1c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801cf20:	9e06      	ldr	r6, [sp, #24]
 801cf22:	4645      	mov	r5, r8
 801cf24:	9a04      	ldr	r2, [sp, #16]
 801cf26:	2101      	movs	r1, #1
 801cf28:	441a      	add	r2, r3
 801cf2a:	4620      	mov	r0, r4
 801cf2c:	4498      	add	r8, r3
 801cf2e:	9204      	str	r2, [sp, #16]
 801cf30:	f001 f81e 	bl	801df70 <__i2b>
 801cf34:	4607      	mov	r7, r0
 801cf36:	2d00      	cmp	r5, #0
 801cf38:	dd0b      	ble.n	801cf52 <_dtoa_r+0x78a>
 801cf3a:	9b04      	ldr	r3, [sp, #16]
 801cf3c:	2b00      	cmp	r3, #0
 801cf3e:	dd08      	ble.n	801cf52 <_dtoa_r+0x78a>
 801cf40:	42ab      	cmp	r3, r5
 801cf42:	9a04      	ldr	r2, [sp, #16]
 801cf44:	bfa8      	it	ge
 801cf46:	462b      	movge	r3, r5
 801cf48:	eba8 0803 	sub.w	r8, r8, r3
 801cf4c:	1aed      	subs	r5, r5, r3
 801cf4e:	1ad3      	subs	r3, r2, r3
 801cf50:	9304      	str	r3, [sp, #16]
 801cf52:	9b06      	ldr	r3, [sp, #24]
 801cf54:	b1fb      	cbz	r3, 801cf96 <_dtoa_r+0x7ce>
 801cf56:	9b08      	ldr	r3, [sp, #32]
 801cf58:	2b00      	cmp	r3, #0
 801cf5a:	f000 809f 	beq.w	801d09c <_dtoa_r+0x8d4>
 801cf5e:	2e00      	cmp	r6, #0
 801cf60:	dd11      	ble.n	801cf86 <_dtoa_r+0x7be>
 801cf62:	4639      	mov	r1, r7
 801cf64:	4632      	mov	r2, r6
 801cf66:	4620      	mov	r0, r4
 801cf68:	f001 f8be 	bl	801e0e8 <__pow5mult>
 801cf6c:	465a      	mov	r2, fp
 801cf6e:	4601      	mov	r1, r0
 801cf70:	4607      	mov	r7, r0
 801cf72:	4620      	mov	r0, r4
 801cf74:	f001 f812 	bl	801df9c <__multiply>
 801cf78:	4659      	mov	r1, fp
 801cf7a:	9007      	str	r0, [sp, #28]
 801cf7c:	4620      	mov	r0, r4
 801cf7e:	f000 fef1 	bl	801dd64 <_Bfree>
 801cf82:	9b07      	ldr	r3, [sp, #28]
 801cf84:	469b      	mov	fp, r3
 801cf86:	9b06      	ldr	r3, [sp, #24]
 801cf88:	1b9a      	subs	r2, r3, r6
 801cf8a:	d004      	beq.n	801cf96 <_dtoa_r+0x7ce>
 801cf8c:	4659      	mov	r1, fp
 801cf8e:	4620      	mov	r0, r4
 801cf90:	f001 f8aa 	bl	801e0e8 <__pow5mult>
 801cf94:	4683      	mov	fp, r0
 801cf96:	2101      	movs	r1, #1
 801cf98:	4620      	mov	r0, r4
 801cf9a:	f000 ffe9 	bl	801df70 <__i2b>
 801cf9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801cfa0:	2b00      	cmp	r3, #0
 801cfa2:	4606      	mov	r6, r0
 801cfa4:	dd7c      	ble.n	801d0a0 <_dtoa_r+0x8d8>
 801cfa6:	461a      	mov	r2, r3
 801cfa8:	4601      	mov	r1, r0
 801cfaa:	4620      	mov	r0, r4
 801cfac:	f001 f89c 	bl	801e0e8 <__pow5mult>
 801cfb0:	9b05      	ldr	r3, [sp, #20]
 801cfb2:	2b01      	cmp	r3, #1
 801cfb4:	4606      	mov	r6, r0
 801cfb6:	dd76      	ble.n	801d0a6 <_dtoa_r+0x8de>
 801cfb8:	2300      	movs	r3, #0
 801cfba:	9306      	str	r3, [sp, #24]
 801cfbc:	6933      	ldr	r3, [r6, #16]
 801cfbe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801cfc2:	6918      	ldr	r0, [r3, #16]
 801cfc4:	f000 ff84 	bl	801ded0 <__hi0bits>
 801cfc8:	f1c0 0020 	rsb	r0, r0, #32
 801cfcc:	9b04      	ldr	r3, [sp, #16]
 801cfce:	4418      	add	r0, r3
 801cfd0:	f010 001f 	ands.w	r0, r0, #31
 801cfd4:	f000 8086 	beq.w	801d0e4 <_dtoa_r+0x91c>
 801cfd8:	f1c0 0320 	rsb	r3, r0, #32
 801cfdc:	2b04      	cmp	r3, #4
 801cfde:	dd7f      	ble.n	801d0e0 <_dtoa_r+0x918>
 801cfe0:	f1c0 001c 	rsb	r0, r0, #28
 801cfe4:	9b04      	ldr	r3, [sp, #16]
 801cfe6:	4403      	add	r3, r0
 801cfe8:	4480      	add	r8, r0
 801cfea:	4405      	add	r5, r0
 801cfec:	9304      	str	r3, [sp, #16]
 801cfee:	f1b8 0f00 	cmp.w	r8, #0
 801cff2:	dd05      	ble.n	801d000 <_dtoa_r+0x838>
 801cff4:	4659      	mov	r1, fp
 801cff6:	4642      	mov	r2, r8
 801cff8:	4620      	mov	r0, r4
 801cffa:	f001 f8cf 	bl	801e19c <__lshift>
 801cffe:	4683      	mov	fp, r0
 801d000:	9b04      	ldr	r3, [sp, #16]
 801d002:	2b00      	cmp	r3, #0
 801d004:	dd05      	ble.n	801d012 <_dtoa_r+0x84a>
 801d006:	4631      	mov	r1, r6
 801d008:	461a      	mov	r2, r3
 801d00a:	4620      	mov	r0, r4
 801d00c:	f001 f8c6 	bl	801e19c <__lshift>
 801d010:	4606      	mov	r6, r0
 801d012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801d014:	2b00      	cmp	r3, #0
 801d016:	d069      	beq.n	801d0ec <_dtoa_r+0x924>
 801d018:	4631      	mov	r1, r6
 801d01a:	4658      	mov	r0, fp
 801d01c:	f001 f92a 	bl	801e274 <__mcmp>
 801d020:	2800      	cmp	r0, #0
 801d022:	da63      	bge.n	801d0ec <_dtoa_r+0x924>
 801d024:	2300      	movs	r3, #0
 801d026:	4659      	mov	r1, fp
 801d028:	220a      	movs	r2, #10
 801d02a:	4620      	mov	r0, r4
 801d02c:	f000 febc 	bl	801dda8 <__multadd>
 801d030:	9b08      	ldr	r3, [sp, #32]
 801d032:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d036:	4683      	mov	fp, r0
 801d038:	2b00      	cmp	r3, #0
 801d03a:	f000 818f 	beq.w	801d35c <_dtoa_r+0xb94>
 801d03e:	4639      	mov	r1, r7
 801d040:	2300      	movs	r3, #0
 801d042:	220a      	movs	r2, #10
 801d044:	4620      	mov	r0, r4
 801d046:	f000 feaf 	bl	801dda8 <__multadd>
 801d04a:	f1b9 0f00 	cmp.w	r9, #0
 801d04e:	4607      	mov	r7, r0
 801d050:	f300 808e 	bgt.w	801d170 <_dtoa_r+0x9a8>
 801d054:	9b05      	ldr	r3, [sp, #20]
 801d056:	2b02      	cmp	r3, #2
 801d058:	dc50      	bgt.n	801d0fc <_dtoa_r+0x934>
 801d05a:	e089      	b.n	801d170 <_dtoa_r+0x9a8>
 801d05c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801d05e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801d062:	e75d      	b.n	801cf20 <_dtoa_r+0x758>
 801d064:	9b01      	ldr	r3, [sp, #4]
 801d066:	1e5e      	subs	r6, r3, #1
 801d068:	9b06      	ldr	r3, [sp, #24]
 801d06a:	42b3      	cmp	r3, r6
 801d06c:	bfbf      	itttt	lt
 801d06e:	9b06      	ldrlt	r3, [sp, #24]
 801d070:	9606      	strlt	r6, [sp, #24]
 801d072:	1af2      	sublt	r2, r6, r3
 801d074:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801d076:	bfb6      	itet	lt
 801d078:	189b      	addlt	r3, r3, r2
 801d07a:	1b9e      	subge	r6, r3, r6
 801d07c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801d07e:	9b01      	ldr	r3, [sp, #4]
 801d080:	bfb8      	it	lt
 801d082:	2600      	movlt	r6, #0
 801d084:	2b00      	cmp	r3, #0
 801d086:	bfb5      	itete	lt
 801d088:	eba8 0503 	sublt.w	r5, r8, r3
 801d08c:	9b01      	ldrge	r3, [sp, #4]
 801d08e:	2300      	movlt	r3, #0
 801d090:	4645      	movge	r5, r8
 801d092:	e747      	b.n	801cf24 <_dtoa_r+0x75c>
 801d094:	9e06      	ldr	r6, [sp, #24]
 801d096:	9f08      	ldr	r7, [sp, #32]
 801d098:	4645      	mov	r5, r8
 801d09a:	e74c      	b.n	801cf36 <_dtoa_r+0x76e>
 801d09c:	9a06      	ldr	r2, [sp, #24]
 801d09e:	e775      	b.n	801cf8c <_dtoa_r+0x7c4>
 801d0a0:	9b05      	ldr	r3, [sp, #20]
 801d0a2:	2b01      	cmp	r3, #1
 801d0a4:	dc18      	bgt.n	801d0d8 <_dtoa_r+0x910>
 801d0a6:	9b02      	ldr	r3, [sp, #8]
 801d0a8:	b9b3      	cbnz	r3, 801d0d8 <_dtoa_r+0x910>
 801d0aa:	9b03      	ldr	r3, [sp, #12]
 801d0ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d0b0:	b9a3      	cbnz	r3, 801d0dc <_dtoa_r+0x914>
 801d0b2:	9b03      	ldr	r3, [sp, #12]
 801d0b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d0b8:	0d1b      	lsrs	r3, r3, #20
 801d0ba:	051b      	lsls	r3, r3, #20
 801d0bc:	b12b      	cbz	r3, 801d0ca <_dtoa_r+0x902>
 801d0be:	9b04      	ldr	r3, [sp, #16]
 801d0c0:	3301      	adds	r3, #1
 801d0c2:	9304      	str	r3, [sp, #16]
 801d0c4:	f108 0801 	add.w	r8, r8, #1
 801d0c8:	2301      	movs	r3, #1
 801d0ca:	9306      	str	r3, [sp, #24]
 801d0cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d0ce:	2b00      	cmp	r3, #0
 801d0d0:	f47f af74 	bne.w	801cfbc <_dtoa_r+0x7f4>
 801d0d4:	2001      	movs	r0, #1
 801d0d6:	e779      	b.n	801cfcc <_dtoa_r+0x804>
 801d0d8:	2300      	movs	r3, #0
 801d0da:	e7f6      	b.n	801d0ca <_dtoa_r+0x902>
 801d0dc:	9b02      	ldr	r3, [sp, #8]
 801d0de:	e7f4      	b.n	801d0ca <_dtoa_r+0x902>
 801d0e0:	d085      	beq.n	801cfee <_dtoa_r+0x826>
 801d0e2:	4618      	mov	r0, r3
 801d0e4:	301c      	adds	r0, #28
 801d0e6:	e77d      	b.n	801cfe4 <_dtoa_r+0x81c>
 801d0e8:	40240000 	.word	0x40240000
 801d0ec:	9b01      	ldr	r3, [sp, #4]
 801d0ee:	2b00      	cmp	r3, #0
 801d0f0:	dc38      	bgt.n	801d164 <_dtoa_r+0x99c>
 801d0f2:	9b05      	ldr	r3, [sp, #20]
 801d0f4:	2b02      	cmp	r3, #2
 801d0f6:	dd35      	ble.n	801d164 <_dtoa_r+0x99c>
 801d0f8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801d0fc:	f1b9 0f00 	cmp.w	r9, #0
 801d100:	d10d      	bne.n	801d11e <_dtoa_r+0x956>
 801d102:	4631      	mov	r1, r6
 801d104:	464b      	mov	r3, r9
 801d106:	2205      	movs	r2, #5
 801d108:	4620      	mov	r0, r4
 801d10a:	f000 fe4d 	bl	801dda8 <__multadd>
 801d10e:	4601      	mov	r1, r0
 801d110:	4606      	mov	r6, r0
 801d112:	4658      	mov	r0, fp
 801d114:	f001 f8ae 	bl	801e274 <__mcmp>
 801d118:	2800      	cmp	r0, #0
 801d11a:	f73f adbd 	bgt.w	801cc98 <_dtoa_r+0x4d0>
 801d11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d120:	9d00      	ldr	r5, [sp, #0]
 801d122:	ea6f 0a03 	mvn.w	sl, r3
 801d126:	f04f 0800 	mov.w	r8, #0
 801d12a:	4631      	mov	r1, r6
 801d12c:	4620      	mov	r0, r4
 801d12e:	f000 fe19 	bl	801dd64 <_Bfree>
 801d132:	2f00      	cmp	r7, #0
 801d134:	f43f aeb4 	beq.w	801cea0 <_dtoa_r+0x6d8>
 801d138:	f1b8 0f00 	cmp.w	r8, #0
 801d13c:	d005      	beq.n	801d14a <_dtoa_r+0x982>
 801d13e:	45b8      	cmp	r8, r7
 801d140:	d003      	beq.n	801d14a <_dtoa_r+0x982>
 801d142:	4641      	mov	r1, r8
 801d144:	4620      	mov	r0, r4
 801d146:	f000 fe0d 	bl	801dd64 <_Bfree>
 801d14a:	4639      	mov	r1, r7
 801d14c:	4620      	mov	r0, r4
 801d14e:	f000 fe09 	bl	801dd64 <_Bfree>
 801d152:	e6a5      	b.n	801cea0 <_dtoa_r+0x6d8>
 801d154:	2600      	movs	r6, #0
 801d156:	4637      	mov	r7, r6
 801d158:	e7e1      	b.n	801d11e <_dtoa_r+0x956>
 801d15a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801d15c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801d160:	4637      	mov	r7, r6
 801d162:	e599      	b.n	801cc98 <_dtoa_r+0x4d0>
 801d164:	9b08      	ldr	r3, [sp, #32]
 801d166:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801d16a:	2b00      	cmp	r3, #0
 801d16c:	f000 80fd 	beq.w	801d36a <_dtoa_r+0xba2>
 801d170:	2d00      	cmp	r5, #0
 801d172:	dd05      	ble.n	801d180 <_dtoa_r+0x9b8>
 801d174:	4639      	mov	r1, r7
 801d176:	462a      	mov	r2, r5
 801d178:	4620      	mov	r0, r4
 801d17a:	f001 f80f 	bl	801e19c <__lshift>
 801d17e:	4607      	mov	r7, r0
 801d180:	9b06      	ldr	r3, [sp, #24]
 801d182:	2b00      	cmp	r3, #0
 801d184:	d05c      	beq.n	801d240 <_dtoa_r+0xa78>
 801d186:	6879      	ldr	r1, [r7, #4]
 801d188:	4620      	mov	r0, r4
 801d18a:	f000 fdab 	bl	801dce4 <_Balloc>
 801d18e:	4605      	mov	r5, r0
 801d190:	b928      	cbnz	r0, 801d19e <_dtoa_r+0x9d6>
 801d192:	4b80      	ldr	r3, [pc, #512]	; (801d394 <_dtoa_r+0xbcc>)
 801d194:	4602      	mov	r2, r0
 801d196:	f240 21ea 	movw	r1, #746	; 0x2ea
 801d19a:	f7ff bb2e 	b.w	801c7fa <_dtoa_r+0x32>
 801d19e:	693a      	ldr	r2, [r7, #16]
 801d1a0:	3202      	adds	r2, #2
 801d1a2:	0092      	lsls	r2, r2, #2
 801d1a4:	f107 010c 	add.w	r1, r7, #12
 801d1a8:	300c      	adds	r0, #12
 801d1aa:	f7fd fd77 	bl	801ac9c <memcpy>
 801d1ae:	2201      	movs	r2, #1
 801d1b0:	4629      	mov	r1, r5
 801d1b2:	4620      	mov	r0, r4
 801d1b4:	f000 fff2 	bl	801e19c <__lshift>
 801d1b8:	9b00      	ldr	r3, [sp, #0]
 801d1ba:	3301      	adds	r3, #1
 801d1bc:	9301      	str	r3, [sp, #4]
 801d1be:	9b00      	ldr	r3, [sp, #0]
 801d1c0:	444b      	add	r3, r9
 801d1c2:	9307      	str	r3, [sp, #28]
 801d1c4:	9b02      	ldr	r3, [sp, #8]
 801d1c6:	f003 0301 	and.w	r3, r3, #1
 801d1ca:	46b8      	mov	r8, r7
 801d1cc:	9306      	str	r3, [sp, #24]
 801d1ce:	4607      	mov	r7, r0
 801d1d0:	9b01      	ldr	r3, [sp, #4]
 801d1d2:	4631      	mov	r1, r6
 801d1d4:	3b01      	subs	r3, #1
 801d1d6:	4658      	mov	r0, fp
 801d1d8:	9302      	str	r3, [sp, #8]
 801d1da:	f7ff fa67 	bl	801c6ac <quorem>
 801d1de:	4603      	mov	r3, r0
 801d1e0:	3330      	adds	r3, #48	; 0x30
 801d1e2:	9004      	str	r0, [sp, #16]
 801d1e4:	4641      	mov	r1, r8
 801d1e6:	4658      	mov	r0, fp
 801d1e8:	9308      	str	r3, [sp, #32]
 801d1ea:	f001 f843 	bl	801e274 <__mcmp>
 801d1ee:	463a      	mov	r2, r7
 801d1f0:	4681      	mov	r9, r0
 801d1f2:	4631      	mov	r1, r6
 801d1f4:	4620      	mov	r0, r4
 801d1f6:	f001 f859 	bl	801e2ac <__mdiff>
 801d1fa:	68c2      	ldr	r2, [r0, #12]
 801d1fc:	9b08      	ldr	r3, [sp, #32]
 801d1fe:	4605      	mov	r5, r0
 801d200:	bb02      	cbnz	r2, 801d244 <_dtoa_r+0xa7c>
 801d202:	4601      	mov	r1, r0
 801d204:	4658      	mov	r0, fp
 801d206:	f001 f835 	bl	801e274 <__mcmp>
 801d20a:	9b08      	ldr	r3, [sp, #32]
 801d20c:	4602      	mov	r2, r0
 801d20e:	4629      	mov	r1, r5
 801d210:	4620      	mov	r0, r4
 801d212:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801d216:	f000 fda5 	bl	801dd64 <_Bfree>
 801d21a:	9b05      	ldr	r3, [sp, #20]
 801d21c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d21e:	9d01      	ldr	r5, [sp, #4]
 801d220:	ea43 0102 	orr.w	r1, r3, r2
 801d224:	9b06      	ldr	r3, [sp, #24]
 801d226:	430b      	orrs	r3, r1
 801d228:	9b08      	ldr	r3, [sp, #32]
 801d22a:	d10d      	bne.n	801d248 <_dtoa_r+0xa80>
 801d22c:	2b39      	cmp	r3, #57	; 0x39
 801d22e:	d029      	beq.n	801d284 <_dtoa_r+0xabc>
 801d230:	f1b9 0f00 	cmp.w	r9, #0
 801d234:	dd01      	ble.n	801d23a <_dtoa_r+0xa72>
 801d236:	9b04      	ldr	r3, [sp, #16]
 801d238:	3331      	adds	r3, #49	; 0x31
 801d23a:	9a02      	ldr	r2, [sp, #8]
 801d23c:	7013      	strb	r3, [r2, #0]
 801d23e:	e774      	b.n	801d12a <_dtoa_r+0x962>
 801d240:	4638      	mov	r0, r7
 801d242:	e7b9      	b.n	801d1b8 <_dtoa_r+0x9f0>
 801d244:	2201      	movs	r2, #1
 801d246:	e7e2      	b.n	801d20e <_dtoa_r+0xa46>
 801d248:	f1b9 0f00 	cmp.w	r9, #0
 801d24c:	db06      	blt.n	801d25c <_dtoa_r+0xa94>
 801d24e:	9905      	ldr	r1, [sp, #20]
 801d250:	ea41 0909 	orr.w	r9, r1, r9
 801d254:	9906      	ldr	r1, [sp, #24]
 801d256:	ea59 0101 	orrs.w	r1, r9, r1
 801d25a:	d120      	bne.n	801d29e <_dtoa_r+0xad6>
 801d25c:	2a00      	cmp	r2, #0
 801d25e:	ddec      	ble.n	801d23a <_dtoa_r+0xa72>
 801d260:	4659      	mov	r1, fp
 801d262:	2201      	movs	r2, #1
 801d264:	4620      	mov	r0, r4
 801d266:	9301      	str	r3, [sp, #4]
 801d268:	f000 ff98 	bl	801e19c <__lshift>
 801d26c:	4631      	mov	r1, r6
 801d26e:	4683      	mov	fp, r0
 801d270:	f001 f800 	bl	801e274 <__mcmp>
 801d274:	2800      	cmp	r0, #0
 801d276:	9b01      	ldr	r3, [sp, #4]
 801d278:	dc02      	bgt.n	801d280 <_dtoa_r+0xab8>
 801d27a:	d1de      	bne.n	801d23a <_dtoa_r+0xa72>
 801d27c:	07da      	lsls	r2, r3, #31
 801d27e:	d5dc      	bpl.n	801d23a <_dtoa_r+0xa72>
 801d280:	2b39      	cmp	r3, #57	; 0x39
 801d282:	d1d8      	bne.n	801d236 <_dtoa_r+0xa6e>
 801d284:	9a02      	ldr	r2, [sp, #8]
 801d286:	2339      	movs	r3, #57	; 0x39
 801d288:	7013      	strb	r3, [r2, #0]
 801d28a:	462b      	mov	r3, r5
 801d28c:	461d      	mov	r5, r3
 801d28e:	3b01      	subs	r3, #1
 801d290:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801d294:	2a39      	cmp	r2, #57	; 0x39
 801d296:	d050      	beq.n	801d33a <_dtoa_r+0xb72>
 801d298:	3201      	adds	r2, #1
 801d29a:	701a      	strb	r2, [r3, #0]
 801d29c:	e745      	b.n	801d12a <_dtoa_r+0x962>
 801d29e:	2a00      	cmp	r2, #0
 801d2a0:	dd03      	ble.n	801d2aa <_dtoa_r+0xae2>
 801d2a2:	2b39      	cmp	r3, #57	; 0x39
 801d2a4:	d0ee      	beq.n	801d284 <_dtoa_r+0xabc>
 801d2a6:	3301      	adds	r3, #1
 801d2a8:	e7c7      	b.n	801d23a <_dtoa_r+0xa72>
 801d2aa:	9a01      	ldr	r2, [sp, #4]
 801d2ac:	9907      	ldr	r1, [sp, #28]
 801d2ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 801d2b2:	428a      	cmp	r2, r1
 801d2b4:	d02a      	beq.n	801d30c <_dtoa_r+0xb44>
 801d2b6:	4659      	mov	r1, fp
 801d2b8:	2300      	movs	r3, #0
 801d2ba:	220a      	movs	r2, #10
 801d2bc:	4620      	mov	r0, r4
 801d2be:	f000 fd73 	bl	801dda8 <__multadd>
 801d2c2:	45b8      	cmp	r8, r7
 801d2c4:	4683      	mov	fp, r0
 801d2c6:	f04f 0300 	mov.w	r3, #0
 801d2ca:	f04f 020a 	mov.w	r2, #10
 801d2ce:	4641      	mov	r1, r8
 801d2d0:	4620      	mov	r0, r4
 801d2d2:	d107      	bne.n	801d2e4 <_dtoa_r+0xb1c>
 801d2d4:	f000 fd68 	bl	801dda8 <__multadd>
 801d2d8:	4680      	mov	r8, r0
 801d2da:	4607      	mov	r7, r0
 801d2dc:	9b01      	ldr	r3, [sp, #4]
 801d2de:	3301      	adds	r3, #1
 801d2e0:	9301      	str	r3, [sp, #4]
 801d2e2:	e775      	b.n	801d1d0 <_dtoa_r+0xa08>
 801d2e4:	f000 fd60 	bl	801dda8 <__multadd>
 801d2e8:	4639      	mov	r1, r7
 801d2ea:	4680      	mov	r8, r0
 801d2ec:	2300      	movs	r3, #0
 801d2ee:	220a      	movs	r2, #10
 801d2f0:	4620      	mov	r0, r4
 801d2f2:	f000 fd59 	bl	801dda8 <__multadd>
 801d2f6:	4607      	mov	r7, r0
 801d2f8:	e7f0      	b.n	801d2dc <_dtoa_r+0xb14>
 801d2fa:	f1b9 0f00 	cmp.w	r9, #0
 801d2fe:	9a00      	ldr	r2, [sp, #0]
 801d300:	bfcc      	ite	gt
 801d302:	464d      	movgt	r5, r9
 801d304:	2501      	movle	r5, #1
 801d306:	4415      	add	r5, r2
 801d308:	f04f 0800 	mov.w	r8, #0
 801d30c:	4659      	mov	r1, fp
 801d30e:	2201      	movs	r2, #1
 801d310:	4620      	mov	r0, r4
 801d312:	9301      	str	r3, [sp, #4]
 801d314:	f000 ff42 	bl	801e19c <__lshift>
 801d318:	4631      	mov	r1, r6
 801d31a:	4683      	mov	fp, r0
 801d31c:	f000 ffaa 	bl	801e274 <__mcmp>
 801d320:	2800      	cmp	r0, #0
 801d322:	dcb2      	bgt.n	801d28a <_dtoa_r+0xac2>
 801d324:	d102      	bne.n	801d32c <_dtoa_r+0xb64>
 801d326:	9b01      	ldr	r3, [sp, #4]
 801d328:	07db      	lsls	r3, r3, #31
 801d32a:	d4ae      	bmi.n	801d28a <_dtoa_r+0xac2>
 801d32c:	462b      	mov	r3, r5
 801d32e:	461d      	mov	r5, r3
 801d330:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d334:	2a30      	cmp	r2, #48	; 0x30
 801d336:	d0fa      	beq.n	801d32e <_dtoa_r+0xb66>
 801d338:	e6f7      	b.n	801d12a <_dtoa_r+0x962>
 801d33a:	9a00      	ldr	r2, [sp, #0]
 801d33c:	429a      	cmp	r2, r3
 801d33e:	d1a5      	bne.n	801d28c <_dtoa_r+0xac4>
 801d340:	f10a 0a01 	add.w	sl, sl, #1
 801d344:	2331      	movs	r3, #49	; 0x31
 801d346:	e779      	b.n	801d23c <_dtoa_r+0xa74>
 801d348:	4b13      	ldr	r3, [pc, #76]	; (801d398 <_dtoa_r+0xbd0>)
 801d34a:	f7ff baaf 	b.w	801c8ac <_dtoa_r+0xe4>
 801d34e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d350:	2b00      	cmp	r3, #0
 801d352:	f47f aa86 	bne.w	801c862 <_dtoa_r+0x9a>
 801d356:	4b11      	ldr	r3, [pc, #68]	; (801d39c <_dtoa_r+0xbd4>)
 801d358:	f7ff baa8 	b.w	801c8ac <_dtoa_r+0xe4>
 801d35c:	f1b9 0f00 	cmp.w	r9, #0
 801d360:	dc03      	bgt.n	801d36a <_dtoa_r+0xba2>
 801d362:	9b05      	ldr	r3, [sp, #20]
 801d364:	2b02      	cmp	r3, #2
 801d366:	f73f aec9 	bgt.w	801d0fc <_dtoa_r+0x934>
 801d36a:	9d00      	ldr	r5, [sp, #0]
 801d36c:	4631      	mov	r1, r6
 801d36e:	4658      	mov	r0, fp
 801d370:	f7ff f99c 	bl	801c6ac <quorem>
 801d374:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801d378:	f805 3b01 	strb.w	r3, [r5], #1
 801d37c:	9a00      	ldr	r2, [sp, #0]
 801d37e:	1aaa      	subs	r2, r5, r2
 801d380:	4591      	cmp	r9, r2
 801d382:	ddba      	ble.n	801d2fa <_dtoa_r+0xb32>
 801d384:	4659      	mov	r1, fp
 801d386:	2300      	movs	r3, #0
 801d388:	220a      	movs	r2, #10
 801d38a:	4620      	mov	r0, r4
 801d38c:	f000 fd0c 	bl	801dda8 <__multadd>
 801d390:	4683      	mov	fp, r0
 801d392:	e7eb      	b.n	801d36c <_dtoa_r+0xba4>
 801d394:	08024508 	.word	0x08024508
 801d398:	08024374 	.word	0x08024374
 801d39c:	0802449c 	.word	0x0802449c

0801d3a0 <__errno>:
 801d3a0:	4b01      	ldr	r3, [pc, #4]	; (801d3a8 <__errno+0x8>)
 801d3a2:	6818      	ldr	r0, [r3, #0]
 801d3a4:	4770      	bx	lr
 801d3a6:	bf00      	nop
 801d3a8:	20000074 	.word	0x20000074

0801d3ac <std>:
 801d3ac:	2300      	movs	r3, #0
 801d3ae:	b510      	push	{r4, lr}
 801d3b0:	4604      	mov	r4, r0
 801d3b2:	e9c0 3300 	strd	r3, r3, [r0]
 801d3b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d3ba:	6083      	str	r3, [r0, #8]
 801d3bc:	8181      	strh	r1, [r0, #12]
 801d3be:	6643      	str	r3, [r0, #100]	; 0x64
 801d3c0:	81c2      	strh	r2, [r0, #14]
 801d3c2:	6183      	str	r3, [r0, #24]
 801d3c4:	4619      	mov	r1, r3
 801d3c6:	2208      	movs	r2, #8
 801d3c8:	305c      	adds	r0, #92	; 0x5c
 801d3ca:	f7fd fc8f 	bl	801acec <memset>
 801d3ce:	4b05      	ldr	r3, [pc, #20]	; (801d3e4 <std+0x38>)
 801d3d0:	6263      	str	r3, [r4, #36]	; 0x24
 801d3d2:	4b05      	ldr	r3, [pc, #20]	; (801d3e8 <std+0x3c>)
 801d3d4:	62a3      	str	r3, [r4, #40]	; 0x28
 801d3d6:	4b05      	ldr	r3, [pc, #20]	; (801d3ec <std+0x40>)
 801d3d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801d3da:	4b05      	ldr	r3, [pc, #20]	; (801d3f0 <std+0x44>)
 801d3dc:	6224      	str	r4, [r4, #32]
 801d3de:	6323      	str	r3, [r4, #48]	; 0x30
 801d3e0:	bd10      	pop	{r4, pc}
 801d3e2:	bf00      	nop
 801d3e4:	0801ebf9 	.word	0x0801ebf9
 801d3e8:	0801ec1b 	.word	0x0801ec1b
 801d3ec:	0801ec53 	.word	0x0801ec53
 801d3f0:	0801ec77 	.word	0x0801ec77

0801d3f4 <_cleanup_r>:
 801d3f4:	4901      	ldr	r1, [pc, #4]	; (801d3fc <_cleanup_r+0x8>)
 801d3f6:	f000 b8c1 	b.w	801d57c <_fwalk_reent>
 801d3fa:	bf00      	nop
 801d3fc:	0801ef7d 	.word	0x0801ef7d

0801d400 <__sfmoreglue>:
 801d400:	b570      	push	{r4, r5, r6, lr}
 801d402:	1e4a      	subs	r2, r1, #1
 801d404:	2568      	movs	r5, #104	; 0x68
 801d406:	4355      	muls	r5, r2
 801d408:	460e      	mov	r6, r1
 801d40a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801d40e:	f7fd fcc5 	bl	801ad9c <_malloc_r>
 801d412:	4604      	mov	r4, r0
 801d414:	b140      	cbz	r0, 801d428 <__sfmoreglue+0x28>
 801d416:	2100      	movs	r1, #0
 801d418:	e9c0 1600 	strd	r1, r6, [r0]
 801d41c:	300c      	adds	r0, #12
 801d41e:	60a0      	str	r0, [r4, #8]
 801d420:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801d424:	f7fd fc62 	bl	801acec <memset>
 801d428:	4620      	mov	r0, r4
 801d42a:	bd70      	pop	{r4, r5, r6, pc}

0801d42c <__sfp_lock_acquire>:
 801d42c:	4801      	ldr	r0, [pc, #4]	; (801d434 <__sfp_lock_acquire+0x8>)
 801d42e:	f000 bc38 	b.w	801dca2 <__retarget_lock_acquire_recursive>
 801d432:	bf00      	nop
 801d434:	20007894 	.word	0x20007894

0801d438 <__sfp_lock_release>:
 801d438:	4801      	ldr	r0, [pc, #4]	; (801d440 <__sfp_lock_release+0x8>)
 801d43a:	f000 bc33 	b.w	801dca4 <__retarget_lock_release_recursive>
 801d43e:	bf00      	nop
 801d440:	20007894 	.word	0x20007894

0801d444 <__sinit_lock_acquire>:
 801d444:	4801      	ldr	r0, [pc, #4]	; (801d44c <__sinit_lock_acquire+0x8>)
 801d446:	f000 bc2c 	b.w	801dca2 <__retarget_lock_acquire_recursive>
 801d44a:	bf00      	nop
 801d44c:	2000788f 	.word	0x2000788f

0801d450 <__sinit_lock_release>:
 801d450:	4801      	ldr	r0, [pc, #4]	; (801d458 <__sinit_lock_release+0x8>)
 801d452:	f000 bc27 	b.w	801dca4 <__retarget_lock_release_recursive>
 801d456:	bf00      	nop
 801d458:	2000788f 	.word	0x2000788f

0801d45c <__sinit>:
 801d45c:	b510      	push	{r4, lr}
 801d45e:	4604      	mov	r4, r0
 801d460:	f7ff fff0 	bl	801d444 <__sinit_lock_acquire>
 801d464:	69a3      	ldr	r3, [r4, #24]
 801d466:	b11b      	cbz	r3, 801d470 <__sinit+0x14>
 801d468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d46c:	f7ff bff0 	b.w	801d450 <__sinit_lock_release>
 801d470:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801d474:	6523      	str	r3, [r4, #80]	; 0x50
 801d476:	4b13      	ldr	r3, [pc, #76]	; (801d4c4 <__sinit+0x68>)
 801d478:	4a13      	ldr	r2, [pc, #76]	; (801d4c8 <__sinit+0x6c>)
 801d47a:	681b      	ldr	r3, [r3, #0]
 801d47c:	62a2      	str	r2, [r4, #40]	; 0x28
 801d47e:	42a3      	cmp	r3, r4
 801d480:	bf04      	itt	eq
 801d482:	2301      	moveq	r3, #1
 801d484:	61a3      	streq	r3, [r4, #24]
 801d486:	4620      	mov	r0, r4
 801d488:	f000 f820 	bl	801d4cc <__sfp>
 801d48c:	6060      	str	r0, [r4, #4]
 801d48e:	4620      	mov	r0, r4
 801d490:	f000 f81c 	bl	801d4cc <__sfp>
 801d494:	60a0      	str	r0, [r4, #8]
 801d496:	4620      	mov	r0, r4
 801d498:	f000 f818 	bl	801d4cc <__sfp>
 801d49c:	2200      	movs	r2, #0
 801d49e:	60e0      	str	r0, [r4, #12]
 801d4a0:	2104      	movs	r1, #4
 801d4a2:	6860      	ldr	r0, [r4, #4]
 801d4a4:	f7ff ff82 	bl	801d3ac <std>
 801d4a8:	68a0      	ldr	r0, [r4, #8]
 801d4aa:	2201      	movs	r2, #1
 801d4ac:	2109      	movs	r1, #9
 801d4ae:	f7ff ff7d 	bl	801d3ac <std>
 801d4b2:	68e0      	ldr	r0, [r4, #12]
 801d4b4:	2202      	movs	r2, #2
 801d4b6:	2112      	movs	r1, #18
 801d4b8:	f7ff ff78 	bl	801d3ac <std>
 801d4bc:	2301      	movs	r3, #1
 801d4be:	61a3      	str	r3, [r4, #24]
 801d4c0:	e7d2      	b.n	801d468 <__sinit+0xc>
 801d4c2:	bf00      	nop
 801d4c4:	08024360 	.word	0x08024360
 801d4c8:	0801d3f5 	.word	0x0801d3f5

0801d4cc <__sfp>:
 801d4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d4ce:	4607      	mov	r7, r0
 801d4d0:	f7ff ffac 	bl	801d42c <__sfp_lock_acquire>
 801d4d4:	4b1e      	ldr	r3, [pc, #120]	; (801d550 <__sfp+0x84>)
 801d4d6:	681e      	ldr	r6, [r3, #0]
 801d4d8:	69b3      	ldr	r3, [r6, #24]
 801d4da:	b913      	cbnz	r3, 801d4e2 <__sfp+0x16>
 801d4dc:	4630      	mov	r0, r6
 801d4de:	f7ff ffbd 	bl	801d45c <__sinit>
 801d4e2:	3648      	adds	r6, #72	; 0x48
 801d4e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801d4e8:	3b01      	subs	r3, #1
 801d4ea:	d503      	bpl.n	801d4f4 <__sfp+0x28>
 801d4ec:	6833      	ldr	r3, [r6, #0]
 801d4ee:	b30b      	cbz	r3, 801d534 <__sfp+0x68>
 801d4f0:	6836      	ldr	r6, [r6, #0]
 801d4f2:	e7f7      	b.n	801d4e4 <__sfp+0x18>
 801d4f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801d4f8:	b9d5      	cbnz	r5, 801d530 <__sfp+0x64>
 801d4fa:	4b16      	ldr	r3, [pc, #88]	; (801d554 <__sfp+0x88>)
 801d4fc:	60e3      	str	r3, [r4, #12]
 801d4fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801d502:	6665      	str	r5, [r4, #100]	; 0x64
 801d504:	f000 fbcc 	bl	801dca0 <__retarget_lock_init_recursive>
 801d508:	f7ff ff96 	bl	801d438 <__sfp_lock_release>
 801d50c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801d510:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801d514:	6025      	str	r5, [r4, #0]
 801d516:	61a5      	str	r5, [r4, #24]
 801d518:	2208      	movs	r2, #8
 801d51a:	4629      	mov	r1, r5
 801d51c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801d520:	f7fd fbe4 	bl	801acec <memset>
 801d524:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801d528:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801d52c:	4620      	mov	r0, r4
 801d52e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d530:	3468      	adds	r4, #104	; 0x68
 801d532:	e7d9      	b.n	801d4e8 <__sfp+0x1c>
 801d534:	2104      	movs	r1, #4
 801d536:	4638      	mov	r0, r7
 801d538:	f7ff ff62 	bl	801d400 <__sfmoreglue>
 801d53c:	4604      	mov	r4, r0
 801d53e:	6030      	str	r0, [r6, #0]
 801d540:	2800      	cmp	r0, #0
 801d542:	d1d5      	bne.n	801d4f0 <__sfp+0x24>
 801d544:	f7ff ff78 	bl	801d438 <__sfp_lock_release>
 801d548:	230c      	movs	r3, #12
 801d54a:	603b      	str	r3, [r7, #0]
 801d54c:	e7ee      	b.n	801d52c <__sfp+0x60>
 801d54e:	bf00      	nop
 801d550:	08024360 	.word	0x08024360
 801d554:	ffff0001 	.word	0xffff0001

0801d558 <fiprintf>:
 801d558:	b40e      	push	{r1, r2, r3}
 801d55a:	b503      	push	{r0, r1, lr}
 801d55c:	4601      	mov	r1, r0
 801d55e:	ab03      	add	r3, sp, #12
 801d560:	4805      	ldr	r0, [pc, #20]	; (801d578 <fiprintf+0x20>)
 801d562:	f853 2b04 	ldr.w	r2, [r3], #4
 801d566:	6800      	ldr	r0, [r0, #0]
 801d568:	9301      	str	r3, [sp, #4]
 801d56a:	f001 fa0b 	bl	801e984 <_vfiprintf_r>
 801d56e:	b002      	add	sp, #8
 801d570:	f85d eb04 	ldr.w	lr, [sp], #4
 801d574:	b003      	add	sp, #12
 801d576:	4770      	bx	lr
 801d578:	20000074 	.word	0x20000074

0801d57c <_fwalk_reent>:
 801d57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d580:	4606      	mov	r6, r0
 801d582:	4688      	mov	r8, r1
 801d584:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801d588:	2700      	movs	r7, #0
 801d58a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d58e:	f1b9 0901 	subs.w	r9, r9, #1
 801d592:	d505      	bpl.n	801d5a0 <_fwalk_reent+0x24>
 801d594:	6824      	ldr	r4, [r4, #0]
 801d596:	2c00      	cmp	r4, #0
 801d598:	d1f7      	bne.n	801d58a <_fwalk_reent+0xe>
 801d59a:	4638      	mov	r0, r7
 801d59c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d5a0:	89ab      	ldrh	r3, [r5, #12]
 801d5a2:	2b01      	cmp	r3, #1
 801d5a4:	d907      	bls.n	801d5b6 <_fwalk_reent+0x3a>
 801d5a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d5aa:	3301      	adds	r3, #1
 801d5ac:	d003      	beq.n	801d5b6 <_fwalk_reent+0x3a>
 801d5ae:	4629      	mov	r1, r5
 801d5b0:	4630      	mov	r0, r6
 801d5b2:	47c0      	blx	r8
 801d5b4:	4307      	orrs	r7, r0
 801d5b6:	3568      	adds	r5, #104	; 0x68
 801d5b8:	e7e9      	b.n	801d58e <_fwalk_reent+0x12>

0801d5ba <rshift>:
 801d5ba:	6903      	ldr	r3, [r0, #16]
 801d5bc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801d5c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d5c4:	ea4f 1261 	mov.w	r2, r1, asr #5
 801d5c8:	f100 0414 	add.w	r4, r0, #20
 801d5cc:	dd45      	ble.n	801d65a <rshift+0xa0>
 801d5ce:	f011 011f 	ands.w	r1, r1, #31
 801d5d2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801d5d6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801d5da:	d10c      	bne.n	801d5f6 <rshift+0x3c>
 801d5dc:	f100 0710 	add.w	r7, r0, #16
 801d5e0:	4629      	mov	r1, r5
 801d5e2:	42b1      	cmp	r1, r6
 801d5e4:	d334      	bcc.n	801d650 <rshift+0x96>
 801d5e6:	1a9b      	subs	r3, r3, r2
 801d5e8:	009b      	lsls	r3, r3, #2
 801d5ea:	1eea      	subs	r2, r5, #3
 801d5ec:	4296      	cmp	r6, r2
 801d5ee:	bf38      	it	cc
 801d5f0:	2300      	movcc	r3, #0
 801d5f2:	4423      	add	r3, r4
 801d5f4:	e015      	b.n	801d622 <rshift+0x68>
 801d5f6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801d5fa:	f1c1 0820 	rsb	r8, r1, #32
 801d5fe:	40cf      	lsrs	r7, r1
 801d600:	f105 0e04 	add.w	lr, r5, #4
 801d604:	46a1      	mov	r9, r4
 801d606:	4576      	cmp	r6, lr
 801d608:	46f4      	mov	ip, lr
 801d60a:	d815      	bhi.n	801d638 <rshift+0x7e>
 801d60c:	1a9b      	subs	r3, r3, r2
 801d60e:	009a      	lsls	r2, r3, #2
 801d610:	3a04      	subs	r2, #4
 801d612:	3501      	adds	r5, #1
 801d614:	42ae      	cmp	r6, r5
 801d616:	bf38      	it	cc
 801d618:	2200      	movcc	r2, #0
 801d61a:	18a3      	adds	r3, r4, r2
 801d61c:	50a7      	str	r7, [r4, r2]
 801d61e:	b107      	cbz	r7, 801d622 <rshift+0x68>
 801d620:	3304      	adds	r3, #4
 801d622:	1b1a      	subs	r2, r3, r4
 801d624:	42a3      	cmp	r3, r4
 801d626:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801d62a:	bf08      	it	eq
 801d62c:	2300      	moveq	r3, #0
 801d62e:	6102      	str	r2, [r0, #16]
 801d630:	bf08      	it	eq
 801d632:	6143      	streq	r3, [r0, #20]
 801d634:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d638:	f8dc c000 	ldr.w	ip, [ip]
 801d63c:	fa0c fc08 	lsl.w	ip, ip, r8
 801d640:	ea4c 0707 	orr.w	r7, ip, r7
 801d644:	f849 7b04 	str.w	r7, [r9], #4
 801d648:	f85e 7b04 	ldr.w	r7, [lr], #4
 801d64c:	40cf      	lsrs	r7, r1
 801d64e:	e7da      	b.n	801d606 <rshift+0x4c>
 801d650:	f851 cb04 	ldr.w	ip, [r1], #4
 801d654:	f847 cf04 	str.w	ip, [r7, #4]!
 801d658:	e7c3      	b.n	801d5e2 <rshift+0x28>
 801d65a:	4623      	mov	r3, r4
 801d65c:	e7e1      	b.n	801d622 <rshift+0x68>

0801d65e <__hexdig_fun>:
 801d65e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801d662:	2b09      	cmp	r3, #9
 801d664:	d802      	bhi.n	801d66c <__hexdig_fun+0xe>
 801d666:	3820      	subs	r0, #32
 801d668:	b2c0      	uxtb	r0, r0
 801d66a:	4770      	bx	lr
 801d66c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801d670:	2b05      	cmp	r3, #5
 801d672:	d801      	bhi.n	801d678 <__hexdig_fun+0x1a>
 801d674:	3847      	subs	r0, #71	; 0x47
 801d676:	e7f7      	b.n	801d668 <__hexdig_fun+0xa>
 801d678:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801d67c:	2b05      	cmp	r3, #5
 801d67e:	d801      	bhi.n	801d684 <__hexdig_fun+0x26>
 801d680:	3827      	subs	r0, #39	; 0x27
 801d682:	e7f1      	b.n	801d668 <__hexdig_fun+0xa>
 801d684:	2000      	movs	r0, #0
 801d686:	4770      	bx	lr

0801d688 <__gethex>:
 801d688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d68c:	ed2d 8b02 	vpush	{d8}
 801d690:	b089      	sub	sp, #36	; 0x24
 801d692:	ee08 0a10 	vmov	s16, r0
 801d696:	9304      	str	r3, [sp, #16]
 801d698:	4bbc      	ldr	r3, [pc, #752]	; (801d98c <__gethex+0x304>)
 801d69a:	681b      	ldr	r3, [r3, #0]
 801d69c:	9301      	str	r3, [sp, #4]
 801d69e:	4618      	mov	r0, r3
 801d6a0:	468b      	mov	fp, r1
 801d6a2:	4690      	mov	r8, r2
 801d6a4:	f7e2 fd9e 	bl	80001e4 <strlen>
 801d6a8:	9b01      	ldr	r3, [sp, #4]
 801d6aa:	f8db 2000 	ldr.w	r2, [fp]
 801d6ae:	4403      	add	r3, r0
 801d6b0:	4682      	mov	sl, r0
 801d6b2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801d6b6:	9305      	str	r3, [sp, #20]
 801d6b8:	1c93      	adds	r3, r2, #2
 801d6ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801d6be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801d6c2:	32fe      	adds	r2, #254	; 0xfe
 801d6c4:	18d1      	adds	r1, r2, r3
 801d6c6:	461f      	mov	r7, r3
 801d6c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 801d6cc:	9100      	str	r1, [sp, #0]
 801d6ce:	2830      	cmp	r0, #48	; 0x30
 801d6d0:	d0f8      	beq.n	801d6c4 <__gethex+0x3c>
 801d6d2:	f7ff ffc4 	bl	801d65e <__hexdig_fun>
 801d6d6:	4604      	mov	r4, r0
 801d6d8:	2800      	cmp	r0, #0
 801d6da:	d13a      	bne.n	801d752 <__gethex+0xca>
 801d6dc:	9901      	ldr	r1, [sp, #4]
 801d6de:	4652      	mov	r2, sl
 801d6e0:	4638      	mov	r0, r7
 801d6e2:	f7fe f8db 	bl	801b89c <strncmp>
 801d6e6:	4605      	mov	r5, r0
 801d6e8:	2800      	cmp	r0, #0
 801d6ea:	d168      	bne.n	801d7be <__gethex+0x136>
 801d6ec:	f817 000a 	ldrb.w	r0, [r7, sl]
 801d6f0:	eb07 060a 	add.w	r6, r7, sl
 801d6f4:	f7ff ffb3 	bl	801d65e <__hexdig_fun>
 801d6f8:	2800      	cmp	r0, #0
 801d6fa:	d062      	beq.n	801d7c2 <__gethex+0x13a>
 801d6fc:	4633      	mov	r3, r6
 801d6fe:	7818      	ldrb	r0, [r3, #0]
 801d700:	2830      	cmp	r0, #48	; 0x30
 801d702:	461f      	mov	r7, r3
 801d704:	f103 0301 	add.w	r3, r3, #1
 801d708:	d0f9      	beq.n	801d6fe <__gethex+0x76>
 801d70a:	f7ff ffa8 	bl	801d65e <__hexdig_fun>
 801d70e:	2301      	movs	r3, #1
 801d710:	fab0 f480 	clz	r4, r0
 801d714:	0964      	lsrs	r4, r4, #5
 801d716:	4635      	mov	r5, r6
 801d718:	9300      	str	r3, [sp, #0]
 801d71a:	463a      	mov	r2, r7
 801d71c:	4616      	mov	r6, r2
 801d71e:	3201      	adds	r2, #1
 801d720:	7830      	ldrb	r0, [r6, #0]
 801d722:	f7ff ff9c 	bl	801d65e <__hexdig_fun>
 801d726:	2800      	cmp	r0, #0
 801d728:	d1f8      	bne.n	801d71c <__gethex+0x94>
 801d72a:	9901      	ldr	r1, [sp, #4]
 801d72c:	4652      	mov	r2, sl
 801d72e:	4630      	mov	r0, r6
 801d730:	f7fe f8b4 	bl	801b89c <strncmp>
 801d734:	b980      	cbnz	r0, 801d758 <__gethex+0xd0>
 801d736:	b94d      	cbnz	r5, 801d74c <__gethex+0xc4>
 801d738:	eb06 050a 	add.w	r5, r6, sl
 801d73c:	462a      	mov	r2, r5
 801d73e:	4616      	mov	r6, r2
 801d740:	3201      	adds	r2, #1
 801d742:	7830      	ldrb	r0, [r6, #0]
 801d744:	f7ff ff8b 	bl	801d65e <__hexdig_fun>
 801d748:	2800      	cmp	r0, #0
 801d74a:	d1f8      	bne.n	801d73e <__gethex+0xb6>
 801d74c:	1bad      	subs	r5, r5, r6
 801d74e:	00ad      	lsls	r5, r5, #2
 801d750:	e004      	b.n	801d75c <__gethex+0xd4>
 801d752:	2400      	movs	r4, #0
 801d754:	4625      	mov	r5, r4
 801d756:	e7e0      	b.n	801d71a <__gethex+0x92>
 801d758:	2d00      	cmp	r5, #0
 801d75a:	d1f7      	bne.n	801d74c <__gethex+0xc4>
 801d75c:	7833      	ldrb	r3, [r6, #0]
 801d75e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801d762:	2b50      	cmp	r3, #80	; 0x50
 801d764:	d13b      	bne.n	801d7de <__gethex+0x156>
 801d766:	7873      	ldrb	r3, [r6, #1]
 801d768:	2b2b      	cmp	r3, #43	; 0x2b
 801d76a:	d02c      	beq.n	801d7c6 <__gethex+0x13e>
 801d76c:	2b2d      	cmp	r3, #45	; 0x2d
 801d76e:	d02e      	beq.n	801d7ce <__gethex+0x146>
 801d770:	1c71      	adds	r1, r6, #1
 801d772:	f04f 0900 	mov.w	r9, #0
 801d776:	7808      	ldrb	r0, [r1, #0]
 801d778:	f7ff ff71 	bl	801d65e <__hexdig_fun>
 801d77c:	1e43      	subs	r3, r0, #1
 801d77e:	b2db      	uxtb	r3, r3
 801d780:	2b18      	cmp	r3, #24
 801d782:	d82c      	bhi.n	801d7de <__gethex+0x156>
 801d784:	f1a0 0210 	sub.w	r2, r0, #16
 801d788:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801d78c:	f7ff ff67 	bl	801d65e <__hexdig_fun>
 801d790:	1e43      	subs	r3, r0, #1
 801d792:	b2db      	uxtb	r3, r3
 801d794:	2b18      	cmp	r3, #24
 801d796:	d91d      	bls.n	801d7d4 <__gethex+0x14c>
 801d798:	f1b9 0f00 	cmp.w	r9, #0
 801d79c:	d000      	beq.n	801d7a0 <__gethex+0x118>
 801d79e:	4252      	negs	r2, r2
 801d7a0:	4415      	add	r5, r2
 801d7a2:	f8cb 1000 	str.w	r1, [fp]
 801d7a6:	b1e4      	cbz	r4, 801d7e2 <__gethex+0x15a>
 801d7a8:	9b00      	ldr	r3, [sp, #0]
 801d7aa:	2b00      	cmp	r3, #0
 801d7ac:	bf14      	ite	ne
 801d7ae:	2700      	movne	r7, #0
 801d7b0:	2706      	moveq	r7, #6
 801d7b2:	4638      	mov	r0, r7
 801d7b4:	b009      	add	sp, #36	; 0x24
 801d7b6:	ecbd 8b02 	vpop	{d8}
 801d7ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d7be:	463e      	mov	r6, r7
 801d7c0:	4625      	mov	r5, r4
 801d7c2:	2401      	movs	r4, #1
 801d7c4:	e7ca      	b.n	801d75c <__gethex+0xd4>
 801d7c6:	f04f 0900 	mov.w	r9, #0
 801d7ca:	1cb1      	adds	r1, r6, #2
 801d7cc:	e7d3      	b.n	801d776 <__gethex+0xee>
 801d7ce:	f04f 0901 	mov.w	r9, #1
 801d7d2:	e7fa      	b.n	801d7ca <__gethex+0x142>
 801d7d4:	230a      	movs	r3, #10
 801d7d6:	fb03 0202 	mla	r2, r3, r2, r0
 801d7da:	3a10      	subs	r2, #16
 801d7dc:	e7d4      	b.n	801d788 <__gethex+0x100>
 801d7de:	4631      	mov	r1, r6
 801d7e0:	e7df      	b.n	801d7a2 <__gethex+0x11a>
 801d7e2:	1bf3      	subs	r3, r6, r7
 801d7e4:	3b01      	subs	r3, #1
 801d7e6:	4621      	mov	r1, r4
 801d7e8:	2b07      	cmp	r3, #7
 801d7ea:	dc0b      	bgt.n	801d804 <__gethex+0x17c>
 801d7ec:	ee18 0a10 	vmov	r0, s16
 801d7f0:	f000 fa78 	bl	801dce4 <_Balloc>
 801d7f4:	4604      	mov	r4, r0
 801d7f6:	b940      	cbnz	r0, 801d80a <__gethex+0x182>
 801d7f8:	4b65      	ldr	r3, [pc, #404]	; (801d990 <__gethex+0x308>)
 801d7fa:	4602      	mov	r2, r0
 801d7fc:	21de      	movs	r1, #222	; 0xde
 801d7fe:	4865      	ldr	r0, [pc, #404]	; (801d994 <__gethex+0x30c>)
 801d800:	f7fe ff36 	bl	801c670 <__assert_func>
 801d804:	3101      	adds	r1, #1
 801d806:	105b      	asrs	r3, r3, #1
 801d808:	e7ee      	b.n	801d7e8 <__gethex+0x160>
 801d80a:	f100 0914 	add.w	r9, r0, #20
 801d80e:	f04f 0b00 	mov.w	fp, #0
 801d812:	f1ca 0301 	rsb	r3, sl, #1
 801d816:	f8cd 9008 	str.w	r9, [sp, #8]
 801d81a:	f8cd b000 	str.w	fp, [sp]
 801d81e:	9306      	str	r3, [sp, #24]
 801d820:	42b7      	cmp	r7, r6
 801d822:	d340      	bcc.n	801d8a6 <__gethex+0x21e>
 801d824:	9802      	ldr	r0, [sp, #8]
 801d826:	9b00      	ldr	r3, [sp, #0]
 801d828:	f840 3b04 	str.w	r3, [r0], #4
 801d82c:	eba0 0009 	sub.w	r0, r0, r9
 801d830:	1080      	asrs	r0, r0, #2
 801d832:	0146      	lsls	r6, r0, #5
 801d834:	6120      	str	r0, [r4, #16]
 801d836:	4618      	mov	r0, r3
 801d838:	f000 fb4a 	bl	801ded0 <__hi0bits>
 801d83c:	1a30      	subs	r0, r6, r0
 801d83e:	f8d8 6000 	ldr.w	r6, [r8]
 801d842:	42b0      	cmp	r0, r6
 801d844:	dd63      	ble.n	801d90e <__gethex+0x286>
 801d846:	1b87      	subs	r7, r0, r6
 801d848:	4639      	mov	r1, r7
 801d84a:	4620      	mov	r0, r4
 801d84c:	f000 fee4 	bl	801e618 <__any_on>
 801d850:	4682      	mov	sl, r0
 801d852:	b1a8      	cbz	r0, 801d880 <__gethex+0x1f8>
 801d854:	1e7b      	subs	r3, r7, #1
 801d856:	1159      	asrs	r1, r3, #5
 801d858:	f003 021f 	and.w	r2, r3, #31
 801d85c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801d860:	f04f 0a01 	mov.w	sl, #1
 801d864:	fa0a f202 	lsl.w	r2, sl, r2
 801d868:	420a      	tst	r2, r1
 801d86a:	d009      	beq.n	801d880 <__gethex+0x1f8>
 801d86c:	4553      	cmp	r3, sl
 801d86e:	dd05      	ble.n	801d87c <__gethex+0x1f4>
 801d870:	1eb9      	subs	r1, r7, #2
 801d872:	4620      	mov	r0, r4
 801d874:	f000 fed0 	bl	801e618 <__any_on>
 801d878:	2800      	cmp	r0, #0
 801d87a:	d145      	bne.n	801d908 <__gethex+0x280>
 801d87c:	f04f 0a02 	mov.w	sl, #2
 801d880:	4639      	mov	r1, r7
 801d882:	4620      	mov	r0, r4
 801d884:	f7ff fe99 	bl	801d5ba <rshift>
 801d888:	443d      	add	r5, r7
 801d88a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d88e:	42ab      	cmp	r3, r5
 801d890:	da4c      	bge.n	801d92c <__gethex+0x2a4>
 801d892:	ee18 0a10 	vmov	r0, s16
 801d896:	4621      	mov	r1, r4
 801d898:	f000 fa64 	bl	801dd64 <_Bfree>
 801d89c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801d89e:	2300      	movs	r3, #0
 801d8a0:	6013      	str	r3, [r2, #0]
 801d8a2:	27a3      	movs	r7, #163	; 0xa3
 801d8a4:	e785      	b.n	801d7b2 <__gethex+0x12a>
 801d8a6:	1e73      	subs	r3, r6, #1
 801d8a8:	9a05      	ldr	r2, [sp, #20]
 801d8aa:	9303      	str	r3, [sp, #12]
 801d8ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801d8b0:	4293      	cmp	r3, r2
 801d8b2:	d019      	beq.n	801d8e8 <__gethex+0x260>
 801d8b4:	f1bb 0f20 	cmp.w	fp, #32
 801d8b8:	d107      	bne.n	801d8ca <__gethex+0x242>
 801d8ba:	9b02      	ldr	r3, [sp, #8]
 801d8bc:	9a00      	ldr	r2, [sp, #0]
 801d8be:	f843 2b04 	str.w	r2, [r3], #4
 801d8c2:	9302      	str	r3, [sp, #8]
 801d8c4:	2300      	movs	r3, #0
 801d8c6:	9300      	str	r3, [sp, #0]
 801d8c8:	469b      	mov	fp, r3
 801d8ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801d8ce:	f7ff fec6 	bl	801d65e <__hexdig_fun>
 801d8d2:	9b00      	ldr	r3, [sp, #0]
 801d8d4:	f000 000f 	and.w	r0, r0, #15
 801d8d8:	fa00 f00b 	lsl.w	r0, r0, fp
 801d8dc:	4303      	orrs	r3, r0
 801d8de:	9300      	str	r3, [sp, #0]
 801d8e0:	f10b 0b04 	add.w	fp, fp, #4
 801d8e4:	9b03      	ldr	r3, [sp, #12]
 801d8e6:	e00d      	b.n	801d904 <__gethex+0x27c>
 801d8e8:	9b03      	ldr	r3, [sp, #12]
 801d8ea:	9a06      	ldr	r2, [sp, #24]
 801d8ec:	4413      	add	r3, r2
 801d8ee:	42bb      	cmp	r3, r7
 801d8f0:	d3e0      	bcc.n	801d8b4 <__gethex+0x22c>
 801d8f2:	4618      	mov	r0, r3
 801d8f4:	9901      	ldr	r1, [sp, #4]
 801d8f6:	9307      	str	r3, [sp, #28]
 801d8f8:	4652      	mov	r2, sl
 801d8fa:	f7fd ffcf 	bl	801b89c <strncmp>
 801d8fe:	9b07      	ldr	r3, [sp, #28]
 801d900:	2800      	cmp	r0, #0
 801d902:	d1d7      	bne.n	801d8b4 <__gethex+0x22c>
 801d904:	461e      	mov	r6, r3
 801d906:	e78b      	b.n	801d820 <__gethex+0x198>
 801d908:	f04f 0a03 	mov.w	sl, #3
 801d90c:	e7b8      	b.n	801d880 <__gethex+0x1f8>
 801d90e:	da0a      	bge.n	801d926 <__gethex+0x29e>
 801d910:	1a37      	subs	r7, r6, r0
 801d912:	4621      	mov	r1, r4
 801d914:	ee18 0a10 	vmov	r0, s16
 801d918:	463a      	mov	r2, r7
 801d91a:	f000 fc3f 	bl	801e19c <__lshift>
 801d91e:	1bed      	subs	r5, r5, r7
 801d920:	4604      	mov	r4, r0
 801d922:	f100 0914 	add.w	r9, r0, #20
 801d926:	f04f 0a00 	mov.w	sl, #0
 801d92a:	e7ae      	b.n	801d88a <__gethex+0x202>
 801d92c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801d930:	42a8      	cmp	r0, r5
 801d932:	dd72      	ble.n	801da1a <__gethex+0x392>
 801d934:	1b45      	subs	r5, r0, r5
 801d936:	42ae      	cmp	r6, r5
 801d938:	dc36      	bgt.n	801d9a8 <__gethex+0x320>
 801d93a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d93e:	2b02      	cmp	r3, #2
 801d940:	d02a      	beq.n	801d998 <__gethex+0x310>
 801d942:	2b03      	cmp	r3, #3
 801d944:	d02c      	beq.n	801d9a0 <__gethex+0x318>
 801d946:	2b01      	cmp	r3, #1
 801d948:	d115      	bne.n	801d976 <__gethex+0x2ee>
 801d94a:	42ae      	cmp	r6, r5
 801d94c:	d113      	bne.n	801d976 <__gethex+0x2ee>
 801d94e:	2e01      	cmp	r6, #1
 801d950:	d10b      	bne.n	801d96a <__gethex+0x2e2>
 801d952:	9a04      	ldr	r2, [sp, #16]
 801d954:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801d958:	6013      	str	r3, [r2, #0]
 801d95a:	2301      	movs	r3, #1
 801d95c:	6123      	str	r3, [r4, #16]
 801d95e:	f8c9 3000 	str.w	r3, [r9]
 801d962:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d964:	2762      	movs	r7, #98	; 0x62
 801d966:	601c      	str	r4, [r3, #0]
 801d968:	e723      	b.n	801d7b2 <__gethex+0x12a>
 801d96a:	1e71      	subs	r1, r6, #1
 801d96c:	4620      	mov	r0, r4
 801d96e:	f000 fe53 	bl	801e618 <__any_on>
 801d972:	2800      	cmp	r0, #0
 801d974:	d1ed      	bne.n	801d952 <__gethex+0x2ca>
 801d976:	ee18 0a10 	vmov	r0, s16
 801d97a:	4621      	mov	r1, r4
 801d97c:	f000 f9f2 	bl	801dd64 <_Bfree>
 801d980:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801d982:	2300      	movs	r3, #0
 801d984:	6013      	str	r3, [r2, #0]
 801d986:	2750      	movs	r7, #80	; 0x50
 801d988:	e713      	b.n	801d7b2 <__gethex+0x12a>
 801d98a:	bf00      	nop
 801d98c:	080245e8 	.word	0x080245e8
 801d990:	08024508 	.word	0x08024508
 801d994:	0802457c 	.word	0x0802457c
 801d998:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d99a:	2b00      	cmp	r3, #0
 801d99c:	d1eb      	bne.n	801d976 <__gethex+0x2ee>
 801d99e:	e7d8      	b.n	801d952 <__gethex+0x2ca>
 801d9a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d9a2:	2b00      	cmp	r3, #0
 801d9a4:	d1d5      	bne.n	801d952 <__gethex+0x2ca>
 801d9a6:	e7e6      	b.n	801d976 <__gethex+0x2ee>
 801d9a8:	1e6f      	subs	r7, r5, #1
 801d9aa:	f1ba 0f00 	cmp.w	sl, #0
 801d9ae:	d131      	bne.n	801da14 <__gethex+0x38c>
 801d9b0:	b127      	cbz	r7, 801d9bc <__gethex+0x334>
 801d9b2:	4639      	mov	r1, r7
 801d9b4:	4620      	mov	r0, r4
 801d9b6:	f000 fe2f 	bl	801e618 <__any_on>
 801d9ba:	4682      	mov	sl, r0
 801d9bc:	117b      	asrs	r3, r7, #5
 801d9be:	2101      	movs	r1, #1
 801d9c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801d9c4:	f007 071f 	and.w	r7, r7, #31
 801d9c8:	fa01 f707 	lsl.w	r7, r1, r7
 801d9cc:	421f      	tst	r7, r3
 801d9ce:	4629      	mov	r1, r5
 801d9d0:	4620      	mov	r0, r4
 801d9d2:	bf18      	it	ne
 801d9d4:	f04a 0a02 	orrne.w	sl, sl, #2
 801d9d8:	1b76      	subs	r6, r6, r5
 801d9da:	f7ff fdee 	bl	801d5ba <rshift>
 801d9de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801d9e2:	2702      	movs	r7, #2
 801d9e4:	f1ba 0f00 	cmp.w	sl, #0
 801d9e8:	d048      	beq.n	801da7c <__gethex+0x3f4>
 801d9ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d9ee:	2b02      	cmp	r3, #2
 801d9f0:	d015      	beq.n	801da1e <__gethex+0x396>
 801d9f2:	2b03      	cmp	r3, #3
 801d9f4:	d017      	beq.n	801da26 <__gethex+0x39e>
 801d9f6:	2b01      	cmp	r3, #1
 801d9f8:	d109      	bne.n	801da0e <__gethex+0x386>
 801d9fa:	f01a 0f02 	tst.w	sl, #2
 801d9fe:	d006      	beq.n	801da0e <__gethex+0x386>
 801da00:	f8d9 0000 	ldr.w	r0, [r9]
 801da04:	ea4a 0a00 	orr.w	sl, sl, r0
 801da08:	f01a 0f01 	tst.w	sl, #1
 801da0c:	d10e      	bne.n	801da2c <__gethex+0x3a4>
 801da0e:	f047 0710 	orr.w	r7, r7, #16
 801da12:	e033      	b.n	801da7c <__gethex+0x3f4>
 801da14:	f04f 0a01 	mov.w	sl, #1
 801da18:	e7d0      	b.n	801d9bc <__gethex+0x334>
 801da1a:	2701      	movs	r7, #1
 801da1c:	e7e2      	b.n	801d9e4 <__gethex+0x35c>
 801da1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801da20:	f1c3 0301 	rsb	r3, r3, #1
 801da24:	9315      	str	r3, [sp, #84]	; 0x54
 801da26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801da28:	2b00      	cmp	r3, #0
 801da2a:	d0f0      	beq.n	801da0e <__gethex+0x386>
 801da2c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801da30:	f104 0314 	add.w	r3, r4, #20
 801da34:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801da38:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801da3c:	f04f 0c00 	mov.w	ip, #0
 801da40:	4618      	mov	r0, r3
 801da42:	f853 2b04 	ldr.w	r2, [r3], #4
 801da46:	f1b2 3fff 	cmp.w	r2, #4294967295
 801da4a:	d01c      	beq.n	801da86 <__gethex+0x3fe>
 801da4c:	3201      	adds	r2, #1
 801da4e:	6002      	str	r2, [r0, #0]
 801da50:	2f02      	cmp	r7, #2
 801da52:	f104 0314 	add.w	r3, r4, #20
 801da56:	d13f      	bne.n	801dad8 <__gethex+0x450>
 801da58:	f8d8 2000 	ldr.w	r2, [r8]
 801da5c:	3a01      	subs	r2, #1
 801da5e:	42b2      	cmp	r2, r6
 801da60:	d10a      	bne.n	801da78 <__gethex+0x3f0>
 801da62:	1171      	asrs	r1, r6, #5
 801da64:	2201      	movs	r2, #1
 801da66:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801da6a:	f006 061f 	and.w	r6, r6, #31
 801da6e:	fa02 f606 	lsl.w	r6, r2, r6
 801da72:	421e      	tst	r6, r3
 801da74:	bf18      	it	ne
 801da76:	4617      	movne	r7, r2
 801da78:	f047 0720 	orr.w	r7, r7, #32
 801da7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801da7e:	601c      	str	r4, [r3, #0]
 801da80:	9b04      	ldr	r3, [sp, #16]
 801da82:	601d      	str	r5, [r3, #0]
 801da84:	e695      	b.n	801d7b2 <__gethex+0x12a>
 801da86:	4299      	cmp	r1, r3
 801da88:	f843 cc04 	str.w	ip, [r3, #-4]
 801da8c:	d8d8      	bhi.n	801da40 <__gethex+0x3b8>
 801da8e:	68a3      	ldr	r3, [r4, #8]
 801da90:	459b      	cmp	fp, r3
 801da92:	db19      	blt.n	801dac8 <__gethex+0x440>
 801da94:	6861      	ldr	r1, [r4, #4]
 801da96:	ee18 0a10 	vmov	r0, s16
 801da9a:	3101      	adds	r1, #1
 801da9c:	f000 f922 	bl	801dce4 <_Balloc>
 801daa0:	4681      	mov	r9, r0
 801daa2:	b918      	cbnz	r0, 801daac <__gethex+0x424>
 801daa4:	4b1a      	ldr	r3, [pc, #104]	; (801db10 <__gethex+0x488>)
 801daa6:	4602      	mov	r2, r0
 801daa8:	2184      	movs	r1, #132	; 0x84
 801daaa:	e6a8      	b.n	801d7fe <__gethex+0x176>
 801daac:	6922      	ldr	r2, [r4, #16]
 801daae:	3202      	adds	r2, #2
 801dab0:	f104 010c 	add.w	r1, r4, #12
 801dab4:	0092      	lsls	r2, r2, #2
 801dab6:	300c      	adds	r0, #12
 801dab8:	f7fd f8f0 	bl	801ac9c <memcpy>
 801dabc:	4621      	mov	r1, r4
 801dabe:	ee18 0a10 	vmov	r0, s16
 801dac2:	f000 f94f 	bl	801dd64 <_Bfree>
 801dac6:	464c      	mov	r4, r9
 801dac8:	6923      	ldr	r3, [r4, #16]
 801daca:	1c5a      	adds	r2, r3, #1
 801dacc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801dad0:	6122      	str	r2, [r4, #16]
 801dad2:	2201      	movs	r2, #1
 801dad4:	615a      	str	r2, [r3, #20]
 801dad6:	e7bb      	b.n	801da50 <__gethex+0x3c8>
 801dad8:	6922      	ldr	r2, [r4, #16]
 801dada:	455a      	cmp	r2, fp
 801dadc:	dd0b      	ble.n	801daf6 <__gethex+0x46e>
 801dade:	2101      	movs	r1, #1
 801dae0:	4620      	mov	r0, r4
 801dae2:	f7ff fd6a 	bl	801d5ba <rshift>
 801dae6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801daea:	3501      	adds	r5, #1
 801daec:	42ab      	cmp	r3, r5
 801daee:	f6ff aed0 	blt.w	801d892 <__gethex+0x20a>
 801daf2:	2701      	movs	r7, #1
 801daf4:	e7c0      	b.n	801da78 <__gethex+0x3f0>
 801daf6:	f016 061f 	ands.w	r6, r6, #31
 801dafa:	d0fa      	beq.n	801daf2 <__gethex+0x46a>
 801dafc:	449a      	add	sl, r3
 801dafe:	f1c6 0620 	rsb	r6, r6, #32
 801db02:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801db06:	f000 f9e3 	bl	801ded0 <__hi0bits>
 801db0a:	42b0      	cmp	r0, r6
 801db0c:	dbe7      	blt.n	801dade <__gethex+0x456>
 801db0e:	e7f0      	b.n	801daf2 <__gethex+0x46a>
 801db10:	08024508 	.word	0x08024508

0801db14 <L_shift>:
 801db14:	f1c2 0208 	rsb	r2, r2, #8
 801db18:	0092      	lsls	r2, r2, #2
 801db1a:	b570      	push	{r4, r5, r6, lr}
 801db1c:	f1c2 0620 	rsb	r6, r2, #32
 801db20:	6843      	ldr	r3, [r0, #4]
 801db22:	6804      	ldr	r4, [r0, #0]
 801db24:	fa03 f506 	lsl.w	r5, r3, r6
 801db28:	432c      	orrs	r4, r5
 801db2a:	40d3      	lsrs	r3, r2
 801db2c:	6004      	str	r4, [r0, #0]
 801db2e:	f840 3f04 	str.w	r3, [r0, #4]!
 801db32:	4288      	cmp	r0, r1
 801db34:	d3f4      	bcc.n	801db20 <L_shift+0xc>
 801db36:	bd70      	pop	{r4, r5, r6, pc}

0801db38 <__match>:
 801db38:	b530      	push	{r4, r5, lr}
 801db3a:	6803      	ldr	r3, [r0, #0]
 801db3c:	3301      	adds	r3, #1
 801db3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801db42:	b914      	cbnz	r4, 801db4a <__match+0x12>
 801db44:	6003      	str	r3, [r0, #0]
 801db46:	2001      	movs	r0, #1
 801db48:	bd30      	pop	{r4, r5, pc}
 801db4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801db4e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801db52:	2d19      	cmp	r5, #25
 801db54:	bf98      	it	ls
 801db56:	3220      	addls	r2, #32
 801db58:	42a2      	cmp	r2, r4
 801db5a:	d0f0      	beq.n	801db3e <__match+0x6>
 801db5c:	2000      	movs	r0, #0
 801db5e:	e7f3      	b.n	801db48 <__match+0x10>

0801db60 <__hexnan>:
 801db60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db64:	680b      	ldr	r3, [r1, #0]
 801db66:	6801      	ldr	r1, [r0, #0]
 801db68:	115e      	asrs	r6, r3, #5
 801db6a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801db6e:	f013 031f 	ands.w	r3, r3, #31
 801db72:	b087      	sub	sp, #28
 801db74:	bf18      	it	ne
 801db76:	3604      	addne	r6, #4
 801db78:	2500      	movs	r5, #0
 801db7a:	1f37      	subs	r7, r6, #4
 801db7c:	4682      	mov	sl, r0
 801db7e:	4690      	mov	r8, r2
 801db80:	9301      	str	r3, [sp, #4]
 801db82:	f846 5c04 	str.w	r5, [r6, #-4]
 801db86:	46b9      	mov	r9, r7
 801db88:	463c      	mov	r4, r7
 801db8a:	9502      	str	r5, [sp, #8]
 801db8c:	46ab      	mov	fp, r5
 801db8e:	784a      	ldrb	r2, [r1, #1]
 801db90:	1c4b      	adds	r3, r1, #1
 801db92:	9303      	str	r3, [sp, #12]
 801db94:	b342      	cbz	r2, 801dbe8 <__hexnan+0x88>
 801db96:	4610      	mov	r0, r2
 801db98:	9105      	str	r1, [sp, #20]
 801db9a:	9204      	str	r2, [sp, #16]
 801db9c:	f7ff fd5f 	bl	801d65e <__hexdig_fun>
 801dba0:	2800      	cmp	r0, #0
 801dba2:	d14f      	bne.n	801dc44 <__hexnan+0xe4>
 801dba4:	9a04      	ldr	r2, [sp, #16]
 801dba6:	9905      	ldr	r1, [sp, #20]
 801dba8:	2a20      	cmp	r2, #32
 801dbaa:	d818      	bhi.n	801dbde <__hexnan+0x7e>
 801dbac:	9b02      	ldr	r3, [sp, #8]
 801dbae:	459b      	cmp	fp, r3
 801dbb0:	dd13      	ble.n	801dbda <__hexnan+0x7a>
 801dbb2:	454c      	cmp	r4, r9
 801dbb4:	d206      	bcs.n	801dbc4 <__hexnan+0x64>
 801dbb6:	2d07      	cmp	r5, #7
 801dbb8:	dc04      	bgt.n	801dbc4 <__hexnan+0x64>
 801dbba:	462a      	mov	r2, r5
 801dbbc:	4649      	mov	r1, r9
 801dbbe:	4620      	mov	r0, r4
 801dbc0:	f7ff ffa8 	bl	801db14 <L_shift>
 801dbc4:	4544      	cmp	r4, r8
 801dbc6:	d950      	bls.n	801dc6a <__hexnan+0x10a>
 801dbc8:	2300      	movs	r3, #0
 801dbca:	f1a4 0904 	sub.w	r9, r4, #4
 801dbce:	f844 3c04 	str.w	r3, [r4, #-4]
 801dbd2:	f8cd b008 	str.w	fp, [sp, #8]
 801dbd6:	464c      	mov	r4, r9
 801dbd8:	461d      	mov	r5, r3
 801dbda:	9903      	ldr	r1, [sp, #12]
 801dbdc:	e7d7      	b.n	801db8e <__hexnan+0x2e>
 801dbde:	2a29      	cmp	r2, #41	; 0x29
 801dbe0:	d156      	bne.n	801dc90 <__hexnan+0x130>
 801dbe2:	3102      	adds	r1, #2
 801dbe4:	f8ca 1000 	str.w	r1, [sl]
 801dbe8:	f1bb 0f00 	cmp.w	fp, #0
 801dbec:	d050      	beq.n	801dc90 <__hexnan+0x130>
 801dbee:	454c      	cmp	r4, r9
 801dbf0:	d206      	bcs.n	801dc00 <__hexnan+0xa0>
 801dbf2:	2d07      	cmp	r5, #7
 801dbf4:	dc04      	bgt.n	801dc00 <__hexnan+0xa0>
 801dbf6:	462a      	mov	r2, r5
 801dbf8:	4649      	mov	r1, r9
 801dbfa:	4620      	mov	r0, r4
 801dbfc:	f7ff ff8a 	bl	801db14 <L_shift>
 801dc00:	4544      	cmp	r4, r8
 801dc02:	d934      	bls.n	801dc6e <__hexnan+0x10e>
 801dc04:	f1a8 0204 	sub.w	r2, r8, #4
 801dc08:	4623      	mov	r3, r4
 801dc0a:	f853 1b04 	ldr.w	r1, [r3], #4
 801dc0e:	f842 1f04 	str.w	r1, [r2, #4]!
 801dc12:	429f      	cmp	r7, r3
 801dc14:	d2f9      	bcs.n	801dc0a <__hexnan+0xaa>
 801dc16:	1b3b      	subs	r3, r7, r4
 801dc18:	f023 0303 	bic.w	r3, r3, #3
 801dc1c:	3304      	adds	r3, #4
 801dc1e:	3401      	adds	r4, #1
 801dc20:	3e03      	subs	r6, #3
 801dc22:	42b4      	cmp	r4, r6
 801dc24:	bf88      	it	hi
 801dc26:	2304      	movhi	r3, #4
 801dc28:	4443      	add	r3, r8
 801dc2a:	2200      	movs	r2, #0
 801dc2c:	f843 2b04 	str.w	r2, [r3], #4
 801dc30:	429f      	cmp	r7, r3
 801dc32:	d2fb      	bcs.n	801dc2c <__hexnan+0xcc>
 801dc34:	683b      	ldr	r3, [r7, #0]
 801dc36:	b91b      	cbnz	r3, 801dc40 <__hexnan+0xe0>
 801dc38:	4547      	cmp	r7, r8
 801dc3a:	d127      	bne.n	801dc8c <__hexnan+0x12c>
 801dc3c:	2301      	movs	r3, #1
 801dc3e:	603b      	str	r3, [r7, #0]
 801dc40:	2005      	movs	r0, #5
 801dc42:	e026      	b.n	801dc92 <__hexnan+0x132>
 801dc44:	3501      	adds	r5, #1
 801dc46:	2d08      	cmp	r5, #8
 801dc48:	f10b 0b01 	add.w	fp, fp, #1
 801dc4c:	dd06      	ble.n	801dc5c <__hexnan+0xfc>
 801dc4e:	4544      	cmp	r4, r8
 801dc50:	d9c3      	bls.n	801dbda <__hexnan+0x7a>
 801dc52:	2300      	movs	r3, #0
 801dc54:	f844 3c04 	str.w	r3, [r4, #-4]
 801dc58:	2501      	movs	r5, #1
 801dc5a:	3c04      	subs	r4, #4
 801dc5c:	6822      	ldr	r2, [r4, #0]
 801dc5e:	f000 000f 	and.w	r0, r0, #15
 801dc62:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801dc66:	6022      	str	r2, [r4, #0]
 801dc68:	e7b7      	b.n	801dbda <__hexnan+0x7a>
 801dc6a:	2508      	movs	r5, #8
 801dc6c:	e7b5      	b.n	801dbda <__hexnan+0x7a>
 801dc6e:	9b01      	ldr	r3, [sp, #4]
 801dc70:	2b00      	cmp	r3, #0
 801dc72:	d0df      	beq.n	801dc34 <__hexnan+0xd4>
 801dc74:	f04f 32ff 	mov.w	r2, #4294967295
 801dc78:	f1c3 0320 	rsb	r3, r3, #32
 801dc7c:	fa22 f303 	lsr.w	r3, r2, r3
 801dc80:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801dc84:	401a      	ands	r2, r3
 801dc86:	f846 2c04 	str.w	r2, [r6, #-4]
 801dc8a:	e7d3      	b.n	801dc34 <__hexnan+0xd4>
 801dc8c:	3f04      	subs	r7, #4
 801dc8e:	e7d1      	b.n	801dc34 <__hexnan+0xd4>
 801dc90:	2004      	movs	r0, #4
 801dc92:	b007      	add	sp, #28
 801dc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801dc98 <_localeconv_r>:
 801dc98:	4800      	ldr	r0, [pc, #0]	; (801dc9c <_localeconv_r+0x4>)
 801dc9a:	4770      	bx	lr
 801dc9c:	200001cc 	.word	0x200001cc

0801dca0 <__retarget_lock_init_recursive>:
 801dca0:	4770      	bx	lr

0801dca2 <__retarget_lock_acquire_recursive>:
 801dca2:	4770      	bx	lr

0801dca4 <__retarget_lock_release_recursive>:
 801dca4:	4770      	bx	lr

0801dca6 <__ascii_mbtowc>:
 801dca6:	b082      	sub	sp, #8
 801dca8:	b901      	cbnz	r1, 801dcac <__ascii_mbtowc+0x6>
 801dcaa:	a901      	add	r1, sp, #4
 801dcac:	b142      	cbz	r2, 801dcc0 <__ascii_mbtowc+0x1a>
 801dcae:	b14b      	cbz	r3, 801dcc4 <__ascii_mbtowc+0x1e>
 801dcb0:	7813      	ldrb	r3, [r2, #0]
 801dcb2:	600b      	str	r3, [r1, #0]
 801dcb4:	7812      	ldrb	r2, [r2, #0]
 801dcb6:	1e10      	subs	r0, r2, #0
 801dcb8:	bf18      	it	ne
 801dcba:	2001      	movne	r0, #1
 801dcbc:	b002      	add	sp, #8
 801dcbe:	4770      	bx	lr
 801dcc0:	4610      	mov	r0, r2
 801dcc2:	e7fb      	b.n	801dcbc <__ascii_mbtowc+0x16>
 801dcc4:	f06f 0001 	mvn.w	r0, #1
 801dcc8:	e7f8      	b.n	801dcbc <__ascii_mbtowc+0x16>
	...

0801dccc <__malloc_lock>:
 801dccc:	4801      	ldr	r0, [pc, #4]	; (801dcd4 <__malloc_lock+0x8>)
 801dcce:	f7ff bfe8 	b.w	801dca2 <__retarget_lock_acquire_recursive>
 801dcd2:	bf00      	nop
 801dcd4:	20007890 	.word	0x20007890

0801dcd8 <__malloc_unlock>:
 801dcd8:	4801      	ldr	r0, [pc, #4]	; (801dce0 <__malloc_unlock+0x8>)
 801dcda:	f7ff bfe3 	b.w	801dca4 <__retarget_lock_release_recursive>
 801dcde:	bf00      	nop
 801dce0:	20007890 	.word	0x20007890

0801dce4 <_Balloc>:
 801dce4:	b570      	push	{r4, r5, r6, lr}
 801dce6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801dce8:	4604      	mov	r4, r0
 801dcea:	460d      	mov	r5, r1
 801dcec:	b976      	cbnz	r6, 801dd0c <_Balloc+0x28>
 801dcee:	2010      	movs	r0, #16
 801dcf0:	f7fc ffb6 	bl	801ac60 <malloc>
 801dcf4:	4602      	mov	r2, r0
 801dcf6:	6260      	str	r0, [r4, #36]	; 0x24
 801dcf8:	b920      	cbnz	r0, 801dd04 <_Balloc+0x20>
 801dcfa:	4b18      	ldr	r3, [pc, #96]	; (801dd5c <_Balloc+0x78>)
 801dcfc:	4818      	ldr	r0, [pc, #96]	; (801dd60 <_Balloc+0x7c>)
 801dcfe:	2166      	movs	r1, #102	; 0x66
 801dd00:	f7fe fcb6 	bl	801c670 <__assert_func>
 801dd04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801dd08:	6006      	str	r6, [r0, #0]
 801dd0a:	60c6      	str	r6, [r0, #12]
 801dd0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801dd0e:	68f3      	ldr	r3, [r6, #12]
 801dd10:	b183      	cbz	r3, 801dd34 <_Balloc+0x50>
 801dd12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801dd14:	68db      	ldr	r3, [r3, #12]
 801dd16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801dd1a:	b9b8      	cbnz	r0, 801dd4c <_Balloc+0x68>
 801dd1c:	2101      	movs	r1, #1
 801dd1e:	fa01 f605 	lsl.w	r6, r1, r5
 801dd22:	1d72      	adds	r2, r6, #5
 801dd24:	0092      	lsls	r2, r2, #2
 801dd26:	4620      	mov	r0, r4
 801dd28:	f000 fc97 	bl	801e65a <_calloc_r>
 801dd2c:	b160      	cbz	r0, 801dd48 <_Balloc+0x64>
 801dd2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801dd32:	e00e      	b.n	801dd52 <_Balloc+0x6e>
 801dd34:	2221      	movs	r2, #33	; 0x21
 801dd36:	2104      	movs	r1, #4
 801dd38:	4620      	mov	r0, r4
 801dd3a:	f000 fc8e 	bl	801e65a <_calloc_r>
 801dd3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801dd40:	60f0      	str	r0, [r6, #12]
 801dd42:	68db      	ldr	r3, [r3, #12]
 801dd44:	2b00      	cmp	r3, #0
 801dd46:	d1e4      	bne.n	801dd12 <_Balloc+0x2e>
 801dd48:	2000      	movs	r0, #0
 801dd4a:	bd70      	pop	{r4, r5, r6, pc}
 801dd4c:	6802      	ldr	r2, [r0, #0]
 801dd4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801dd52:	2300      	movs	r3, #0
 801dd54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801dd58:	e7f7      	b.n	801dd4a <_Balloc+0x66>
 801dd5a:	bf00      	nop
 801dd5c:	08024398 	.word	0x08024398
 801dd60:	080245fc 	.word	0x080245fc

0801dd64 <_Bfree>:
 801dd64:	b570      	push	{r4, r5, r6, lr}
 801dd66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801dd68:	4605      	mov	r5, r0
 801dd6a:	460c      	mov	r4, r1
 801dd6c:	b976      	cbnz	r6, 801dd8c <_Bfree+0x28>
 801dd6e:	2010      	movs	r0, #16
 801dd70:	f7fc ff76 	bl	801ac60 <malloc>
 801dd74:	4602      	mov	r2, r0
 801dd76:	6268      	str	r0, [r5, #36]	; 0x24
 801dd78:	b920      	cbnz	r0, 801dd84 <_Bfree+0x20>
 801dd7a:	4b09      	ldr	r3, [pc, #36]	; (801dda0 <_Bfree+0x3c>)
 801dd7c:	4809      	ldr	r0, [pc, #36]	; (801dda4 <_Bfree+0x40>)
 801dd7e:	218a      	movs	r1, #138	; 0x8a
 801dd80:	f7fe fc76 	bl	801c670 <__assert_func>
 801dd84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801dd88:	6006      	str	r6, [r0, #0]
 801dd8a:	60c6      	str	r6, [r0, #12]
 801dd8c:	b13c      	cbz	r4, 801dd9e <_Bfree+0x3a>
 801dd8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801dd90:	6862      	ldr	r2, [r4, #4]
 801dd92:	68db      	ldr	r3, [r3, #12]
 801dd94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801dd98:	6021      	str	r1, [r4, #0]
 801dd9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801dd9e:	bd70      	pop	{r4, r5, r6, pc}
 801dda0:	08024398 	.word	0x08024398
 801dda4:	080245fc 	.word	0x080245fc

0801dda8 <__multadd>:
 801dda8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ddac:	690e      	ldr	r6, [r1, #16]
 801ddae:	4607      	mov	r7, r0
 801ddb0:	4698      	mov	r8, r3
 801ddb2:	460c      	mov	r4, r1
 801ddb4:	f101 0014 	add.w	r0, r1, #20
 801ddb8:	2300      	movs	r3, #0
 801ddba:	6805      	ldr	r5, [r0, #0]
 801ddbc:	b2a9      	uxth	r1, r5
 801ddbe:	fb02 8101 	mla	r1, r2, r1, r8
 801ddc2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801ddc6:	0c2d      	lsrs	r5, r5, #16
 801ddc8:	fb02 c505 	mla	r5, r2, r5, ip
 801ddcc:	b289      	uxth	r1, r1
 801ddce:	3301      	adds	r3, #1
 801ddd0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801ddd4:	429e      	cmp	r6, r3
 801ddd6:	f840 1b04 	str.w	r1, [r0], #4
 801ddda:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801ddde:	dcec      	bgt.n	801ddba <__multadd+0x12>
 801dde0:	f1b8 0f00 	cmp.w	r8, #0
 801dde4:	d022      	beq.n	801de2c <__multadd+0x84>
 801dde6:	68a3      	ldr	r3, [r4, #8]
 801dde8:	42b3      	cmp	r3, r6
 801ddea:	dc19      	bgt.n	801de20 <__multadd+0x78>
 801ddec:	6861      	ldr	r1, [r4, #4]
 801ddee:	4638      	mov	r0, r7
 801ddf0:	3101      	adds	r1, #1
 801ddf2:	f7ff ff77 	bl	801dce4 <_Balloc>
 801ddf6:	4605      	mov	r5, r0
 801ddf8:	b928      	cbnz	r0, 801de06 <__multadd+0x5e>
 801ddfa:	4602      	mov	r2, r0
 801ddfc:	4b0d      	ldr	r3, [pc, #52]	; (801de34 <__multadd+0x8c>)
 801ddfe:	480e      	ldr	r0, [pc, #56]	; (801de38 <__multadd+0x90>)
 801de00:	21b5      	movs	r1, #181	; 0xb5
 801de02:	f7fe fc35 	bl	801c670 <__assert_func>
 801de06:	6922      	ldr	r2, [r4, #16]
 801de08:	3202      	adds	r2, #2
 801de0a:	f104 010c 	add.w	r1, r4, #12
 801de0e:	0092      	lsls	r2, r2, #2
 801de10:	300c      	adds	r0, #12
 801de12:	f7fc ff43 	bl	801ac9c <memcpy>
 801de16:	4621      	mov	r1, r4
 801de18:	4638      	mov	r0, r7
 801de1a:	f7ff ffa3 	bl	801dd64 <_Bfree>
 801de1e:	462c      	mov	r4, r5
 801de20:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801de24:	3601      	adds	r6, #1
 801de26:	f8c3 8014 	str.w	r8, [r3, #20]
 801de2a:	6126      	str	r6, [r4, #16]
 801de2c:	4620      	mov	r0, r4
 801de2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de32:	bf00      	nop
 801de34:	08024508 	.word	0x08024508
 801de38:	080245fc 	.word	0x080245fc

0801de3c <__s2b>:
 801de3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801de40:	460c      	mov	r4, r1
 801de42:	4615      	mov	r5, r2
 801de44:	461f      	mov	r7, r3
 801de46:	2209      	movs	r2, #9
 801de48:	3308      	adds	r3, #8
 801de4a:	4606      	mov	r6, r0
 801de4c:	fb93 f3f2 	sdiv	r3, r3, r2
 801de50:	2100      	movs	r1, #0
 801de52:	2201      	movs	r2, #1
 801de54:	429a      	cmp	r2, r3
 801de56:	db09      	blt.n	801de6c <__s2b+0x30>
 801de58:	4630      	mov	r0, r6
 801de5a:	f7ff ff43 	bl	801dce4 <_Balloc>
 801de5e:	b940      	cbnz	r0, 801de72 <__s2b+0x36>
 801de60:	4602      	mov	r2, r0
 801de62:	4b19      	ldr	r3, [pc, #100]	; (801dec8 <__s2b+0x8c>)
 801de64:	4819      	ldr	r0, [pc, #100]	; (801decc <__s2b+0x90>)
 801de66:	21ce      	movs	r1, #206	; 0xce
 801de68:	f7fe fc02 	bl	801c670 <__assert_func>
 801de6c:	0052      	lsls	r2, r2, #1
 801de6e:	3101      	adds	r1, #1
 801de70:	e7f0      	b.n	801de54 <__s2b+0x18>
 801de72:	9b08      	ldr	r3, [sp, #32]
 801de74:	6143      	str	r3, [r0, #20]
 801de76:	2d09      	cmp	r5, #9
 801de78:	f04f 0301 	mov.w	r3, #1
 801de7c:	6103      	str	r3, [r0, #16]
 801de7e:	dd16      	ble.n	801deae <__s2b+0x72>
 801de80:	f104 0909 	add.w	r9, r4, #9
 801de84:	46c8      	mov	r8, r9
 801de86:	442c      	add	r4, r5
 801de88:	f818 3b01 	ldrb.w	r3, [r8], #1
 801de8c:	4601      	mov	r1, r0
 801de8e:	3b30      	subs	r3, #48	; 0x30
 801de90:	220a      	movs	r2, #10
 801de92:	4630      	mov	r0, r6
 801de94:	f7ff ff88 	bl	801dda8 <__multadd>
 801de98:	45a0      	cmp	r8, r4
 801de9a:	d1f5      	bne.n	801de88 <__s2b+0x4c>
 801de9c:	f1a5 0408 	sub.w	r4, r5, #8
 801dea0:	444c      	add	r4, r9
 801dea2:	1b2d      	subs	r5, r5, r4
 801dea4:	1963      	adds	r3, r4, r5
 801dea6:	42bb      	cmp	r3, r7
 801dea8:	db04      	blt.n	801deb4 <__s2b+0x78>
 801deaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801deae:	340a      	adds	r4, #10
 801deb0:	2509      	movs	r5, #9
 801deb2:	e7f6      	b.n	801dea2 <__s2b+0x66>
 801deb4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801deb8:	4601      	mov	r1, r0
 801deba:	3b30      	subs	r3, #48	; 0x30
 801debc:	220a      	movs	r2, #10
 801debe:	4630      	mov	r0, r6
 801dec0:	f7ff ff72 	bl	801dda8 <__multadd>
 801dec4:	e7ee      	b.n	801dea4 <__s2b+0x68>
 801dec6:	bf00      	nop
 801dec8:	08024508 	.word	0x08024508
 801decc:	080245fc 	.word	0x080245fc

0801ded0 <__hi0bits>:
 801ded0:	0c03      	lsrs	r3, r0, #16
 801ded2:	041b      	lsls	r3, r3, #16
 801ded4:	b9d3      	cbnz	r3, 801df0c <__hi0bits+0x3c>
 801ded6:	0400      	lsls	r0, r0, #16
 801ded8:	2310      	movs	r3, #16
 801deda:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801dede:	bf04      	itt	eq
 801dee0:	0200      	lsleq	r0, r0, #8
 801dee2:	3308      	addeq	r3, #8
 801dee4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801dee8:	bf04      	itt	eq
 801deea:	0100      	lsleq	r0, r0, #4
 801deec:	3304      	addeq	r3, #4
 801deee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801def2:	bf04      	itt	eq
 801def4:	0080      	lsleq	r0, r0, #2
 801def6:	3302      	addeq	r3, #2
 801def8:	2800      	cmp	r0, #0
 801defa:	db05      	blt.n	801df08 <__hi0bits+0x38>
 801defc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801df00:	f103 0301 	add.w	r3, r3, #1
 801df04:	bf08      	it	eq
 801df06:	2320      	moveq	r3, #32
 801df08:	4618      	mov	r0, r3
 801df0a:	4770      	bx	lr
 801df0c:	2300      	movs	r3, #0
 801df0e:	e7e4      	b.n	801deda <__hi0bits+0xa>

0801df10 <__lo0bits>:
 801df10:	6803      	ldr	r3, [r0, #0]
 801df12:	f013 0207 	ands.w	r2, r3, #7
 801df16:	4601      	mov	r1, r0
 801df18:	d00b      	beq.n	801df32 <__lo0bits+0x22>
 801df1a:	07da      	lsls	r2, r3, #31
 801df1c:	d424      	bmi.n	801df68 <__lo0bits+0x58>
 801df1e:	0798      	lsls	r0, r3, #30
 801df20:	bf49      	itett	mi
 801df22:	085b      	lsrmi	r3, r3, #1
 801df24:	089b      	lsrpl	r3, r3, #2
 801df26:	2001      	movmi	r0, #1
 801df28:	600b      	strmi	r3, [r1, #0]
 801df2a:	bf5c      	itt	pl
 801df2c:	600b      	strpl	r3, [r1, #0]
 801df2e:	2002      	movpl	r0, #2
 801df30:	4770      	bx	lr
 801df32:	b298      	uxth	r0, r3
 801df34:	b9b0      	cbnz	r0, 801df64 <__lo0bits+0x54>
 801df36:	0c1b      	lsrs	r3, r3, #16
 801df38:	2010      	movs	r0, #16
 801df3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801df3e:	bf04      	itt	eq
 801df40:	0a1b      	lsreq	r3, r3, #8
 801df42:	3008      	addeq	r0, #8
 801df44:	071a      	lsls	r2, r3, #28
 801df46:	bf04      	itt	eq
 801df48:	091b      	lsreq	r3, r3, #4
 801df4a:	3004      	addeq	r0, #4
 801df4c:	079a      	lsls	r2, r3, #30
 801df4e:	bf04      	itt	eq
 801df50:	089b      	lsreq	r3, r3, #2
 801df52:	3002      	addeq	r0, #2
 801df54:	07da      	lsls	r2, r3, #31
 801df56:	d403      	bmi.n	801df60 <__lo0bits+0x50>
 801df58:	085b      	lsrs	r3, r3, #1
 801df5a:	f100 0001 	add.w	r0, r0, #1
 801df5e:	d005      	beq.n	801df6c <__lo0bits+0x5c>
 801df60:	600b      	str	r3, [r1, #0]
 801df62:	4770      	bx	lr
 801df64:	4610      	mov	r0, r2
 801df66:	e7e8      	b.n	801df3a <__lo0bits+0x2a>
 801df68:	2000      	movs	r0, #0
 801df6a:	4770      	bx	lr
 801df6c:	2020      	movs	r0, #32
 801df6e:	4770      	bx	lr

0801df70 <__i2b>:
 801df70:	b510      	push	{r4, lr}
 801df72:	460c      	mov	r4, r1
 801df74:	2101      	movs	r1, #1
 801df76:	f7ff feb5 	bl	801dce4 <_Balloc>
 801df7a:	4602      	mov	r2, r0
 801df7c:	b928      	cbnz	r0, 801df8a <__i2b+0x1a>
 801df7e:	4b05      	ldr	r3, [pc, #20]	; (801df94 <__i2b+0x24>)
 801df80:	4805      	ldr	r0, [pc, #20]	; (801df98 <__i2b+0x28>)
 801df82:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801df86:	f7fe fb73 	bl	801c670 <__assert_func>
 801df8a:	2301      	movs	r3, #1
 801df8c:	6144      	str	r4, [r0, #20]
 801df8e:	6103      	str	r3, [r0, #16]
 801df90:	bd10      	pop	{r4, pc}
 801df92:	bf00      	nop
 801df94:	08024508 	.word	0x08024508
 801df98:	080245fc 	.word	0x080245fc

0801df9c <__multiply>:
 801df9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dfa0:	4614      	mov	r4, r2
 801dfa2:	690a      	ldr	r2, [r1, #16]
 801dfa4:	6923      	ldr	r3, [r4, #16]
 801dfa6:	429a      	cmp	r2, r3
 801dfa8:	bfb8      	it	lt
 801dfaa:	460b      	movlt	r3, r1
 801dfac:	460d      	mov	r5, r1
 801dfae:	bfbc      	itt	lt
 801dfb0:	4625      	movlt	r5, r4
 801dfb2:	461c      	movlt	r4, r3
 801dfb4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801dfb8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801dfbc:	68ab      	ldr	r3, [r5, #8]
 801dfbe:	6869      	ldr	r1, [r5, #4]
 801dfc0:	eb0a 0709 	add.w	r7, sl, r9
 801dfc4:	42bb      	cmp	r3, r7
 801dfc6:	b085      	sub	sp, #20
 801dfc8:	bfb8      	it	lt
 801dfca:	3101      	addlt	r1, #1
 801dfcc:	f7ff fe8a 	bl	801dce4 <_Balloc>
 801dfd0:	b930      	cbnz	r0, 801dfe0 <__multiply+0x44>
 801dfd2:	4602      	mov	r2, r0
 801dfd4:	4b42      	ldr	r3, [pc, #264]	; (801e0e0 <__multiply+0x144>)
 801dfd6:	4843      	ldr	r0, [pc, #268]	; (801e0e4 <__multiply+0x148>)
 801dfd8:	f240 115d 	movw	r1, #349	; 0x15d
 801dfdc:	f7fe fb48 	bl	801c670 <__assert_func>
 801dfe0:	f100 0614 	add.w	r6, r0, #20
 801dfe4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801dfe8:	4633      	mov	r3, r6
 801dfea:	2200      	movs	r2, #0
 801dfec:	4543      	cmp	r3, r8
 801dfee:	d31e      	bcc.n	801e02e <__multiply+0x92>
 801dff0:	f105 0c14 	add.w	ip, r5, #20
 801dff4:	f104 0314 	add.w	r3, r4, #20
 801dff8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801dffc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801e000:	9202      	str	r2, [sp, #8]
 801e002:	ebac 0205 	sub.w	r2, ip, r5
 801e006:	3a15      	subs	r2, #21
 801e008:	f022 0203 	bic.w	r2, r2, #3
 801e00c:	3204      	adds	r2, #4
 801e00e:	f105 0115 	add.w	r1, r5, #21
 801e012:	458c      	cmp	ip, r1
 801e014:	bf38      	it	cc
 801e016:	2204      	movcc	r2, #4
 801e018:	9201      	str	r2, [sp, #4]
 801e01a:	9a02      	ldr	r2, [sp, #8]
 801e01c:	9303      	str	r3, [sp, #12]
 801e01e:	429a      	cmp	r2, r3
 801e020:	d808      	bhi.n	801e034 <__multiply+0x98>
 801e022:	2f00      	cmp	r7, #0
 801e024:	dc55      	bgt.n	801e0d2 <__multiply+0x136>
 801e026:	6107      	str	r7, [r0, #16]
 801e028:	b005      	add	sp, #20
 801e02a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e02e:	f843 2b04 	str.w	r2, [r3], #4
 801e032:	e7db      	b.n	801dfec <__multiply+0x50>
 801e034:	f8b3 a000 	ldrh.w	sl, [r3]
 801e038:	f1ba 0f00 	cmp.w	sl, #0
 801e03c:	d020      	beq.n	801e080 <__multiply+0xe4>
 801e03e:	f105 0e14 	add.w	lr, r5, #20
 801e042:	46b1      	mov	r9, r6
 801e044:	2200      	movs	r2, #0
 801e046:	f85e 4b04 	ldr.w	r4, [lr], #4
 801e04a:	f8d9 b000 	ldr.w	fp, [r9]
 801e04e:	b2a1      	uxth	r1, r4
 801e050:	fa1f fb8b 	uxth.w	fp, fp
 801e054:	fb0a b101 	mla	r1, sl, r1, fp
 801e058:	4411      	add	r1, r2
 801e05a:	f8d9 2000 	ldr.w	r2, [r9]
 801e05e:	0c24      	lsrs	r4, r4, #16
 801e060:	0c12      	lsrs	r2, r2, #16
 801e062:	fb0a 2404 	mla	r4, sl, r4, r2
 801e066:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801e06a:	b289      	uxth	r1, r1
 801e06c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801e070:	45f4      	cmp	ip, lr
 801e072:	f849 1b04 	str.w	r1, [r9], #4
 801e076:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801e07a:	d8e4      	bhi.n	801e046 <__multiply+0xaa>
 801e07c:	9901      	ldr	r1, [sp, #4]
 801e07e:	5072      	str	r2, [r6, r1]
 801e080:	9a03      	ldr	r2, [sp, #12]
 801e082:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801e086:	3304      	adds	r3, #4
 801e088:	f1b9 0f00 	cmp.w	r9, #0
 801e08c:	d01f      	beq.n	801e0ce <__multiply+0x132>
 801e08e:	6834      	ldr	r4, [r6, #0]
 801e090:	f105 0114 	add.w	r1, r5, #20
 801e094:	46b6      	mov	lr, r6
 801e096:	f04f 0a00 	mov.w	sl, #0
 801e09a:	880a      	ldrh	r2, [r1, #0]
 801e09c:	f8be b002 	ldrh.w	fp, [lr, #2]
 801e0a0:	fb09 b202 	mla	r2, r9, r2, fp
 801e0a4:	4492      	add	sl, r2
 801e0a6:	b2a4      	uxth	r4, r4
 801e0a8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801e0ac:	f84e 4b04 	str.w	r4, [lr], #4
 801e0b0:	f851 4b04 	ldr.w	r4, [r1], #4
 801e0b4:	f8be 2000 	ldrh.w	r2, [lr]
 801e0b8:	0c24      	lsrs	r4, r4, #16
 801e0ba:	fb09 2404 	mla	r4, r9, r4, r2
 801e0be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801e0c2:	458c      	cmp	ip, r1
 801e0c4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801e0c8:	d8e7      	bhi.n	801e09a <__multiply+0xfe>
 801e0ca:	9a01      	ldr	r2, [sp, #4]
 801e0cc:	50b4      	str	r4, [r6, r2]
 801e0ce:	3604      	adds	r6, #4
 801e0d0:	e7a3      	b.n	801e01a <__multiply+0x7e>
 801e0d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801e0d6:	2b00      	cmp	r3, #0
 801e0d8:	d1a5      	bne.n	801e026 <__multiply+0x8a>
 801e0da:	3f01      	subs	r7, #1
 801e0dc:	e7a1      	b.n	801e022 <__multiply+0x86>
 801e0de:	bf00      	nop
 801e0e0:	08024508 	.word	0x08024508
 801e0e4:	080245fc 	.word	0x080245fc

0801e0e8 <__pow5mult>:
 801e0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e0ec:	4615      	mov	r5, r2
 801e0ee:	f012 0203 	ands.w	r2, r2, #3
 801e0f2:	4606      	mov	r6, r0
 801e0f4:	460f      	mov	r7, r1
 801e0f6:	d007      	beq.n	801e108 <__pow5mult+0x20>
 801e0f8:	4c25      	ldr	r4, [pc, #148]	; (801e190 <__pow5mult+0xa8>)
 801e0fa:	3a01      	subs	r2, #1
 801e0fc:	2300      	movs	r3, #0
 801e0fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801e102:	f7ff fe51 	bl	801dda8 <__multadd>
 801e106:	4607      	mov	r7, r0
 801e108:	10ad      	asrs	r5, r5, #2
 801e10a:	d03d      	beq.n	801e188 <__pow5mult+0xa0>
 801e10c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801e10e:	b97c      	cbnz	r4, 801e130 <__pow5mult+0x48>
 801e110:	2010      	movs	r0, #16
 801e112:	f7fc fda5 	bl	801ac60 <malloc>
 801e116:	4602      	mov	r2, r0
 801e118:	6270      	str	r0, [r6, #36]	; 0x24
 801e11a:	b928      	cbnz	r0, 801e128 <__pow5mult+0x40>
 801e11c:	4b1d      	ldr	r3, [pc, #116]	; (801e194 <__pow5mult+0xac>)
 801e11e:	481e      	ldr	r0, [pc, #120]	; (801e198 <__pow5mult+0xb0>)
 801e120:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801e124:	f7fe faa4 	bl	801c670 <__assert_func>
 801e128:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801e12c:	6004      	str	r4, [r0, #0]
 801e12e:	60c4      	str	r4, [r0, #12]
 801e130:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801e134:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801e138:	b94c      	cbnz	r4, 801e14e <__pow5mult+0x66>
 801e13a:	f240 2171 	movw	r1, #625	; 0x271
 801e13e:	4630      	mov	r0, r6
 801e140:	f7ff ff16 	bl	801df70 <__i2b>
 801e144:	2300      	movs	r3, #0
 801e146:	f8c8 0008 	str.w	r0, [r8, #8]
 801e14a:	4604      	mov	r4, r0
 801e14c:	6003      	str	r3, [r0, #0]
 801e14e:	f04f 0900 	mov.w	r9, #0
 801e152:	07eb      	lsls	r3, r5, #31
 801e154:	d50a      	bpl.n	801e16c <__pow5mult+0x84>
 801e156:	4639      	mov	r1, r7
 801e158:	4622      	mov	r2, r4
 801e15a:	4630      	mov	r0, r6
 801e15c:	f7ff ff1e 	bl	801df9c <__multiply>
 801e160:	4639      	mov	r1, r7
 801e162:	4680      	mov	r8, r0
 801e164:	4630      	mov	r0, r6
 801e166:	f7ff fdfd 	bl	801dd64 <_Bfree>
 801e16a:	4647      	mov	r7, r8
 801e16c:	106d      	asrs	r5, r5, #1
 801e16e:	d00b      	beq.n	801e188 <__pow5mult+0xa0>
 801e170:	6820      	ldr	r0, [r4, #0]
 801e172:	b938      	cbnz	r0, 801e184 <__pow5mult+0x9c>
 801e174:	4622      	mov	r2, r4
 801e176:	4621      	mov	r1, r4
 801e178:	4630      	mov	r0, r6
 801e17a:	f7ff ff0f 	bl	801df9c <__multiply>
 801e17e:	6020      	str	r0, [r4, #0]
 801e180:	f8c0 9000 	str.w	r9, [r0]
 801e184:	4604      	mov	r4, r0
 801e186:	e7e4      	b.n	801e152 <__pow5mult+0x6a>
 801e188:	4638      	mov	r0, r7
 801e18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e18e:	bf00      	nop
 801e190:	08024750 	.word	0x08024750
 801e194:	08024398 	.word	0x08024398
 801e198:	080245fc 	.word	0x080245fc

0801e19c <__lshift>:
 801e19c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e1a0:	460c      	mov	r4, r1
 801e1a2:	6849      	ldr	r1, [r1, #4]
 801e1a4:	6923      	ldr	r3, [r4, #16]
 801e1a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801e1aa:	68a3      	ldr	r3, [r4, #8]
 801e1ac:	4607      	mov	r7, r0
 801e1ae:	4691      	mov	r9, r2
 801e1b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801e1b4:	f108 0601 	add.w	r6, r8, #1
 801e1b8:	42b3      	cmp	r3, r6
 801e1ba:	db0b      	blt.n	801e1d4 <__lshift+0x38>
 801e1bc:	4638      	mov	r0, r7
 801e1be:	f7ff fd91 	bl	801dce4 <_Balloc>
 801e1c2:	4605      	mov	r5, r0
 801e1c4:	b948      	cbnz	r0, 801e1da <__lshift+0x3e>
 801e1c6:	4602      	mov	r2, r0
 801e1c8:	4b28      	ldr	r3, [pc, #160]	; (801e26c <__lshift+0xd0>)
 801e1ca:	4829      	ldr	r0, [pc, #164]	; (801e270 <__lshift+0xd4>)
 801e1cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 801e1d0:	f7fe fa4e 	bl	801c670 <__assert_func>
 801e1d4:	3101      	adds	r1, #1
 801e1d6:	005b      	lsls	r3, r3, #1
 801e1d8:	e7ee      	b.n	801e1b8 <__lshift+0x1c>
 801e1da:	2300      	movs	r3, #0
 801e1dc:	f100 0114 	add.w	r1, r0, #20
 801e1e0:	f100 0210 	add.w	r2, r0, #16
 801e1e4:	4618      	mov	r0, r3
 801e1e6:	4553      	cmp	r3, sl
 801e1e8:	db33      	blt.n	801e252 <__lshift+0xb6>
 801e1ea:	6920      	ldr	r0, [r4, #16]
 801e1ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801e1f0:	f104 0314 	add.w	r3, r4, #20
 801e1f4:	f019 091f 	ands.w	r9, r9, #31
 801e1f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801e1fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801e200:	d02b      	beq.n	801e25a <__lshift+0xbe>
 801e202:	f1c9 0e20 	rsb	lr, r9, #32
 801e206:	468a      	mov	sl, r1
 801e208:	2200      	movs	r2, #0
 801e20a:	6818      	ldr	r0, [r3, #0]
 801e20c:	fa00 f009 	lsl.w	r0, r0, r9
 801e210:	4302      	orrs	r2, r0
 801e212:	f84a 2b04 	str.w	r2, [sl], #4
 801e216:	f853 2b04 	ldr.w	r2, [r3], #4
 801e21a:	459c      	cmp	ip, r3
 801e21c:	fa22 f20e 	lsr.w	r2, r2, lr
 801e220:	d8f3      	bhi.n	801e20a <__lshift+0x6e>
 801e222:	ebac 0304 	sub.w	r3, ip, r4
 801e226:	3b15      	subs	r3, #21
 801e228:	f023 0303 	bic.w	r3, r3, #3
 801e22c:	3304      	adds	r3, #4
 801e22e:	f104 0015 	add.w	r0, r4, #21
 801e232:	4584      	cmp	ip, r0
 801e234:	bf38      	it	cc
 801e236:	2304      	movcc	r3, #4
 801e238:	50ca      	str	r2, [r1, r3]
 801e23a:	b10a      	cbz	r2, 801e240 <__lshift+0xa4>
 801e23c:	f108 0602 	add.w	r6, r8, #2
 801e240:	3e01      	subs	r6, #1
 801e242:	4638      	mov	r0, r7
 801e244:	612e      	str	r6, [r5, #16]
 801e246:	4621      	mov	r1, r4
 801e248:	f7ff fd8c 	bl	801dd64 <_Bfree>
 801e24c:	4628      	mov	r0, r5
 801e24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e252:	f842 0f04 	str.w	r0, [r2, #4]!
 801e256:	3301      	adds	r3, #1
 801e258:	e7c5      	b.n	801e1e6 <__lshift+0x4a>
 801e25a:	3904      	subs	r1, #4
 801e25c:	f853 2b04 	ldr.w	r2, [r3], #4
 801e260:	f841 2f04 	str.w	r2, [r1, #4]!
 801e264:	459c      	cmp	ip, r3
 801e266:	d8f9      	bhi.n	801e25c <__lshift+0xc0>
 801e268:	e7ea      	b.n	801e240 <__lshift+0xa4>
 801e26a:	bf00      	nop
 801e26c:	08024508 	.word	0x08024508
 801e270:	080245fc 	.word	0x080245fc

0801e274 <__mcmp>:
 801e274:	b530      	push	{r4, r5, lr}
 801e276:	6902      	ldr	r2, [r0, #16]
 801e278:	690c      	ldr	r4, [r1, #16]
 801e27a:	1b12      	subs	r2, r2, r4
 801e27c:	d10e      	bne.n	801e29c <__mcmp+0x28>
 801e27e:	f100 0314 	add.w	r3, r0, #20
 801e282:	3114      	adds	r1, #20
 801e284:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801e288:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801e28c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801e290:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801e294:	42a5      	cmp	r5, r4
 801e296:	d003      	beq.n	801e2a0 <__mcmp+0x2c>
 801e298:	d305      	bcc.n	801e2a6 <__mcmp+0x32>
 801e29a:	2201      	movs	r2, #1
 801e29c:	4610      	mov	r0, r2
 801e29e:	bd30      	pop	{r4, r5, pc}
 801e2a0:	4283      	cmp	r3, r0
 801e2a2:	d3f3      	bcc.n	801e28c <__mcmp+0x18>
 801e2a4:	e7fa      	b.n	801e29c <__mcmp+0x28>
 801e2a6:	f04f 32ff 	mov.w	r2, #4294967295
 801e2aa:	e7f7      	b.n	801e29c <__mcmp+0x28>

0801e2ac <__mdiff>:
 801e2ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e2b0:	460c      	mov	r4, r1
 801e2b2:	4606      	mov	r6, r0
 801e2b4:	4611      	mov	r1, r2
 801e2b6:	4620      	mov	r0, r4
 801e2b8:	4617      	mov	r7, r2
 801e2ba:	f7ff ffdb 	bl	801e274 <__mcmp>
 801e2be:	1e05      	subs	r5, r0, #0
 801e2c0:	d110      	bne.n	801e2e4 <__mdiff+0x38>
 801e2c2:	4629      	mov	r1, r5
 801e2c4:	4630      	mov	r0, r6
 801e2c6:	f7ff fd0d 	bl	801dce4 <_Balloc>
 801e2ca:	b930      	cbnz	r0, 801e2da <__mdiff+0x2e>
 801e2cc:	4b39      	ldr	r3, [pc, #228]	; (801e3b4 <__mdiff+0x108>)
 801e2ce:	4602      	mov	r2, r0
 801e2d0:	f240 2132 	movw	r1, #562	; 0x232
 801e2d4:	4838      	ldr	r0, [pc, #224]	; (801e3b8 <__mdiff+0x10c>)
 801e2d6:	f7fe f9cb 	bl	801c670 <__assert_func>
 801e2da:	2301      	movs	r3, #1
 801e2dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801e2e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2e4:	bfa4      	itt	ge
 801e2e6:	463b      	movge	r3, r7
 801e2e8:	4627      	movge	r7, r4
 801e2ea:	4630      	mov	r0, r6
 801e2ec:	6879      	ldr	r1, [r7, #4]
 801e2ee:	bfa6      	itte	ge
 801e2f0:	461c      	movge	r4, r3
 801e2f2:	2500      	movge	r5, #0
 801e2f4:	2501      	movlt	r5, #1
 801e2f6:	f7ff fcf5 	bl	801dce4 <_Balloc>
 801e2fa:	b920      	cbnz	r0, 801e306 <__mdiff+0x5a>
 801e2fc:	4b2d      	ldr	r3, [pc, #180]	; (801e3b4 <__mdiff+0x108>)
 801e2fe:	4602      	mov	r2, r0
 801e300:	f44f 7110 	mov.w	r1, #576	; 0x240
 801e304:	e7e6      	b.n	801e2d4 <__mdiff+0x28>
 801e306:	693e      	ldr	r6, [r7, #16]
 801e308:	60c5      	str	r5, [r0, #12]
 801e30a:	6925      	ldr	r5, [r4, #16]
 801e30c:	f107 0114 	add.w	r1, r7, #20
 801e310:	f104 0914 	add.w	r9, r4, #20
 801e314:	f100 0e14 	add.w	lr, r0, #20
 801e318:	f107 0210 	add.w	r2, r7, #16
 801e31c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801e320:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801e324:	46f2      	mov	sl, lr
 801e326:	2700      	movs	r7, #0
 801e328:	f859 3b04 	ldr.w	r3, [r9], #4
 801e32c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801e330:	fa1f f883 	uxth.w	r8, r3
 801e334:	fa17 f78b 	uxtah	r7, r7, fp
 801e338:	0c1b      	lsrs	r3, r3, #16
 801e33a:	eba7 0808 	sub.w	r8, r7, r8
 801e33e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801e342:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801e346:	fa1f f888 	uxth.w	r8, r8
 801e34a:	141f      	asrs	r7, r3, #16
 801e34c:	454d      	cmp	r5, r9
 801e34e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801e352:	f84a 3b04 	str.w	r3, [sl], #4
 801e356:	d8e7      	bhi.n	801e328 <__mdiff+0x7c>
 801e358:	1b2b      	subs	r3, r5, r4
 801e35a:	3b15      	subs	r3, #21
 801e35c:	f023 0303 	bic.w	r3, r3, #3
 801e360:	3304      	adds	r3, #4
 801e362:	3415      	adds	r4, #21
 801e364:	42a5      	cmp	r5, r4
 801e366:	bf38      	it	cc
 801e368:	2304      	movcc	r3, #4
 801e36a:	4419      	add	r1, r3
 801e36c:	4473      	add	r3, lr
 801e36e:	469e      	mov	lr, r3
 801e370:	460d      	mov	r5, r1
 801e372:	4565      	cmp	r5, ip
 801e374:	d30e      	bcc.n	801e394 <__mdiff+0xe8>
 801e376:	f10c 0203 	add.w	r2, ip, #3
 801e37a:	1a52      	subs	r2, r2, r1
 801e37c:	f022 0203 	bic.w	r2, r2, #3
 801e380:	3903      	subs	r1, #3
 801e382:	458c      	cmp	ip, r1
 801e384:	bf38      	it	cc
 801e386:	2200      	movcc	r2, #0
 801e388:	441a      	add	r2, r3
 801e38a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801e38e:	b17b      	cbz	r3, 801e3b0 <__mdiff+0x104>
 801e390:	6106      	str	r6, [r0, #16]
 801e392:	e7a5      	b.n	801e2e0 <__mdiff+0x34>
 801e394:	f855 8b04 	ldr.w	r8, [r5], #4
 801e398:	fa17 f488 	uxtah	r4, r7, r8
 801e39c:	1422      	asrs	r2, r4, #16
 801e39e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801e3a2:	b2a4      	uxth	r4, r4
 801e3a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801e3a8:	f84e 4b04 	str.w	r4, [lr], #4
 801e3ac:	1417      	asrs	r7, r2, #16
 801e3ae:	e7e0      	b.n	801e372 <__mdiff+0xc6>
 801e3b0:	3e01      	subs	r6, #1
 801e3b2:	e7ea      	b.n	801e38a <__mdiff+0xde>
 801e3b4:	08024508 	.word	0x08024508
 801e3b8:	080245fc 	.word	0x080245fc

0801e3bc <__ulp>:
 801e3bc:	b082      	sub	sp, #8
 801e3be:	ed8d 0b00 	vstr	d0, [sp]
 801e3c2:	9b01      	ldr	r3, [sp, #4]
 801e3c4:	4912      	ldr	r1, [pc, #72]	; (801e410 <__ulp+0x54>)
 801e3c6:	4019      	ands	r1, r3
 801e3c8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801e3cc:	2900      	cmp	r1, #0
 801e3ce:	dd05      	ble.n	801e3dc <__ulp+0x20>
 801e3d0:	2200      	movs	r2, #0
 801e3d2:	460b      	mov	r3, r1
 801e3d4:	ec43 2b10 	vmov	d0, r2, r3
 801e3d8:	b002      	add	sp, #8
 801e3da:	4770      	bx	lr
 801e3dc:	4249      	negs	r1, r1
 801e3de:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801e3e2:	ea4f 5021 	mov.w	r0, r1, asr #20
 801e3e6:	f04f 0200 	mov.w	r2, #0
 801e3ea:	f04f 0300 	mov.w	r3, #0
 801e3ee:	da04      	bge.n	801e3fa <__ulp+0x3e>
 801e3f0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801e3f4:	fa41 f300 	asr.w	r3, r1, r0
 801e3f8:	e7ec      	b.n	801e3d4 <__ulp+0x18>
 801e3fa:	f1a0 0114 	sub.w	r1, r0, #20
 801e3fe:	291e      	cmp	r1, #30
 801e400:	bfda      	itte	le
 801e402:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801e406:	fa20 f101 	lsrle.w	r1, r0, r1
 801e40a:	2101      	movgt	r1, #1
 801e40c:	460a      	mov	r2, r1
 801e40e:	e7e1      	b.n	801e3d4 <__ulp+0x18>
 801e410:	7ff00000 	.word	0x7ff00000

0801e414 <__b2d>:
 801e414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e416:	6905      	ldr	r5, [r0, #16]
 801e418:	f100 0714 	add.w	r7, r0, #20
 801e41c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801e420:	1f2e      	subs	r6, r5, #4
 801e422:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801e426:	4620      	mov	r0, r4
 801e428:	f7ff fd52 	bl	801ded0 <__hi0bits>
 801e42c:	f1c0 0320 	rsb	r3, r0, #32
 801e430:	280a      	cmp	r0, #10
 801e432:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801e4b0 <__b2d+0x9c>
 801e436:	600b      	str	r3, [r1, #0]
 801e438:	dc14      	bgt.n	801e464 <__b2d+0x50>
 801e43a:	f1c0 0e0b 	rsb	lr, r0, #11
 801e43e:	fa24 f10e 	lsr.w	r1, r4, lr
 801e442:	42b7      	cmp	r7, r6
 801e444:	ea41 030c 	orr.w	r3, r1, ip
 801e448:	bf34      	ite	cc
 801e44a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801e44e:	2100      	movcs	r1, #0
 801e450:	3015      	adds	r0, #21
 801e452:	fa04 f000 	lsl.w	r0, r4, r0
 801e456:	fa21 f10e 	lsr.w	r1, r1, lr
 801e45a:	ea40 0201 	orr.w	r2, r0, r1
 801e45e:	ec43 2b10 	vmov	d0, r2, r3
 801e462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e464:	42b7      	cmp	r7, r6
 801e466:	bf3a      	itte	cc
 801e468:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801e46c:	f1a5 0608 	subcc.w	r6, r5, #8
 801e470:	2100      	movcs	r1, #0
 801e472:	380b      	subs	r0, #11
 801e474:	d017      	beq.n	801e4a6 <__b2d+0x92>
 801e476:	f1c0 0c20 	rsb	ip, r0, #32
 801e47a:	fa04 f500 	lsl.w	r5, r4, r0
 801e47e:	42be      	cmp	r6, r7
 801e480:	fa21 f40c 	lsr.w	r4, r1, ip
 801e484:	ea45 0504 	orr.w	r5, r5, r4
 801e488:	bf8c      	ite	hi
 801e48a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801e48e:	2400      	movls	r4, #0
 801e490:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801e494:	fa01 f000 	lsl.w	r0, r1, r0
 801e498:	fa24 f40c 	lsr.w	r4, r4, ip
 801e49c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801e4a0:	ea40 0204 	orr.w	r2, r0, r4
 801e4a4:	e7db      	b.n	801e45e <__b2d+0x4a>
 801e4a6:	ea44 030c 	orr.w	r3, r4, ip
 801e4aa:	460a      	mov	r2, r1
 801e4ac:	e7d7      	b.n	801e45e <__b2d+0x4a>
 801e4ae:	bf00      	nop
 801e4b0:	3ff00000 	.word	0x3ff00000

0801e4b4 <__d2b>:
 801e4b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801e4b8:	4689      	mov	r9, r1
 801e4ba:	2101      	movs	r1, #1
 801e4bc:	ec57 6b10 	vmov	r6, r7, d0
 801e4c0:	4690      	mov	r8, r2
 801e4c2:	f7ff fc0f 	bl	801dce4 <_Balloc>
 801e4c6:	4604      	mov	r4, r0
 801e4c8:	b930      	cbnz	r0, 801e4d8 <__d2b+0x24>
 801e4ca:	4602      	mov	r2, r0
 801e4cc:	4b25      	ldr	r3, [pc, #148]	; (801e564 <__d2b+0xb0>)
 801e4ce:	4826      	ldr	r0, [pc, #152]	; (801e568 <__d2b+0xb4>)
 801e4d0:	f240 310a 	movw	r1, #778	; 0x30a
 801e4d4:	f7fe f8cc 	bl	801c670 <__assert_func>
 801e4d8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801e4dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801e4e0:	bb35      	cbnz	r5, 801e530 <__d2b+0x7c>
 801e4e2:	2e00      	cmp	r6, #0
 801e4e4:	9301      	str	r3, [sp, #4]
 801e4e6:	d028      	beq.n	801e53a <__d2b+0x86>
 801e4e8:	4668      	mov	r0, sp
 801e4ea:	9600      	str	r6, [sp, #0]
 801e4ec:	f7ff fd10 	bl	801df10 <__lo0bits>
 801e4f0:	9900      	ldr	r1, [sp, #0]
 801e4f2:	b300      	cbz	r0, 801e536 <__d2b+0x82>
 801e4f4:	9a01      	ldr	r2, [sp, #4]
 801e4f6:	f1c0 0320 	rsb	r3, r0, #32
 801e4fa:	fa02 f303 	lsl.w	r3, r2, r3
 801e4fe:	430b      	orrs	r3, r1
 801e500:	40c2      	lsrs	r2, r0
 801e502:	6163      	str	r3, [r4, #20]
 801e504:	9201      	str	r2, [sp, #4]
 801e506:	9b01      	ldr	r3, [sp, #4]
 801e508:	61a3      	str	r3, [r4, #24]
 801e50a:	2b00      	cmp	r3, #0
 801e50c:	bf14      	ite	ne
 801e50e:	2202      	movne	r2, #2
 801e510:	2201      	moveq	r2, #1
 801e512:	6122      	str	r2, [r4, #16]
 801e514:	b1d5      	cbz	r5, 801e54c <__d2b+0x98>
 801e516:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801e51a:	4405      	add	r5, r0
 801e51c:	f8c9 5000 	str.w	r5, [r9]
 801e520:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801e524:	f8c8 0000 	str.w	r0, [r8]
 801e528:	4620      	mov	r0, r4
 801e52a:	b003      	add	sp, #12
 801e52c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801e534:	e7d5      	b.n	801e4e2 <__d2b+0x2e>
 801e536:	6161      	str	r1, [r4, #20]
 801e538:	e7e5      	b.n	801e506 <__d2b+0x52>
 801e53a:	a801      	add	r0, sp, #4
 801e53c:	f7ff fce8 	bl	801df10 <__lo0bits>
 801e540:	9b01      	ldr	r3, [sp, #4]
 801e542:	6163      	str	r3, [r4, #20]
 801e544:	2201      	movs	r2, #1
 801e546:	6122      	str	r2, [r4, #16]
 801e548:	3020      	adds	r0, #32
 801e54a:	e7e3      	b.n	801e514 <__d2b+0x60>
 801e54c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801e550:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801e554:	f8c9 0000 	str.w	r0, [r9]
 801e558:	6918      	ldr	r0, [r3, #16]
 801e55a:	f7ff fcb9 	bl	801ded0 <__hi0bits>
 801e55e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801e562:	e7df      	b.n	801e524 <__d2b+0x70>
 801e564:	08024508 	.word	0x08024508
 801e568:	080245fc 	.word	0x080245fc

0801e56c <__ratio>:
 801e56c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e570:	4688      	mov	r8, r1
 801e572:	4669      	mov	r1, sp
 801e574:	4681      	mov	r9, r0
 801e576:	f7ff ff4d 	bl	801e414 <__b2d>
 801e57a:	a901      	add	r1, sp, #4
 801e57c:	4640      	mov	r0, r8
 801e57e:	ec55 4b10 	vmov	r4, r5, d0
 801e582:	f7ff ff47 	bl	801e414 <__b2d>
 801e586:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801e58a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801e58e:	eba3 0c02 	sub.w	ip, r3, r2
 801e592:	e9dd 3200 	ldrd	r3, r2, [sp]
 801e596:	1a9b      	subs	r3, r3, r2
 801e598:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801e59c:	ec51 0b10 	vmov	r0, r1, d0
 801e5a0:	2b00      	cmp	r3, #0
 801e5a2:	bfd6      	itet	le
 801e5a4:	460a      	movle	r2, r1
 801e5a6:	462a      	movgt	r2, r5
 801e5a8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801e5ac:	468b      	mov	fp, r1
 801e5ae:	462f      	mov	r7, r5
 801e5b0:	bfd4      	ite	le
 801e5b2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801e5b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801e5ba:	4620      	mov	r0, r4
 801e5bc:	ee10 2a10 	vmov	r2, s0
 801e5c0:	465b      	mov	r3, fp
 801e5c2:	4639      	mov	r1, r7
 801e5c4:	f7e2 f952 	bl	800086c <__aeabi_ddiv>
 801e5c8:	ec41 0b10 	vmov	d0, r0, r1
 801e5cc:	b003      	add	sp, #12
 801e5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e5d2 <__copybits>:
 801e5d2:	3901      	subs	r1, #1
 801e5d4:	b570      	push	{r4, r5, r6, lr}
 801e5d6:	1149      	asrs	r1, r1, #5
 801e5d8:	6914      	ldr	r4, [r2, #16]
 801e5da:	3101      	adds	r1, #1
 801e5dc:	f102 0314 	add.w	r3, r2, #20
 801e5e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801e5e4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801e5e8:	1f05      	subs	r5, r0, #4
 801e5ea:	42a3      	cmp	r3, r4
 801e5ec:	d30c      	bcc.n	801e608 <__copybits+0x36>
 801e5ee:	1aa3      	subs	r3, r4, r2
 801e5f0:	3b11      	subs	r3, #17
 801e5f2:	f023 0303 	bic.w	r3, r3, #3
 801e5f6:	3211      	adds	r2, #17
 801e5f8:	42a2      	cmp	r2, r4
 801e5fa:	bf88      	it	hi
 801e5fc:	2300      	movhi	r3, #0
 801e5fe:	4418      	add	r0, r3
 801e600:	2300      	movs	r3, #0
 801e602:	4288      	cmp	r0, r1
 801e604:	d305      	bcc.n	801e612 <__copybits+0x40>
 801e606:	bd70      	pop	{r4, r5, r6, pc}
 801e608:	f853 6b04 	ldr.w	r6, [r3], #4
 801e60c:	f845 6f04 	str.w	r6, [r5, #4]!
 801e610:	e7eb      	b.n	801e5ea <__copybits+0x18>
 801e612:	f840 3b04 	str.w	r3, [r0], #4
 801e616:	e7f4      	b.n	801e602 <__copybits+0x30>

0801e618 <__any_on>:
 801e618:	f100 0214 	add.w	r2, r0, #20
 801e61c:	6900      	ldr	r0, [r0, #16]
 801e61e:	114b      	asrs	r3, r1, #5
 801e620:	4298      	cmp	r0, r3
 801e622:	b510      	push	{r4, lr}
 801e624:	db11      	blt.n	801e64a <__any_on+0x32>
 801e626:	dd0a      	ble.n	801e63e <__any_on+0x26>
 801e628:	f011 011f 	ands.w	r1, r1, #31
 801e62c:	d007      	beq.n	801e63e <__any_on+0x26>
 801e62e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801e632:	fa24 f001 	lsr.w	r0, r4, r1
 801e636:	fa00 f101 	lsl.w	r1, r0, r1
 801e63a:	428c      	cmp	r4, r1
 801e63c:	d10b      	bne.n	801e656 <__any_on+0x3e>
 801e63e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801e642:	4293      	cmp	r3, r2
 801e644:	d803      	bhi.n	801e64e <__any_on+0x36>
 801e646:	2000      	movs	r0, #0
 801e648:	bd10      	pop	{r4, pc}
 801e64a:	4603      	mov	r3, r0
 801e64c:	e7f7      	b.n	801e63e <__any_on+0x26>
 801e64e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801e652:	2900      	cmp	r1, #0
 801e654:	d0f5      	beq.n	801e642 <__any_on+0x2a>
 801e656:	2001      	movs	r0, #1
 801e658:	e7f6      	b.n	801e648 <__any_on+0x30>

0801e65a <_calloc_r>:
 801e65a:	b513      	push	{r0, r1, r4, lr}
 801e65c:	434a      	muls	r2, r1
 801e65e:	4611      	mov	r1, r2
 801e660:	9201      	str	r2, [sp, #4]
 801e662:	f7fc fb9b 	bl	801ad9c <_malloc_r>
 801e666:	4604      	mov	r4, r0
 801e668:	b118      	cbz	r0, 801e672 <_calloc_r+0x18>
 801e66a:	9a01      	ldr	r2, [sp, #4]
 801e66c:	2100      	movs	r1, #0
 801e66e:	f7fc fb3d 	bl	801acec <memset>
 801e672:	4620      	mov	r0, r4
 801e674:	b002      	add	sp, #8
 801e676:	bd10      	pop	{r4, pc}

0801e678 <__ssputs_r>:
 801e678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e67c:	688e      	ldr	r6, [r1, #8]
 801e67e:	429e      	cmp	r6, r3
 801e680:	4682      	mov	sl, r0
 801e682:	460c      	mov	r4, r1
 801e684:	4690      	mov	r8, r2
 801e686:	461f      	mov	r7, r3
 801e688:	d838      	bhi.n	801e6fc <__ssputs_r+0x84>
 801e68a:	898a      	ldrh	r2, [r1, #12]
 801e68c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801e690:	d032      	beq.n	801e6f8 <__ssputs_r+0x80>
 801e692:	6825      	ldr	r5, [r4, #0]
 801e694:	6909      	ldr	r1, [r1, #16]
 801e696:	eba5 0901 	sub.w	r9, r5, r1
 801e69a:	6965      	ldr	r5, [r4, #20]
 801e69c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e6a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e6a4:	3301      	adds	r3, #1
 801e6a6:	444b      	add	r3, r9
 801e6a8:	106d      	asrs	r5, r5, #1
 801e6aa:	429d      	cmp	r5, r3
 801e6ac:	bf38      	it	cc
 801e6ae:	461d      	movcc	r5, r3
 801e6b0:	0553      	lsls	r3, r2, #21
 801e6b2:	d531      	bpl.n	801e718 <__ssputs_r+0xa0>
 801e6b4:	4629      	mov	r1, r5
 801e6b6:	f7fc fb71 	bl	801ad9c <_malloc_r>
 801e6ba:	4606      	mov	r6, r0
 801e6bc:	b950      	cbnz	r0, 801e6d4 <__ssputs_r+0x5c>
 801e6be:	230c      	movs	r3, #12
 801e6c0:	f8ca 3000 	str.w	r3, [sl]
 801e6c4:	89a3      	ldrh	r3, [r4, #12]
 801e6c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e6ca:	81a3      	strh	r3, [r4, #12]
 801e6cc:	f04f 30ff 	mov.w	r0, #4294967295
 801e6d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e6d4:	6921      	ldr	r1, [r4, #16]
 801e6d6:	464a      	mov	r2, r9
 801e6d8:	f7fc fae0 	bl	801ac9c <memcpy>
 801e6dc:	89a3      	ldrh	r3, [r4, #12]
 801e6de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801e6e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e6e6:	81a3      	strh	r3, [r4, #12]
 801e6e8:	6126      	str	r6, [r4, #16]
 801e6ea:	6165      	str	r5, [r4, #20]
 801e6ec:	444e      	add	r6, r9
 801e6ee:	eba5 0509 	sub.w	r5, r5, r9
 801e6f2:	6026      	str	r6, [r4, #0]
 801e6f4:	60a5      	str	r5, [r4, #8]
 801e6f6:	463e      	mov	r6, r7
 801e6f8:	42be      	cmp	r6, r7
 801e6fa:	d900      	bls.n	801e6fe <__ssputs_r+0x86>
 801e6fc:	463e      	mov	r6, r7
 801e6fe:	4632      	mov	r2, r6
 801e700:	6820      	ldr	r0, [r4, #0]
 801e702:	4641      	mov	r1, r8
 801e704:	f7fc fad8 	bl	801acb8 <memmove>
 801e708:	68a3      	ldr	r3, [r4, #8]
 801e70a:	6822      	ldr	r2, [r4, #0]
 801e70c:	1b9b      	subs	r3, r3, r6
 801e70e:	4432      	add	r2, r6
 801e710:	60a3      	str	r3, [r4, #8]
 801e712:	6022      	str	r2, [r4, #0]
 801e714:	2000      	movs	r0, #0
 801e716:	e7db      	b.n	801e6d0 <__ssputs_r+0x58>
 801e718:	462a      	mov	r2, r5
 801e71a:	f000 fce1 	bl	801f0e0 <_realloc_r>
 801e71e:	4606      	mov	r6, r0
 801e720:	2800      	cmp	r0, #0
 801e722:	d1e1      	bne.n	801e6e8 <__ssputs_r+0x70>
 801e724:	6921      	ldr	r1, [r4, #16]
 801e726:	4650      	mov	r0, sl
 801e728:	f7fc fae8 	bl	801acfc <_free_r>
 801e72c:	e7c7      	b.n	801e6be <__ssputs_r+0x46>
	...

0801e730 <_svfiprintf_r>:
 801e730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e734:	4698      	mov	r8, r3
 801e736:	898b      	ldrh	r3, [r1, #12]
 801e738:	061b      	lsls	r3, r3, #24
 801e73a:	b09d      	sub	sp, #116	; 0x74
 801e73c:	4607      	mov	r7, r0
 801e73e:	460d      	mov	r5, r1
 801e740:	4614      	mov	r4, r2
 801e742:	d50e      	bpl.n	801e762 <_svfiprintf_r+0x32>
 801e744:	690b      	ldr	r3, [r1, #16]
 801e746:	b963      	cbnz	r3, 801e762 <_svfiprintf_r+0x32>
 801e748:	2140      	movs	r1, #64	; 0x40
 801e74a:	f7fc fb27 	bl	801ad9c <_malloc_r>
 801e74e:	6028      	str	r0, [r5, #0]
 801e750:	6128      	str	r0, [r5, #16]
 801e752:	b920      	cbnz	r0, 801e75e <_svfiprintf_r+0x2e>
 801e754:	230c      	movs	r3, #12
 801e756:	603b      	str	r3, [r7, #0]
 801e758:	f04f 30ff 	mov.w	r0, #4294967295
 801e75c:	e0d1      	b.n	801e902 <_svfiprintf_r+0x1d2>
 801e75e:	2340      	movs	r3, #64	; 0x40
 801e760:	616b      	str	r3, [r5, #20]
 801e762:	2300      	movs	r3, #0
 801e764:	9309      	str	r3, [sp, #36]	; 0x24
 801e766:	2320      	movs	r3, #32
 801e768:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e76c:	f8cd 800c 	str.w	r8, [sp, #12]
 801e770:	2330      	movs	r3, #48	; 0x30
 801e772:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801e91c <_svfiprintf_r+0x1ec>
 801e776:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e77a:	f04f 0901 	mov.w	r9, #1
 801e77e:	4623      	mov	r3, r4
 801e780:	469a      	mov	sl, r3
 801e782:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e786:	b10a      	cbz	r2, 801e78c <_svfiprintf_r+0x5c>
 801e788:	2a25      	cmp	r2, #37	; 0x25
 801e78a:	d1f9      	bne.n	801e780 <_svfiprintf_r+0x50>
 801e78c:	ebba 0b04 	subs.w	fp, sl, r4
 801e790:	d00b      	beq.n	801e7aa <_svfiprintf_r+0x7a>
 801e792:	465b      	mov	r3, fp
 801e794:	4622      	mov	r2, r4
 801e796:	4629      	mov	r1, r5
 801e798:	4638      	mov	r0, r7
 801e79a:	f7ff ff6d 	bl	801e678 <__ssputs_r>
 801e79e:	3001      	adds	r0, #1
 801e7a0:	f000 80aa 	beq.w	801e8f8 <_svfiprintf_r+0x1c8>
 801e7a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e7a6:	445a      	add	r2, fp
 801e7a8:	9209      	str	r2, [sp, #36]	; 0x24
 801e7aa:	f89a 3000 	ldrb.w	r3, [sl]
 801e7ae:	2b00      	cmp	r3, #0
 801e7b0:	f000 80a2 	beq.w	801e8f8 <_svfiprintf_r+0x1c8>
 801e7b4:	2300      	movs	r3, #0
 801e7b6:	f04f 32ff 	mov.w	r2, #4294967295
 801e7ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e7be:	f10a 0a01 	add.w	sl, sl, #1
 801e7c2:	9304      	str	r3, [sp, #16]
 801e7c4:	9307      	str	r3, [sp, #28]
 801e7c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e7ca:	931a      	str	r3, [sp, #104]	; 0x68
 801e7cc:	4654      	mov	r4, sl
 801e7ce:	2205      	movs	r2, #5
 801e7d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e7d4:	4851      	ldr	r0, [pc, #324]	; (801e91c <_svfiprintf_r+0x1ec>)
 801e7d6:	f7e1 fd13 	bl	8000200 <memchr>
 801e7da:	9a04      	ldr	r2, [sp, #16]
 801e7dc:	b9d8      	cbnz	r0, 801e816 <_svfiprintf_r+0xe6>
 801e7de:	06d0      	lsls	r0, r2, #27
 801e7e0:	bf44      	itt	mi
 801e7e2:	2320      	movmi	r3, #32
 801e7e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e7e8:	0711      	lsls	r1, r2, #28
 801e7ea:	bf44      	itt	mi
 801e7ec:	232b      	movmi	r3, #43	; 0x2b
 801e7ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e7f2:	f89a 3000 	ldrb.w	r3, [sl]
 801e7f6:	2b2a      	cmp	r3, #42	; 0x2a
 801e7f8:	d015      	beq.n	801e826 <_svfiprintf_r+0xf6>
 801e7fa:	9a07      	ldr	r2, [sp, #28]
 801e7fc:	4654      	mov	r4, sl
 801e7fe:	2000      	movs	r0, #0
 801e800:	f04f 0c0a 	mov.w	ip, #10
 801e804:	4621      	mov	r1, r4
 801e806:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e80a:	3b30      	subs	r3, #48	; 0x30
 801e80c:	2b09      	cmp	r3, #9
 801e80e:	d94e      	bls.n	801e8ae <_svfiprintf_r+0x17e>
 801e810:	b1b0      	cbz	r0, 801e840 <_svfiprintf_r+0x110>
 801e812:	9207      	str	r2, [sp, #28]
 801e814:	e014      	b.n	801e840 <_svfiprintf_r+0x110>
 801e816:	eba0 0308 	sub.w	r3, r0, r8
 801e81a:	fa09 f303 	lsl.w	r3, r9, r3
 801e81e:	4313      	orrs	r3, r2
 801e820:	9304      	str	r3, [sp, #16]
 801e822:	46a2      	mov	sl, r4
 801e824:	e7d2      	b.n	801e7cc <_svfiprintf_r+0x9c>
 801e826:	9b03      	ldr	r3, [sp, #12]
 801e828:	1d19      	adds	r1, r3, #4
 801e82a:	681b      	ldr	r3, [r3, #0]
 801e82c:	9103      	str	r1, [sp, #12]
 801e82e:	2b00      	cmp	r3, #0
 801e830:	bfbb      	ittet	lt
 801e832:	425b      	neglt	r3, r3
 801e834:	f042 0202 	orrlt.w	r2, r2, #2
 801e838:	9307      	strge	r3, [sp, #28]
 801e83a:	9307      	strlt	r3, [sp, #28]
 801e83c:	bfb8      	it	lt
 801e83e:	9204      	strlt	r2, [sp, #16]
 801e840:	7823      	ldrb	r3, [r4, #0]
 801e842:	2b2e      	cmp	r3, #46	; 0x2e
 801e844:	d10c      	bne.n	801e860 <_svfiprintf_r+0x130>
 801e846:	7863      	ldrb	r3, [r4, #1]
 801e848:	2b2a      	cmp	r3, #42	; 0x2a
 801e84a:	d135      	bne.n	801e8b8 <_svfiprintf_r+0x188>
 801e84c:	9b03      	ldr	r3, [sp, #12]
 801e84e:	1d1a      	adds	r2, r3, #4
 801e850:	681b      	ldr	r3, [r3, #0]
 801e852:	9203      	str	r2, [sp, #12]
 801e854:	2b00      	cmp	r3, #0
 801e856:	bfb8      	it	lt
 801e858:	f04f 33ff 	movlt.w	r3, #4294967295
 801e85c:	3402      	adds	r4, #2
 801e85e:	9305      	str	r3, [sp, #20]
 801e860:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801e92c <_svfiprintf_r+0x1fc>
 801e864:	7821      	ldrb	r1, [r4, #0]
 801e866:	2203      	movs	r2, #3
 801e868:	4650      	mov	r0, sl
 801e86a:	f7e1 fcc9 	bl	8000200 <memchr>
 801e86e:	b140      	cbz	r0, 801e882 <_svfiprintf_r+0x152>
 801e870:	2340      	movs	r3, #64	; 0x40
 801e872:	eba0 000a 	sub.w	r0, r0, sl
 801e876:	fa03 f000 	lsl.w	r0, r3, r0
 801e87a:	9b04      	ldr	r3, [sp, #16]
 801e87c:	4303      	orrs	r3, r0
 801e87e:	3401      	adds	r4, #1
 801e880:	9304      	str	r3, [sp, #16]
 801e882:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e886:	4826      	ldr	r0, [pc, #152]	; (801e920 <_svfiprintf_r+0x1f0>)
 801e888:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e88c:	2206      	movs	r2, #6
 801e88e:	f7e1 fcb7 	bl	8000200 <memchr>
 801e892:	2800      	cmp	r0, #0
 801e894:	d038      	beq.n	801e908 <_svfiprintf_r+0x1d8>
 801e896:	4b23      	ldr	r3, [pc, #140]	; (801e924 <_svfiprintf_r+0x1f4>)
 801e898:	bb1b      	cbnz	r3, 801e8e2 <_svfiprintf_r+0x1b2>
 801e89a:	9b03      	ldr	r3, [sp, #12]
 801e89c:	3307      	adds	r3, #7
 801e89e:	f023 0307 	bic.w	r3, r3, #7
 801e8a2:	3308      	adds	r3, #8
 801e8a4:	9303      	str	r3, [sp, #12]
 801e8a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e8a8:	4433      	add	r3, r6
 801e8aa:	9309      	str	r3, [sp, #36]	; 0x24
 801e8ac:	e767      	b.n	801e77e <_svfiprintf_r+0x4e>
 801e8ae:	fb0c 3202 	mla	r2, ip, r2, r3
 801e8b2:	460c      	mov	r4, r1
 801e8b4:	2001      	movs	r0, #1
 801e8b6:	e7a5      	b.n	801e804 <_svfiprintf_r+0xd4>
 801e8b8:	2300      	movs	r3, #0
 801e8ba:	3401      	adds	r4, #1
 801e8bc:	9305      	str	r3, [sp, #20]
 801e8be:	4619      	mov	r1, r3
 801e8c0:	f04f 0c0a 	mov.w	ip, #10
 801e8c4:	4620      	mov	r0, r4
 801e8c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e8ca:	3a30      	subs	r2, #48	; 0x30
 801e8cc:	2a09      	cmp	r2, #9
 801e8ce:	d903      	bls.n	801e8d8 <_svfiprintf_r+0x1a8>
 801e8d0:	2b00      	cmp	r3, #0
 801e8d2:	d0c5      	beq.n	801e860 <_svfiprintf_r+0x130>
 801e8d4:	9105      	str	r1, [sp, #20]
 801e8d6:	e7c3      	b.n	801e860 <_svfiprintf_r+0x130>
 801e8d8:	fb0c 2101 	mla	r1, ip, r1, r2
 801e8dc:	4604      	mov	r4, r0
 801e8de:	2301      	movs	r3, #1
 801e8e0:	e7f0      	b.n	801e8c4 <_svfiprintf_r+0x194>
 801e8e2:	ab03      	add	r3, sp, #12
 801e8e4:	9300      	str	r3, [sp, #0]
 801e8e6:	462a      	mov	r2, r5
 801e8e8:	4b0f      	ldr	r3, [pc, #60]	; (801e928 <_svfiprintf_r+0x1f8>)
 801e8ea:	a904      	add	r1, sp, #16
 801e8ec:	4638      	mov	r0, r7
 801e8ee:	f7fc fb4f 	bl	801af90 <_printf_float>
 801e8f2:	1c42      	adds	r2, r0, #1
 801e8f4:	4606      	mov	r6, r0
 801e8f6:	d1d6      	bne.n	801e8a6 <_svfiprintf_r+0x176>
 801e8f8:	89ab      	ldrh	r3, [r5, #12]
 801e8fa:	065b      	lsls	r3, r3, #25
 801e8fc:	f53f af2c 	bmi.w	801e758 <_svfiprintf_r+0x28>
 801e900:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e902:	b01d      	add	sp, #116	; 0x74
 801e904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e908:	ab03      	add	r3, sp, #12
 801e90a:	9300      	str	r3, [sp, #0]
 801e90c:	462a      	mov	r2, r5
 801e90e:	4b06      	ldr	r3, [pc, #24]	; (801e928 <_svfiprintf_r+0x1f8>)
 801e910:	a904      	add	r1, sp, #16
 801e912:	4638      	mov	r0, r7
 801e914:	f7fc fde0 	bl	801b4d8 <_printf_i>
 801e918:	e7eb      	b.n	801e8f2 <_svfiprintf_r+0x1c2>
 801e91a:	bf00      	nop
 801e91c:	0802475c 	.word	0x0802475c
 801e920:	08024766 	.word	0x08024766
 801e924:	0801af91 	.word	0x0801af91
 801e928:	0801e679 	.word	0x0801e679
 801e92c:	08024762 	.word	0x08024762

0801e930 <__sfputc_r>:
 801e930:	6893      	ldr	r3, [r2, #8]
 801e932:	3b01      	subs	r3, #1
 801e934:	2b00      	cmp	r3, #0
 801e936:	b410      	push	{r4}
 801e938:	6093      	str	r3, [r2, #8]
 801e93a:	da08      	bge.n	801e94e <__sfputc_r+0x1e>
 801e93c:	6994      	ldr	r4, [r2, #24]
 801e93e:	42a3      	cmp	r3, r4
 801e940:	db01      	blt.n	801e946 <__sfputc_r+0x16>
 801e942:	290a      	cmp	r1, #10
 801e944:	d103      	bne.n	801e94e <__sfputc_r+0x1e>
 801e946:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e94a:	f000 b999 	b.w	801ec80 <__swbuf_r>
 801e94e:	6813      	ldr	r3, [r2, #0]
 801e950:	1c58      	adds	r0, r3, #1
 801e952:	6010      	str	r0, [r2, #0]
 801e954:	7019      	strb	r1, [r3, #0]
 801e956:	4608      	mov	r0, r1
 801e958:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e95c:	4770      	bx	lr

0801e95e <__sfputs_r>:
 801e95e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e960:	4606      	mov	r6, r0
 801e962:	460f      	mov	r7, r1
 801e964:	4614      	mov	r4, r2
 801e966:	18d5      	adds	r5, r2, r3
 801e968:	42ac      	cmp	r4, r5
 801e96a:	d101      	bne.n	801e970 <__sfputs_r+0x12>
 801e96c:	2000      	movs	r0, #0
 801e96e:	e007      	b.n	801e980 <__sfputs_r+0x22>
 801e970:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e974:	463a      	mov	r2, r7
 801e976:	4630      	mov	r0, r6
 801e978:	f7ff ffda 	bl	801e930 <__sfputc_r>
 801e97c:	1c43      	adds	r3, r0, #1
 801e97e:	d1f3      	bne.n	801e968 <__sfputs_r+0xa>
 801e980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e984 <_vfiprintf_r>:
 801e984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e988:	460d      	mov	r5, r1
 801e98a:	b09d      	sub	sp, #116	; 0x74
 801e98c:	4614      	mov	r4, r2
 801e98e:	4698      	mov	r8, r3
 801e990:	4606      	mov	r6, r0
 801e992:	b118      	cbz	r0, 801e99c <_vfiprintf_r+0x18>
 801e994:	6983      	ldr	r3, [r0, #24]
 801e996:	b90b      	cbnz	r3, 801e99c <_vfiprintf_r+0x18>
 801e998:	f7fe fd60 	bl	801d45c <__sinit>
 801e99c:	4b89      	ldr	r3, [pc, #548]	; (801ebc4 <_vfiprintf_r+0x240>)
 801e99e:	429d      	cmp	r5, r3
 801e9a0:	d11b      	bne.n	801e9da <_vfiprintf_r+0x56>
 801e9a2:	6875      	ldr	r5, [r6, #4]
 801e9a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801e9a6:	07d9      	lsls	r1, r3, #31
 801e9a8:	d405      	bmi.n	801e9b6 <_vfiprintf_r+0x32>
 801e9aa:	89ab      	ldrh	r3, [r5, #12]
 801e9ac:	059a      	lsls	r2, r3, #22
 801e9ae:	d402      	bmi.n	801e9b6 <_vfiprintf_r+0x32>
 801e9b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801e9b2:	f7ff f976 	bl	801dca2 <__retarget_lock_acquire_recursive>
 801e9b6:	89ab      	ldrh	r3, [r5, #12]
 801e9b8:	071b      	lsls	r3, r3, #28
 801e9ba:	d501      	bpl.n	801e9c0 <_vfiprintf_r+0x3c>
 801e9bc:	692b      	ldr	r3, [r5, #16]
 801e9be:	b9eb      	cbnz	r3, 801e9fc <_vfiprintf_r+0x78>
 801e9c0:	4629      	mov	r1, r5
 801e9c2:	4630      	mov	r0, r6
 801e9c4:	f000 f9ce 	bl	801ed64 <__swsetup_r>
 801e9c8:	b1c0      	cbz	r0, 801e9fc <_vfiprintf_r+0x78>
 801e9ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801e9cc:	07dc      	lsls	r4, r3, #31
 801e9ce:	d50e      	bpl.n	801e9ee <_vfiprintf_r+0x6a>
 801e9d0:	f04f 30ff 	mov.w	r0, #4294967295
 801e9d4:	b01d      	add	sp, #116	; 0x74
 801e9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e9da:	4b7b      	ldr	r3, [pc, #492]	; (801ebc8 <_vfiprintf_r+0x244>)
 801e9dc:	429d      	cmp	r5, r3
 801e9de:	d101      	bne.n	801e9e4 <_vfiprintf_r+0x60>
 801e9e0:	68b5      	ldr	r5, [r6, #8]
 801e9e2:	e7df      	b.n	801e9a4 <_vfiprintf_r+0x20>
 801e9e4:	4b79      	ldr	r3, [pc, #484]	; (801ebcc <_vfiprintf_r+0x248>)
 801e9e6:	429d      	cmp	r5, r3
 801e9e8:	bf08      	it	eq
 801e9ea:	68f5      	ldreq	r5, [r6, #12]
 801e9ec:	e7da      	b.n	801e9a4 <_vfiprintf_r+0x20>
 801e9ee:	89ab      	ldrh	r3, [r5, #12]
 801e9f0:	0598      	lsls	r0, r3, #22
 801e9f2:	d4ed      	bmi.n	801e9d0 <_vfiprintf_r+0x4c>
 801e9f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801e9f6:	f7ff f955 	bl	801dca4 <__retarget_lock_release_recursive>
 801e9fa:	e7e9      	b.n	801e9d0 <_vfiprintf_r+0x4c>
 801e9fc:	2300      	movs	r3, #0
 801e9fe:	9309      	str	r3, [sp, #36]	; 0x24
 801ea00:	2320      	movs	r3, #32
 801ea02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801ea06:	f8cd 800c 	str.w	r8, [sp, #12]
 801ea0a:	2330      	movs	r3, #48	; 0x30
 801ea0c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801ebd0 <_vfiprintf_r+0x24c>
 801ea10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801ea14:	f04f 0901 	mov.w	r9, #1
 801ea18:	4623      	mov	r3, r4
 801ea1a:	469a      	mov	sl, r3
 801ea1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ea20:	b10a      	cbz	r2, 801ea26 <_vfiprintf_r+0xa2>
 801ea22:	2a25      	cmp	r2, #37	; 0x25
 801ea24:	d1f9      	bne.n	801ea1a <_vfiprintf_r+0x96>
 801ea26:	ebba 0b04 	subs.w	fp, sl, r4
 801ea2a:	d00b      	beq.n	801ea44 <_vfiprintf_r+0xc0>
 801ea2c:	465b      	mov	r3, fp
 801ea2e:	4622      	mov	r2, r4
 801ea30:	4629      	mov	r1, r5
 801ea32:	4630      	mov	r0, r6
 801ea34:	f7ff ff93 	bl	801e95e <__sfputs_r>
 801ea38:	3001      	adds	r0, #1
 801ea3a:	f000 80aa 	beq.w	801eb92 <_vfiprintf_r+0x20e>
 801ea3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ea40:	445a      	add	r2, fp
 801ea42:	9209      	str	r2, [sp, #36]	; 0x24
 801ea44:	f89a 3000 	ldrb.w	r3, [sl]
 801ea48:	2b00      	cmp	r3, #0
 801ea4a:	f000 80a2 	beq.w	801eb92 <_vfiprintf_r+0x20e>
 801ea4e:	2300      	movs	r3, #0
 801ea50:	f04f 32ff 	mov.w	r2, #4294967295
 801ea54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ea58:	f10a 0a01 	add.w	sl, sl, #1
 801ea5c:	9304      	str	r3, [sp, #16]
 801ea5e:	9307      	str	r3, [sp, #28]
 801ea60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ea64:	931a      	str	r3, [sp, #104]	; 0x68
 801ea66:	4654      	mov	r4, sl
 801ea68:	2205      	movs	r2, #5
 801ea6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ea6e:	4858      	ldr	r0, [pc, #352]	; (801ebd0 <_vfiprintf_r+0x24c>)
 801ea70:	f7e1 fbc6 	bl	8000200 <memchr>
 801ea74:	9a04      	ldr	r2, [sp, #16]
 801ea76:	b9d8      	cbnz	r0, 801eab0 <_vfiprintf_r+0x12c>
 801ea78:	06d1      	lsls	r1, r2, #27
 801ea7a:	bf44      	itt	mi
 801ea7c:	2320      	movmi	r3, #32
 801ea7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ea82:	0713      	lsls	r3, r2, #28
 801ea84:	bf44      	itt	mi
 801ea86:	232b      	movmi	r3, #43	; 0x2b
 801ea88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ea8c:	f89a 3000 	ldrb.w	r3, [sl]
 801ea90:	2b2a      	cmp	r3, #42	; 0x2a
 801ea92:	d015      	beq.n	801eac0 <_vfiprintf_r+0x13c>
 801ea94:	9a07      	ldr	r2, [sp, #28]
 801ea96:	4654      	mov	r4, sl
 801ea98:	2000      	movs	r0, #0
 801ea9a:	f04f 0c0a 	mov.w	ip, #10
 801ea9e:	4621      	mov	r1, r4
 801eaa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801eaa4:	3b30      	subs	r3, #48	; 0x30
 801eaa6:	2b09      	cmp	r3, #9
 801eaa8:	d94e      	bls.n	801eb48 <_vfiprintf_r+0x1c4>
 801eaaa:	b1b0      	cbz	r0, 801eada <_vfiprintf_r+0x156>
 801eaac:	9207      	str	r2, [sp, #28]
 801eaae:	e014      	b.n	801eada <_vfiprintf_r+0x156>
 801eab0:	eba0 0308 	sub.w	r3, r0, r8
 801eab4:	fa09 f303 	lsl.w	r3, r9, r3
 801eab8:	4313      	orrs	r3, r2
 801eaba:	9304      	str	r3, [sp, #16]
 801eabc:	46a2      	mov	sl, r4
 801eabe:	e7d2      	b.n	801ea66 <_vfiprintf_r+0xe2>
 801eac0:	9b03      	ldr	r3, [sp, #12]
 801eac2:	1d19      	adds	r1, r3, #4
 801eac4:	681b      	ldr	r3, [r3, #0]
 801eac6:	9103      	str	r1, [sp, #12]
 801eac8:	2b00      	cmp	r3, #0
 801eaca:	bfbb      	ittet	lt
 801eacc:	425b      	neglt	r3, r3
 801eace:	f042 0202 	orrlt.w	r2, r2, #2
 801ead2:	9307      	strge	r3, [sp, #28]
 801ead4:	9307      	strlt	r3, [sp, #28]
 801ead6:	bfb8      	it	lt
 801ead8:	9204      	strlt	r2, [sp, #16]
 801eada:	7823      	ldrb	r3, [r4, #0]
 801eadc:	2b2e      	cmp	r3, #46	; 0x2e
 801eade:	d10c      	bne.n	801eafa <_vfiprintf_r+0x176>
 801eae0:	7863      	ldrb	r3, [r4, #1]
 801eae2:	2b2a      	cmp	r3, #42	; 0x2a
 801eae4:	d135      	bne.n	801eb52 <_vfiprintf_r+0x1ce>
 801eae6:	9b03      	ldr	r3, [sp, #12]
 801eae8:	1d1a      	adds	r2, r3, #4
 801eaea:	681b      	ldr	r3, [r3, #0]
 801eaec:	9203      	str	r2, [sp, #12]
 801eaee:	2b00      	cmp	r3, #0
 801eaf0:	bfb8      	it	lt
 801eaf2:	f04f 33ff 	movlt.w	r3, #4294967295
 801eaf6:	3402      	adds	r4, #2
 801eaf8:	9305      	str	r3, [sp, #20]
 801eafa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801ebe0 <_vfiprintf_r+0x25c>
 801eafe:	7821      	ldrb	r1, [r4, #0]
 801eb00:	2203      	movs	r2, #3
 801eb02:	4650      	mov	r0, sl
 801eb04:	f7e1 fb7c 	bl	8000200 <memchr>
 801eb08:	b140      	cbz	r0, 801eb1c <_vfiprintf_r+0x198>
 801eb0a:	2340      	movs	r3, #64	; 0x40
 801eb0c:	eba0 000a 	sub.w	r0, r0, sl
 801eb10:	fa03 f000 	lsl.w	r0, r3, r0
 801eb14:	9b04      	ldr	r3, [sp, #16]
 801eb16:	4303      	orrs	r3, r0
 801eb18:	3401      	adds	r4, #1
 801eb1a:	9304      	str	r3, [sp, #16]
 801eb1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801eb20:	482c      	ldr	r0, [pc, #176]	; (801ebd4 <_vfiprintf_r+0x250>)
 801eb22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801eb26:	2206      	movs	r2, #6
 801eb28:	f7e1 fb6a 	bl	8000200 <memchr>
 801eb2c:	2800      	cmp	r0, #0
 801eb2e:	d03f      	beq.n	801ebb0 <_vfiprintf_r+0x22c>
 801eb30:	4b29      	ldr	r3, [pc, #164]	; (801ebd8 <_vfiprintf_r+0x254>)
 801eb32:	bb1b      	cbnz	r3, 801eb7c <_vfiprintf_r+0x1f8>
 801eb34:	9b03      	ldr	r3, [sp, #12]
 801eb36:	3307      	adds	r3, #7
 801eb38:	f023 0307 	bic.w	r3, r3, #7
 801eb3c:	3308      	adds	r3, #8
 801eb3e:	9303      	str	r3, [sp, #12]
 801eb40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801eb42:	443b      	add	r3, r7
 801eb44:	9309      	str	r3, [sp, #36]	; 0x24
 801eb46:	e767      	b.n	801ea18 <_vfiprintf_r+0x94>
 801eb48:	fb0c 3202 	mla	r2, ip, r2, r3
 801eb4c:	460c      	mov	r4, r1
 801eb4e:	2001      	movs	r0, #1
 801eb50:	e7a5      	b.n	801ea9e <_vfiprintf_r+0x11a>
 801eb52:	2300      	movs	r3, #0
 801eb54:	3401      	adds	r4, #1
 801eb56:	9305      	str	r3, [sp, #20]
 801eb58:	4619      	mov	r1, r3
 801eb5a:	f04f 0c0a 	mov.w	ip, #10
 801eb5e:	4620      	mov	r0, r4
 801eb60:	f810 2b01 	ldrb.w	r2, [r0], #1
 801eb64:	3a30      	subs	r2, #48	; 0x30
 801eb66:	2a09      	cmp	r2, #9
 801eb68:	d903      	bls.n	801eb72 <_vfiprintf_r+0x1ee>
 801eb6a:	2b00      	cmp	r3, #0
 801eb6c:	d0c5      	beq.n	801eafa <_vfiprintf_r+0x176>
 801eb6e:	9105      	str	r1, [sp, #20]
 801eb70:	e7c3      	b.n	801eafa <_vfiprintf_r+0x176>
 801eb72:	fb0c 2101 	mla	r1, ip, r1, r2
 801eb76:	4604      	mov	r4, r0
 801eb78:	2301      	movs	r3, #1
 801eb7a:	e7f0      	b.n	801eb5e <_vfiprintf_r+0x1da>
 801eb7c:	ab03      	add	r3, sp, #12
 801eb7e:	9300      	str	r3, [sp, #0]
 801eb80:	462a      	mov	r2, r5
 801eb82:	4b16      	ldr	r3, [pc, #88]	; (801ebdc <_vfiprintf_r+0x258>)
 801eb84:	a904      	add	r1, sp, #16
 801eb86:	4630      	mov	r0, r6
 801eb88:	f7fc fa02 	bl	801af90 <_printf_float>
 801eb8c:	4607      	mov	r7, r0
 801eb8e:	1c78      	adds	r0, r7, #1
 801eb90:	d1d6      	bne.n	801eb40 <_vfiprintf_r+0x1bc>
 801eb92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801eb94:	07d9      	lsls	r1, r3, #31
 801eb96:	d405      	bmi.n	801eba4 <_vfiprintf_r+0x220>
 801eb98:	89ab      	ldrh	r3, [r5, #12]
 801eb9a:	059a      	lsls	r2, r3, #22
 801eb9c:	d402      	bmi.n	801eba4 <_vfiprintf_r+0x220>
 801eb9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801eba0:	f7ff f880 	bl	801dca4 <__retarget_lock_release_recursive>
 801eba4:	89ab      	ldrh	r3, [r5, #12]
 801eba6:	065b      	lsls	r3, r3, #25
 801eba8:	f53f af12 	bmi.w	801e9d0 <_vfiprintf_r+0x4c>
 801ebac:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ebae:	e711      	b.n	801e9d4 <_vfiprintf_r+0x50>
 801ebb0:	ab03      	add	r3, sp, #12
 801ebb2:	9300      	str	r3, [sp, #0]
 801ebb4:	462a      	mov	r2, r5
 801ebb6:	4b09      	ldr	r3, [pc, #36]	; (801ebdc <_vfiprintf_r+0x258>)
 801ebb8:	a904      	add	r1, sp, #16
 801ebba:	4630      	mov	r0, r6
 801ebbc:	f7fc fc8c 	bl	801b4d8 <_printf_i>
 801ebc0:	e7e4      	b.n	801eb8c <_vfiprintf_r+0x208>
 801ebc2:	bf00      	nop
 801ebc4:	0802453c 	.word	0x0802453c
 801ebc8:	0802455c 	.word	0x0802455c
 801ebcc:	0802451c 	.word	0x0802451c
 801ebd0:	0802475c 	.word	0x0802475c
 801ebd4:	08024766 	.word	0x08024766
 801ebd8:	0801af91 	.word	0x0801af91
 801ebdc:	0801e95f 	.word	0x0801e95f
 801ebe0:	08024762 	.word	0x08024762
 801ebe4:	00000000 	.word	0x00000000

0801ebe8 <nan>:
 801ebe8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801ebf0 <nan+0x8>
 801ebec:	4770      	bx	lr
 801ebee:	bf00      	nop
 801ebf0:	00000000 	.word	0x00000000
 801ebf4:	7ff80000 	.word	0x7ff80000

0801ebf8 <__sread>:
 801ebf8:	b510      	push	{r4, lr}
 801ebfa:	460c      	mov	r4, r1
 801ebfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec00:	f000 fa94 	bl	801f12c <_read_r>
 801ec04:	2800      	cmp	r0, #0
 801ec06:	bfab      	itete	ge
 801ec08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ec0a:	89a3      	ldrhlt	r3, [r4, #12]
 801ec0c:	181b      	addge	r3, r3, r0
 801ec0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ec12:	bfac      	ite	ge
 801ec14:	6563      	strge	r3, [r4, #84]	; 0x54
 801ec16:	81a3      	strhlt	r3, [r4, #12]
 801ec18:	bd10      	pop	{r4, pc}

0801ec1a <__swrite>:
 801ec1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ec1e:	461f      	mov	r7, r3
 801ec20:	898b      	ldrh	r3, [r1, #12]
 801ec22:	05db      	lsls	r3, r3, #23
 801ec24:	4605      	mov	r5, r0
 801ec26:	460c      	mov	r4, r1
 801ec28:	4616      	mov	r6, r2
 801ec2a:	d505      	bpl.n	801ec38 <__swrite+0x1e>
 801ec2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec30:	2302      	movs	r3, #2
 801ec32:	2200      	movs	r2, #0
 801ec34:	f000 f9de 	bl	801eff4 <_lseek_r>
 801ec38:	89a3      	ldrh	r3, [r4, #12]
 801ec3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ec3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ec42:	81a3      	strh	r3, [r4, #12]
 801ec44:	4632      	mov	r2, r6
 801ec46:	463b      	mov	r3, r7
 801ec48:	4628      	mov	r0, r5
 801ec4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ec4e:	f000 b877 	b.w	801ed40 <_write_r>

0801ec52 <__sseek>:
 801ec52:	b510      	push	{r4, lr}
 801ec54:	460c      	mov	r4, r1
 801ec56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec5a:	f000 f9cb 	bl	801eff4 <_lseek_r>
 801ec5e:	1c43      	adds	r3, r0, #1
 801ec60:	89a3      	ldrh	r3, [r4, #12]
 801ec62:	bf15      	itete	ne
 801ec64:	6560      	strne	r0, [r4, #84]	; 0x54
 801ec66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ec6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ec6e:	81a3      	strheq	r3, [r4, #12]
 801ec70:	bf18      	it	ne
 801ec72:	81a3      	strhne	r3, [r4, #12]
 801ec74:	bd10      	pop	{r4, pc}

0801ec76 <__sclose>:
 801ec76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec7a:	f000 b8e9 	b.w	801ee50 <_close_r>
	...

0801ec80 <__swbuf_r>:
 801ec80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ec82:	460e      	mov	r6, r1
 801ec84:	4614      	mov	r4, r2
 801ec86:	4605      	mov	r5, r0
 801ec88:	b118      	cbz	r0, 801ec92 <__swbuf_r+0x12>
 801ec8a:	6983      	ldr	r3, [r0, #24]
 801ec8c:	b90b      	cbnz	r3, 801ec92 <__swbuf_r+0x12>
 801ec8e:	f7fe fbe5 	bl	801d45c <__sinit>
 801ec92:	4b21      	ldr	r3, [pc, #132]	; (801ed18 <__swbuf_r+0x98>)
 801ec94:	429c      	cmp	r4, r3
 801ec96:	d12b      	bne.n	801ecf0 <__swbuf_r+0x70>
 801ec98:	686c      	ldr	r4, [r5, #4]
 801ec9a:	69a3      	ldr	r3, [r4, #24]
 801ec9c:	60a3      	str	r3, [r4, #8]
 801ec9e:	89a3      	ldrh	r3, [r4, #12]
 801eca0:	071a      	lsls	r2, r3, #28
 801eca2:	d52f      	bpl.n	801ed04 <__swbuf_r+0x84>
 801eca4:	6923      	ldr	r3, [r4, #16]
 801eca6:	b36b      	cbz	r3, 801ed04 <__swbuf_r+0x84>
 801eca8:	6923      	ldr	r3, [r4, #16]
 801ecaa:	6820      	ldr	r0, [r4, #0]
 801ecac:	1ac0      	subs	r0, r0, r3
 801ecae:	6963      	ldr	r3, [r4, #20]
 801ecb0:	b2f6      	uxtb	r6, r6
 801ecb2:	4283      	cmp	r3, r0
 801ecb4:	4637      	mov	r7, r6
 801ecb6:	dc04      	bgt.n	801ecc2 <__swbuf_r+0x42>
 801ecb8:	4621      	mov	r1, r4
 801ecba:	4628      	mov	r0, r5
 801ecbc:	f000 f95e 	bl	801ef7c <_fflush_r>
 801ecc0:	bb30      	cbnz	r0, 801ed10 <__swbuf_r+0x90>
 801ecc2:	68a3      	ldr	r3, [r4, #8]
 801ecc4:	3b01      	subs	r3, #1
 801ecc6:	60a3      	str	r3, [r4, #8]
 801ecc8:	6823      	ldr	r3, [r4, #0]
 801ecca:	1c5a      	adds	r2, r3, #1
 801eccc:	6022      	str	r2, [r4, #0]
 801ecce:	701e      	strb	r6, [r3, #0]
 801ecd0:	6963      	ldr	r3, [r4, #20]
 801ecd2:	3001      	adds	r0, #1
 801ecd4:	4283      	cmp	r3, r0
 801ecd6:	d004      	beq.n	801ece2 <__swbuf_r+0x62>
 801ecd8:	89a3      	ldrh	r3, [r4, #12]
 801ecda:	07db      	lsls	r3, r3, #31
 801ecdc:	d506      	bpl.n	801ecec <__swbuf_r+0x6c>
 801ecde:	2e0a      	cmp	r6, #10
 801ece0:	d104      	bne.n	801ecec <__swbuf_r+0x6c>
 801ece2:	4621      	mov	r1, r4
 801ece4:	4628      	mov	r0, r5
 801ece6:	f000 f949 	bl	801ef7c <_fflush_r>
 801ecea:	b988      	cbnz	r0, 801ed10 <__swbuf_r+0x90>
 801ecec:	4638      	mov	r0, r7
 801ecee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ecf0:	4b0a      	ldr	r3, [pc, #40]	; (801ed1c <__swbuf_r+0x9c>)
 801ecf2:	429c      	cmp	r4, r3
 801ecf4:	d101      	bne.n	801ecfa <__swbuf_r+0x7a>
 801ecf6:	68ac      	ldr	r4, [r5, #8]
 801ecf8:	e7cf      	b.n	801ec9a <__swbuf_r+0x1a>
 801ecfa:	4b09      	ldr	r3, [pc, #36]	; (801ed20 <__swbuf_r+0xa0>)
 801ecfc:	429c      	cmp	r4, r3
 801ecfe:	bf08      	it	eq
 801ed00:	68ec      	ldreq	r4, [r5, #12]
 801ed02:	e7ca      	b.n	801ec9a <__swbuf_r+0x1a>
 801ed04:	4621      	mov	r1, r4
 801ed06:	4628      	mov	r0, r5
 801ed08:	f000 f82c 	bl	801ed64 <__swsetup_r>
 801ed0c:	2800      	cmp	r0, #0
 801ed0e:	d0cb      	beq.n	801eca8 <__swbuf_r+0x28>
 801ed10:	f04f 37ff 	mov.w	r7, #4294967295
 801ed14:	e7ea      	b.n	801ecec <__swbuf_r+0x6c>
 801ed16:	bf00      	nop
 801ed18:	0802453c 	.word	0x0802453c
 801ed1c:	0802455c 	.word	0x0802455c
 801ed20:	0802451c 	.word	0x0802451c

0801ed24 <__ascii_wctomb>:
 801ed24:	b149      	cbz	r1, 801ed3a <__ascii_wctomb+0x16>
 801ed26:	2aff      	cmp	r2, #255	; 0xff
 801ed28:	bf85      	ittet	hi
 801ed2a:	238a      	movhi	r3, #138	; 0x8a
 801ed2c:	6003      	strhi	r3, [r0, #0]
 801ed2e:	700a      	strbls	r2, [r1, #0]
 801ed30:	f04f 30ff 	movhi.w	r0, #4294967295
 801ed34:	bf98      	it	ls
 801ed36:	2001      	movls	r0, #1
 801ed38:	4770      	bx	lr
 801ed3a:	4608      	mov	r0, r1
 801ed3c:	4770      	bx	lr
	...

0801ed40 <_write_r>:
 801ed40:	b538      	push	{r3, r4, r5, lr}
 801ed42:	4d07      	ldr	r5, [pc, #28]	; (801ed60 <_write_r+0x20>)
 801ed44:	4604      	mov	r4, r0
 801ed46:	4608      	mov	r0, r1
 801ed48:	4611      	mov	r1, r2
 801ed4a:	2200      	movs	r2, #0
 801ed4c:	602a      	str	r2, [r5, #0]
 801ed4e:	461a      	mov	r2, r3
 801ed50:	f7e5 ffa5 	bl	8004c9e <_write>
 801ed54:	1c43      	adds	r3, r0, #1
 801ed56:	d102      	bne.n	801ed5e <_write_r+0x1e>
 801ed58:	682b      	ldr	r3, [r5, #0]
 801ed5a:	b103      	cbz	r3, 801ed5e <_write_r+0x1e>
 801ed5c:	6023      	str	r3, [r4, #0]
 801ed5e:	bd38      	pop	{r3, r4, r5, pc}
 801ed60:	20007888 	.word	0x20007888

0801ed64 <__swsetup_r>:
 801ed64:	4b32      	ldr	r3, [pc, #200]	; (801ee30 <__swsetup_r+0xcc>)
 801ed66:	b570      	push	{r4, r5, r6, lr}
 801ed68:	681d      	ldr	r5, [r3, #0]
 801ed6a:	4606      	mov	r6, r0
 801ed6c:	460c      	mov	r4, r1
 801ed6e:	b125      	cbz	r5, 801ed7a <__swsetup_r+0x16>
 801ed70:	69ab      	ldr	r3, [r5, #24]
 801ed72:	b913      	cbnz	r3, 801ed7a <__swsetup_r+0x16>
 801ed74:	4628      	mov	r0, r5
 801ed76:	f7fe fb71 	bl	801d45c <__sinit>
 801ed7a:	4b2e      	ldr	r3, [pc, #184]	; (801ee34 <__swsetup_r+0xd0>)
 801ed7c:	429c      	cmp	r4, r3
 801ed7e:	d10f      	bne.n	801eda0 <__swsetup_r+0x3c>
 801ed80:	686c      	ldr	r4, [r5, #4]
 801ed82:	89a3      	ldrh	r3, [r4, #12]
 801ed84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801ed88:	0719      	lsls	r1, r3, #28
 801ed8a:	d42c      	bmi.n	801ede6 <__swsetup_r+0x82>
 801ed8c:	06dd      	lsls	r5, r3, #27
 801ed8e:	d411      	bmi.n	801edb4 <__swsetup_r+0x50>
 801ed90:	2309      	movs	r3, #9
 801ed92:	6033      	str	r3, [r6, #0]
 801ed94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801ed98:	81a3      	strh	r3, [r4, #12]
 801ed9a:	f04f 30ff 	mov.w	r0, #4294967295
 801ed9e:	e03e      	b.n	801ee1e <__swsetup_r+0xba>
 801eda0:	4b25      	ldr	r3, [pc, #148]	; (801ee38 <__swsetup_r+0xd4>)
 801eda2:	429c      	cmp	r4, r3
 801eda4:	d101      	bne.n	801edaa <__swsetup_r+0x46>
 801eda6:	68ac      	ldr	r4, [r5, #8]
 801eda8:	e7eb      	b.n	801ed82 <__swsetup_r+0x1e>
 801edaa:	4b24      	ldr	r3, [pc, #144]	; (801ee3c <__swsetup_r+0xd8>)
 801edac:	429c      	cmp	r4, r3
 801edae:	bf08      	it	eq
 801edb0:	68ec      	ldreq	r4, [r5, #12]
 801edb2:	e7e6      	b.n	801ed82 <__swsetup_r+0x1e>
 801edb4:	0758      	lsls	r0, r3, #29
 801edb6:	d512      	bpl.n	801edde <__swsetup_r+0x7a>
 801edb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801edba:	b141      	cbz	r1, 801edce <__swsetup_r+0x6a>
 801edbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801edc0:	4299      	cmp	r1, r3
 801edc2:	d002      	beq.n	801edca <__swsetup_r+0x66>
 801edc4:	4630      	mov	r0, r6
 801edc6:	f7fb ff99 	bl	801acfc <_free_r>
 801edca:	2300      	movs	r3, #0
 801edcc:	6363      	str	r3, [r4, #52]	; 0x34
 801edce:	89a3      	ldrh	r3, [r4, #12]
 801edd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801edd4:	81a3      	strh	r3, [r4, #12]
 801edd6:	2300      	movs	r3, #0
 801edd8:	6063      	str	r3, [r4, #4]
 801edda:	6923      	ldr	r3, [r4, #16]
 801eddc:	6023      	str	r3, [r4, #0]
 801edde:	89a3      	ldrh	r3, [r4, #12]
 801ede0:	f043 0308 	orr.w	r3, r3, #8
 801ede4:	81a3      	strh	r3, [r4, #12]
 801ede6:	6923      	ldr	r3, [r4, #16]
 801ede8:	b94b      	cbnz	r3, 801edfe <__swsetup_r+0x9a>
 801edea:	89a3      	ldrh	r3, [r4, #12]
 801edec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801edf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801edf4:	d003      	beq.n	801edfe <__swsetup_r+0x9a>
 801edf6:	4621      	mov	r1, r4
 801edf8:	4630      	mov	r0, r6
 801edfa:	f000 f931 	bl	801f060 <__smakebuf_r>
 801edfe:	89a0      	ldrh	r0, [r4, #12]
 801ee00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801ee04:	f010 0301 	ands.w	r3, r0, #1
 801ee08:	d00a      	beq.n	801ee20 <__swsetup_r+0xbc>
 801ee0a:	2300      	movs	r3, #0
 801ee0c:	60a3      	str	r3, [r4, #8]
 801ee0e:	6963      	ldr	r3, [r4, #20]
 801ee10:	425b      	negs	r3, r3
 801ee12:	61a3      	str	r3, [r4, #24]
 801ee14:	6923      	ldr	r3, [r4, #16]
 801ee16:	b943      	cbnz	r3, 801ee2a <__swsetup_r+0xc6>
 801ee18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801ee1c:	d1ba      	bne.n	801ed94 <__swsetup_r+0x30>
 801ee1e:	bd70      	pop	{r4, r5, r6, pc}
 801ee20:	0781      	lsls	r1, r0, #30
 801ee22:	bf58      	it	pl
 801ee24:	6963      	ldrpl	r3, [r4, #20]
 801ee26:	60a3      	str	r3, [r4, #8]
 801ee28:	e7f4      	b.n	801ee14 <__swsetup_r+0xb0>
 801ee2a:	2000      	movs	r0, #0
 801ee2c:	e7f7      	b.n	801ee1e <__swsetup_r+0xba>
 801ee2e:	bf00      	nop
 801ee30:	20000074 	.word	0x20000074
 801ee34:	0802453c 	.word	0x0802453c
 801ee38:	0802455c 	.word	0x0802455c
 801ee3c:	0802451c 	.word	0x0802451c

0801ee40 <abort>:
 801ee40:	b508      	push	{r3, lr}
 801ee42:	2006      	movs	r0, #6
 801ee44:	f000 f9ac 	bl	801f1a0 <raise>
 801ee48:	2001      	movs	r0, #1
 801ee4a:	f7e5 ff01 	bl	8004c50 <_exit>
	...

0801ee50 <_close_r>:
 801ee50:	b538      	push	{r3, r4, r5, lr}
 801ee52:	4d06      	ldr	r5, [pc, #24]	; (801ee6c <_close_r+0x1c>)
 801ee54:	2300      	movs	r3, #0
 801ee56:	4604      	mov	r4, r0
 801ee58:	4608      	mov	r0, r1
 801ee5a:	602b      	str	r3, [r5, #0]
 801ee5c:	f7e5 ff3b 	bl	8004cd6 <_close>
 801ee60:	1c43      	adds	r3, r0, #1
 801ee62:	d102      	bne.n	801ee6a <_close_r+0x1a>
 801ee64:	682b      	ldr	r3, [r5, #0]
 801ee66:	b103      	cbz	r3, 801ee6a <_close_r+0x1a>
 801ee68:	6023      	str	r3, [r4, #0]
 801ee6a:	bd38      	pop	{r3, r4, r5, pc}
 801ee6c:	20007888 	.word	0x20007888

0801ee70 <__sflush_r>:
 801ee70:	898a      	ldrh	r2, [r1, #12]
 801ee72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ee76:	4605      	mov	r5, r0
 801ee78:	0710      	lsls	r0, r2, #28
 801ee7a:	460c      	mov	r4, r1
 801ee7c:	d458      	bmi.n	801ef30 <__sflush_r+0xc0>
 801ee7e:	684b      	ldr	r3, [r1, #4]
 801ee80:	2b00      	cmp	r3, #0
 801ee82:	dc05      	bgt.n	801ee90 <__sflush_r+0x20>
 801ee84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ee86:	2b00      	cmp	r3, #0
 801ee88:	dc02      	bgt.n	801ee90 <__sflush_r+0x20>
 801ee8a:	2000      	movs	r0, #0
 801ee8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ee90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ee92:	2e00      	cmp	r6, #0
 801ee94:	d0f9      	beq.n	801ee8a <__sflush_r+0x1a>
 801ee96:	2300      	movs	r3, #0
 801ee98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ee9c:	682f      	ldr	r7, [r5, #0]
 801ee9e:	602b      	str	r3, [r5, #0]
 801eea0:	d032      	beq.n	801ef08 <__sflush_r+0x98>
 801eea2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801eea4:	89a3      	ldrh	r3, [r4, #12]
 801eea6:	075a      	lsls	r2, r3, #29
 801eea8:	d505      	bpl.n	801eeb6 <__sflush_r+0x46>
 801eeaa:	6863      	ldr	r3, [r4, #4]
 801eeac:	1ac0      	subs	r0, r0, r3
 801eeae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801eeb0:	b10b      	cbz	r3, 801eeb6 <__sflush_r+0x46>
 801eeb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801eeb4:	1ac0      	subs	r0, r0, r3
 801eeb6:	2300      	movs	r3, #0
 801eeb8:	4602      	mov	r2, r0
 801eeba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801eebc:	6a21      	ldr	r1, [r4, #32]
 801eebe:	4628      	mov	r0, r5
 801eec0:	47b0      	blx	r6
 801eec2:	1c43      	adds	r3, r0, #1
 801eec4:	89a3      	ldrh	r3, [r4, #12]
 801eec6:	d106      	bne.n	801eed6 <__sflush_r+0x66>
 801eec8:	6829      	ldr	r1, [r5, #0]
 801eeca:	291d      	cmp	r1, #29
 801eecc:	d82c      	bhi.n	801ef28 <__sflush_r+0xb8>
 801eece:	4a2a      	ldr	r2, [pc, #168]	; (801ef78 <__sflush_r+0x108>)
 801eed0:	40ca      	lsrs	r2, r1
 801eed2:	07d6      	lsls	r6, r2, #31
 801eed4:	d528      	bpl.n	801ef28 <__sflush_r+0xb8>
 801eed6:	2200      	movs	r2, #0
 801eed8:	6062      	str	r2, [r4, #4]
 801eeda:	04d9      	lsls	r1, r3, #19
 801eedc:	6922      	ldr	r2, [r4, #16]
 801eede:	6022      	str	r2, [r4, #0]
 801eee0:	d504      	bpl.n	801eeec <__sflush_r+0x7c>
 801eee2:	1c42      	adds	r2, r0, #1
 801eee4:	d101      	bne.n	801eeea <__sflush_r+0x7a>
 801eee6:	682b      	ldr	r3, [r5, #0]
 801eee8:	b903      	cbnz	r3, 801eeec <__sflush_r+0x7c>
 801eeea:	6560      	str	r0, [r4, #84]	; 0x54
 801eeec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801eeee:	602f      	str	r7, [r5, #0]
 801eef0:	2900      	cmp	r1, #0
 801eef2:	d0ca      	beq.n	801ee8a <__sflush_r+0x1a>
 801eef4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801eef8:	4299      	cmp	r1, r3
 801eefa:	d002      	beq.n	801ef02 <__sflush_r+0x92>
 801eefc:	4628      	mov	r0, r5
 801eefe:	f7fb fefd 	bl	801acfc <_free_r>
 801ef02:	2000      	movs	r0, #0
 801ef04:	6360      	str	r0, [r4, #52]	; 0x34
 801ef06:	e7c1      	b.n	801ee8c <__sflush_r+0x1c>
 801ef08:	6a21      	ldr	r1, [r4, #32]
 801ef0a:	2301      	movs	r3, #1
 801ef0c:	4628      	mov	r0, r5
 801ef0e:	47b0      	blx	r6
 801ef10:	1c41      	adds	r1, r0, #1
 801ef12:	d1c7      	bne.n	801eea4 <__sflush_r+0x34>
 801ef14:	682b      	ldr	r3, [r5, #0]
 801ef16:	2b00      	cmp	r3, #0
 801ef18:	d0c4      	beq.n	801eea4 <__sflush_r+0x34>
 801ef1a:	2b1d      	cmp	r3, #29
 801ef1c:	d001      	beq.n	801ef22 <__sflush_r+0xb2>
 801ef1e:	2b16      	cmp	r3, #22
 801ef20:	d101      	bne.n	801ef26 <__sflush_r+0xb6>
 801ef22:	602f      	str	r7, [r5, #0]
 801ef24:	e7b1      	b.n	801ee8a <__sflush_r+0x1a>
 801ef26:	89a3      	ldrh	r3, [r4, #12]
 801ef28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ef2c:	81a3      	strh	r3, [r4, #12]
 801ef2e:	e7ad      	b.n	801ee8c <__sflush_r+0x1c>
 801ef30:	690f      	ldr	r7, [r1, #16]
 801ef32:	2f00      	cmp	r7, #0
 801ef34:	d0a9      	beq.n	801ee8a <__sflush_r+0x1a>
 801ef36:	0793      	lsls	r3, r2, #30
 801ef38:	680e      	ldr	r6, [r1, #0]
 801ef3a:	bf08      	it	eq
 801ef3c:	694b      	ldreq	r3, [r1, #20]
 801ef3e:	600f      	str	r7, [r1, #0]
 801ef40:	bf18      	it	ne
 801ef42:	2300      	movne	r3, #0
 801ef44:	eba6 0807 	sub.w	r8, r6, r7
 801ef48:	608b      	str	r3, [r1, #8]
 801ef4a:	f1b8 0f00 	cmp.w	r8, #0
 801ef4e:	dd9c      	ble.n	801ee8a <__sflush_r+0x1a>
 801ef50:	6a21      	ldr	r1, [r4, #32]
 801ef52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ef54:	4643      	mov	r3, r8
 801ef56:	463a      	mov	r2, r7
 801ef58:	4628      	mov	r0, r5
 801ef5a:	47b0      	blx	r6
 801ef5c:	2800      	cmp	r0, #0
 801ef5e:	dc06      	bgt.n	801ef6e <__sflush_r+0xfe>
 801ef60:	89a3      	ldrh	r3, [r4, #12]
 801ef62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ef66:	81a3      	strh	r3, [r4, #12]
 801ef68:	f04f 30ff 	mov.w	r0, #4294967295
 801ef6c:	e78e      	b.n	801ee8c <__sflush_r+0x1c>
 801ef6e:	4407      	add	r7, r0
 801ef70:	eba8 0800 	sub.w	r8, r8, r0
 801ef74:	e7e9      	b.n	801ef4a <__sflush_r+0xda>
 801ef76:	bf00      	nop
 801ef78:	20400001 	.word	0x20400001

0801ef7c <_fflush_r>:
 801ef7c:	b538      	push	{r3, r4, r5, lr}
 801ef7e:	690b      	ldr	r3, [r1, #16]
 801ef80:	4605      	mov	r5, r0
 801ef82:	460c      	mov	r4, r1
 801ef84:	b913      	cbnz	r3, 801ef8c <_fflush_r+0x10>
 801ef86:	2500      	movs	r5, #0
 801ef88:	4628      	mov	r0, r5
 801ef8a:	bd38      	pop	{r3, r4, r5, pc}
 801ef8c:	b118      	cbz	r0, 801ef96 <_fflush_r+0x1a>
 801ef8e:	6983      	ldr	r3, [r0, #24]
 801ef90:	b90b      	cbnz	r3, 801ef96 <_fflush_r+0x1a>
 801ef92:	f7fe fa63 	bl	801d45c <__sinit>
 801ef96:	4b14      	ldr	r3, [pc, #80]	; (801efe8 <_fflush_r+0x6c>)
 801ef98:	429c      	cmp	r4, r3
 801ef9a:	d11b      	bne.n	801efd4 <_fflush_r+0x58>
 801ef9c:	686c      	ldr	r4, [r5, #4]
 801ef9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801efa2:	2b00      	cmp	r3, #0
 801efa4:	d0ef      	beq.n	801ef86 <_fflush_r+0xa>
 801efa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801efa8:	07d0      	lsls	r0, r2, #31
 801efaa:	d404      	bmi.n	801efb6 <_fflush_r+0x3a>
 801efac:	0599      	lsls	r1, r3, #22
 801efae:	d402      	bmi.n	801efb6 <_fflush_r+0x3a>
 801efb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801efb2:	f7fe fe76 	bl	801dca2 <__retarget_lock_acquire_recursive>
 801efb6:	4628      	mov	r0, r5
 801efb8:	4621      	mov	r1, r4
 801efba:	f7ff ff59 	bl	801ee70 <__sflush_r>
 801efbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801efc0:	07da      	lsls	r2, r3, #31
 801efc2:	4605      	mov	r5, r0
 801efc4:	d4e0      	bmi.n	801ef88 <_fflush_r+0xc>
 801efc6:	89a3      	ldrh	r3, [r4, #12]
 801efc8:	059b      	lsls	r3, r3, #22
 801efca:	d4dd      	bmi.n	801ef88 <_fflush_r+0xc>
 801efcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801efce:	f7fe fe69 	bl	801dca4 <__retarget_lock_release_recursive>
 801efd2:	e7d9      	b.n	801ef88 <_fflush_r+0xc>
 801efd4:	4b05      	ldr	r3, [pc, #20]	; (801efec <_fflush_r+0x70>)
 801efd6:	429c      	cmp	r4, r3
 801efd8:	d101      	bne.n	801efde <_fflush_r+0x62>
 801efda:	68ac      	ldr	r4, [r5, #8]
 801efdc:	e7df      	b.n	801ef9e <_fflush_r+0x22>
 801efde:	4b04      	ldr	r3, [pc, #16]	; (801eff0 <_fflush_r+0x74>)
 801efe0:	429c      	cmp	r4, r3
 801efe2:	bf08      	it	eq
 801efe4:	68ec      	ldreq	r4, [r5, #12]
 801efe6:	e7da      	b.n	801ef9e <_fflush_r+0x22>
 801efe8:	0802453c 	.word	0x0802453c
 801efec:	0802455c 	.word	0x0802455c
 801eff0:	0802451c 	.word	0x0802451c

0801eff4 <_lseek_r>:
 801eff4:	b538      	push	{r3, r4, r5, lr}
 801eff6:	4d07      	ldr	r5, [pc, #28]	; (801f014 <_lseek_r+0x20>)
 801eff8:	4604      	mov	r4, r0
 801effa:	4608      	mov	r0, r1
 801effc:	4611      	mov	r1, r2
 801effe:	2200      	movs	r2, #0
 801f000:	602a      	str	r2, [r5, #0]
 801f002:	461a      	mov	r2, r3
 801f004:	f7e5 fe8e 	bl	8004d24 <_lseek>
 801f008:	1c43      	adds	r3, r0, #1
 801f00a:	d102      	bne.n	801f012 <_lseek_r+0x1e>
 801f00c:	682b      	ldr	r3, [r5, #0]
 801f00e:	b103      	cbz	r3, 801f012 <_lseek_r+0x1e>
 801f010:	6023      	str	r3, [r4, #0]
 801f012:	bd38      	pop	{r3, r4, r5, pc}
 801f014:	20007888 	.word	0x20007888

0801f018 <__swhatbuf_r>:
 801f018:	b570      	push	{r4, r5, r6, lr}
 801f01a:	460e      	mov	r6, r1
 801f01c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f020:	2900      	cmp	r1, #0
 801f022:	b096      	sub	sp, #88	; 0x58
 801f024:	4614      	mov	r4, r2
 801f026:	461d      	mov	r5, r3
 801f028:	da07      	bge.n	801f03a <__swhatbuf_r+0x22>
 801f02a:	2300      	movs	r3, #0
 801f02c:	602b      	str	r3, [r5, #0]
 801f02e:	89b3      	ldrh	r3, [r6, #12]
 801f030:	061a      	lsls	r2, r3, #24
 801f032:	d410      	bmi.n	801f056 <__swhatbuf_r+0x3e>
 801f034:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801f038:	e00e      	b.n	801f058 <__swhatbuf_r+0x40>
 801f03a:	466a      	mov	r2, sp
 801f03c:	f000 f8cc 	bl	801f1d8 <_fstat_r>
 801f040:	2800      	cmp	r0, #0
 801f042:	dbf2      	blt.n	801f02a <__swhatbuf_r+0x12>
 801f044:	9a01      	ldr	r2, [sp, #4]
 801f046:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801f04a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801f04e:	425a      	negs	r2, r3
 801f050:	415a      	adcs	r2, r3
 801f052:	602a      	str	r2, [r5, #0]
 801f054:	e7ee      	b.n	801f034 <__swhatbuf_r+0x1c>
 801f056:	2340      	movs	r3, #64	; 0x40
 801f058:	2000      	movs	r0, #0
 801f05a:	6023      	str	r3, [r4, #0]
 801f05c:	b016      	add	sp, #88	; 0x58
 801f05e:	bd70      	pop	{r4, r5, r6, pc}

0801f060 <__smakebuf_r>:
 801f060:	898b      	ldrh	r3, [r1, #12]
 801f062:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801f064:	079d      	lsls	r5, r3, #30
 801f066:	4606      	mov	r6, r0
 801f068:	460c      	mov	r4, r1
 801f06a:	d507      	bpl.n	801f07c <__smakebuf_r+0x1c>
 801f06c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801f070:	6023      	str	r3, [r4, #0]
 801f072:	6123      	str	r3, [r4, #16]
 801f074:	2301      	movs	r3, #1
 801f076:	6163      	str	r3, [r4, #20]
 801f078:	b002      	add	sp, #8
 801f07a:	bd70      	pop	{r4, r5, r6, pc}
 801f07c:	ab01      	add	r3, sp, #4
 801f07e:	466a      	mov	r2, sp
 801f080:	f7ff ffca 	bl	801f018 <__swhatbuf_r>
 801f084:	9900      	ldr	r1, [sp, #0]
 801f086:	4605      	mov	r5, r0
 801f088:	4630      	mov	r0, r6
 801f08a:	f7fb fe87 	bl	801ad9c <_malloc_r>
 801f08e:	b948      	cbnz	r0, 801f0a4 <__smakebuf_r+0x44>
 801f090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f094:	059a      	lsls	r2, r3, #22
 801f096:	d4ef      	bmi.n	801f078 <__smakebuf_r+0x18>
 801f098:	f023 0303 	bic.w	r3, r3, #3
 801f09c:	f043 0302 	orr.w	r3, r3, #2
 801f0a0:	81a3      	strh	r3, [r4, #12]
 801f0a2:	e7e3      	b.n	801f06c <__smakebuf_r+0xc>
 801f0a4:	4b0d      	ldr	r3, [pc, #52]	; (801f0dc <__smakebuf_r+0x7c>)
 801f0a6:	62b3      	str	r3, [r6, #40]	; 0x28
 801f0a8:	89a3      	ldrh	r3, [r4, #12]
 801f0aa:	6020      	str	r0, [r4, #0]
 801f0ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f0b0:	81a3      	strh	r3, [r4, #12]
 801f0b2:	9b00      	ldr	r3, [sp, #0]
 801f0b4:	6163      	str	r3, [r4, #20]
 801f0b6:	9b01      	ldr	r3, [sp, #4]
 801f0b8:	6120      	str	r0, [r4, #16]
 801f0ba:	b15b      	cbz	r3, 801f0d4 <__smakebuf_r+0x74>
 801f0bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f0c0:	4630      	mov	r0, r6
 801f0c2:	f000 f89b 	bl	801f1fc <_isatty_r>
 801f0c6:	b128      	cbz	r0, 801f0d4 <__smakebuf_r+0x74>
 801f0c8:	89a3      	ldrh	r3, [r4, #12]
 801f0ca:	f023 0303 	bic.w	r3, r3, #3
 801f0ce:	f043 0301 	orr.w	r3, r3, #1
 801f0d2:	81a3      	strh	r3, [r4, #12]
 801f0d4:	89a0      	ldrh	r0, [r4, #12]
 801f0d6:	4305      	orrs	r5, r0
 801f0d8:	81a5      	strh	r5, [r4, #12]
 801f0da:	e7cd      	b.n	801f078 <__smakebuf_r+0x18>
 801f0dc:	0801d3f5 	.word	0x0801d3f5

0801f0e0 <_realloc_r>:
 801f0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f0e2:	4607      	mov	r7, r0
 801f0e4:	4614      	mov	r4, r2
 801f0e6:	460e      	mov	r6, r1
 801f0e8:	b921      	cbnz	r1, 801f0f4 <_realloc_r+0x14>
 801f0ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801f0ee:	4611      	mov	r1, r2
 801f0f0:	f7fb be54 	b.w	801ad9c <_malloc_r>
 801f0f4:	b922      	cbnz	r2, 801f100 <_realloc_r+0x20>
 801f0f6:	f7fb fe01 	bl	801acfc <_free_r>
 801f0fa:	4625      	mov	r5, r4
 801f0fc:	4628      	mov	r0, r5
 801f0fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f100:	f000 f88c 	bl	801f21c <_malloc_usable_size_r>
 801f104:	42a0      	cmp	r0, r4
 801f106:	d20f      	bcs.n	801f128 <_realloc_r+0x48>
 801f108:	4621      	mov	r1, r4
 801f10a:	4638      	mov	r0, r7
 801f10c:	f7fb fe46 	bl	801ad9c <_malloc_r>
 801f110:	4605      	mov	r5, r0
 801f112:	2800      	cmp	r0, #0
 801f114:	d0f2      	beq.n	801f0fc <_realloc_r+0x1c>
 801f116:	4631      	mov	r1, r6
 801f118:	4622      	mov	r2, r4
 801f11a:	f7fb fdbf 	bl	801ac9c <memcpy>
 801f11e:	4631      	mov	r1, r6
 801f120:	4638      	mov	r0, r7
 801f122:	f7fb fdeb 	bl	801acfc <_free_r>
 801f126:	e7e9      	b.n	801f0fc <_realloc_r+0x1c>
 801f128:	4635      	mov	r5, r6
 801f12a:	e7e7      	b.n	801f0fc <_realloc_r+0x1c>

0801f12c <_read_r>:
 801f12c:	b538      	push	{r3, r4, r5, lr}
 801f12e:	4d07      	ldr	r5, [pc, #28]	; (801f14c <_read_r+0x20>)
 801f130:	4604      	mov	r4, r0
 801f132:	4608      	mov	r0, r1
 801f134:	4611      	mov	r1, r2
 801f136:	2200      	movs	r2, #0
 801f138:	602a      	str	r2, [r5, #0]
 801f13a:	461a      	mov	r2, r3
 801f13c:	f7e5 fd92 	bl	8004c64 <_read>
 801f140:	1c43      	adds	r3, r0, #1
 801f142:	d102      	bne.n	801f14a <_read_r+0x1e>
 801f144:	682b      	ldr	r3, [r5, #0]
 801f146:	b103      	cbz	r3, 801f14a <_read_r+0x1e>
 801f148:	6023      	str	r3, [r4, #0]
 801f14a:	bd38      	pop	{r3, r4, r5, pc}
 801f14c:	20007888 	.word	0x20007888

0801f150 <_raise_r>:
 801f150:	291f      	cmp	r1, #31
 801f152:	b538      	push	{r3, r4, r5, lr}
 801f154:	4604      	mov	r4, r0
 801f156:	460d      	mov	r5, r1
 801f158:	d904      	bls.n	801f164 <_raise_r+0x14>
 801f15a:	2316      	movs	r3, #22
 801f15c:	6003      	str	r3, [r0, #0]
 801f15e:	f04f 30ff 	mov.w	r0, #4294967295
 801f162:	bd38      	pop	{r3, r4, r5, pc}
 801f164:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801f166:	b112      	cbz	r2, 801f16e <_raise_r+0x1e>
 801f168:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f16c:	b94b      	cbnz	r3, 801f182 <_raise_r+0x32>
 801f16e:	4620      	mov	r0, r4
 801f170:	f000 f830 	bl	801f1d4 <_getpid_r>
 801f174:	462a      	mov	r2, r5
 801f176:	4601      	mov	r1, r0
 801f178:	4620      	mov	r0, r4
 801f17a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f17e:	f000 b817 	b.w	801f1b0 <_kill_r>
 801f182:	2b01      	cmp	r3, #1
 801f184:	d00a      	beq.n	801f19c <_raise_r+0x4c>
 801f186:	1c59      	adds	r1, r3, #1
 801f188:	d103      	bne.n	801f192 <_raise_r+0x42>
 801f18a:	2316      	movs	r3, #22
 801f18c:	6003      	str	r3, [r0, #0]
 801f18e:	2001      	movs	r0, #1
 801f190:	e7e7      	b.n	801f162 <_raise_r+0x12>
 801f192:	2400      	movs	r4, #0
 801f194:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801f198:	4628      	mov	r0, r5
 801f19a:	4798      	blx	r3
 801f19c:	2000      	movs	r0, #0
 801f19e:	e7e0      	b.n	801f162 <_raise_r+0x12>

0801f1a0 <raise>:
 801f1a0:	4b02      	ldr	r3, [pc, #8]	; (801f1ac <raise+0xc>)
 801f1a2:	4601      	mov	r1, r0
 801f1a4:	6818      	ldr	r0, [r3, #0]
 801f1a6:	f7ff bfd3 	b.w	801f150 <_raise_r>
 801f1aa:	bf00      	nop
 801f1ac:	20000074 	.word	0x20000074

0801f1b0 <_kill_r>:
 801f1b0:	b538      	push	{r3, r4, r5, lr}
 801f1b2:	4d07      	ldr	r5, [pc, #28]	; (801f1d0 <_kill_r+0x20>)
 801f1b4:	2300      	movs	r3, #0
 801f1b6:	4604      	mov	r4, r0
 801f1b8:	4608      	mov	r0, r1
 801f1ba:	4611      	mov	r1, r2
 801f1bc:	602b      	str	r3, [r5, #0]
 801f1be:	f7e5 fd35 	bl	8004c2c <_kill>
 801f1c2:	1c43      	adds	r3, r0, #1
 801f1c4:	d102      	bne.n	801f1cc <_kill_r+0x1c>
 801f1c6:	682b      	ldr	r3, [r5, #0]
 801f1c8:	b103      	cbz	r3, 801f1cc <_kill_r+0x1c>
 801f1ca:	6023      	str	r3, [r4, #0]
 801f1cc:	bd38      	pop	{r3, r4, r5, pc}
 801f1ce:	bf00      	nop
 801f1d0:	20007888 	.word	0x20007888

0801f1d4 <_getpid_r>:
 801f1d4:	f7e5 bd22 	b.w	8004c1c <_getpid>

0801f1d8 <_fstat_r>:
 801f1d8:	b538      	push	{r3, r4, r5, lr}
 801f1da:	4d07      	ldr	r5, [pc, #28]	; (801f1f8 <_fstat_r+0x20>)
 801f1dc:	2300      	movs	r3, #0
 801f1de:	4604      	mov	r4, r0
 801f1e0:	4608      	mov	r0, r1
 801f1e2:	4611      	mov	r1, r2
 801f1e4:	602b      	str	r3, [r5, #0]
 801f1e6:	f7e5 fd82 	bl	8004cee <_fstat>
 801f1ea:	1c43      	adds	r3, r0, #1
 801f1ec:	d102      	bne.n	801f1f4 <_fstat_r+0x1c>
 801f1ee:	682b      	ldr	r3, [r5, #0]
 801f1f0:	b103      	cbz	r3, 801f1f4 <_fstat_r+0x1c>
 801f1f2:	6023      	str	r3, [r4, #0]
 801f1f4:	bd38      	pop	{r3, r4, r5, pc}
 801f1f6:	bf00      	nop
 801f1f8:	20007888 	.word	0x20007888

0801f1fc <_isatty_r>:
 801f1fc:	b538      	push	{r3, r4, r5, lr}
 801f1fe:	4d06      	ldr	r5, [pc, #24]	; (801f218 <_isatty_r+0x1c>)
 801f200:	2300      	movs	r3, #0
 801f202:	4604      	mov	r4, r0
 801f204:	4608      	mov	r0, r1
 801f206:	602b      	str	r3, [r5, #0]
 801f208:	f7e5 fd81 	bl	8004d0e <_isatty>
 801f20c:	1c43      	adds	r3, r0, #1
 801f20e:	d102      	bne.n	801f216 <_isatty_r+0x1a>
 801f210:	682b      	ldr	r3, [r5, #0]
 801f212:	b103      	cbz	r3, 801f216 <_isatty_r+0x1a>
 801f214:	6023      	str	r3, [r4, #0]
 801f216:	bd38      	pop	{r3, r4, r5, pc}
 801f218:	20007888 	.word	0x20007888

0801f21c <_malloc_usable_size_r>:
 801f21c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f220:	1f18      	subs	r0, r3, #4
 801f222:	2b00      	cmp	r3, #0
 801f224:	bfbc      	itt	lt
 801f226:	580b      	ldrlt	r3, [r1, r0]
 801f228:	18c0      	addlt	r0, r0, r3
 801f22a:	4770      	bx	lr

0801f22c <pow>:
 801f22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f230:	ec59 8b10 	vmov	r8, r9, d0
 801f234:	ec57 6b11 	vmov	r6, r7, d1
 801f238:	f000 f8a6 	bl	801f388 <__ieee754_pow>
 801f23c:	4b4e      	ldr	r3, [pc, #312]	; (801f378 <pow+0x14c>)
 801f23e:	f993 3000 	ldrsb.w	r3, [r3]
 801f242:	3301      	adds	r3, #1
 801f244:	ec55 4b10 	vmov	r4, r5, d0
 801f248:	d015      	beq.n	801f276 <pow+0x4a>
 801f24a:	4632      	mov	r2, r6
 801f24c:	463b      	mov	r3, r7
 801f24e:	4630      	mov	r0, r6
 801f250:	4639      	mov	r1, r7
 801f252:	f7e1 fc7b 	bl	8000b4c <__aeabi_dcmpun>
 801f256:	b970      	cbnz	r0, 801f276 <pow+0x4a>
 801f258:	4642      	mov	r2, r8
 801f25a:	464b      	mov	r3, r9
 801f25c:	4640      	mov	r0, r8
 801f25e:	4649      	mov	r1, r9
 801f260:	f7e1 fc74 	bl	8000b4c <__aeabi_dcmpun>
 801f264:	2200      	movs	r2, #0
 801f266:	2300      	movs	r3, #0
 801f268:	b148      	cbz	r0, 801f27e <pow+0x52>
 801f26a:	4630      	mov	r0, r6
 801f26c:	4639      	mov	r1, r7
 801f26e:	f7e1 fc3b 	bl	8000ae8 <__aeabi_dcmpeq>
 801f272:	2800      	cmp	r0, #0
 801f274:	d17d      	bne.n	801f372 <pow+0x146>
 801f276:	ec45 4b10 	vmov	d0, r4, r5
 801f27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f27e:	4640      	mov	r0, r8
 801f280:	4649      	mov	r1, r9
 801f282:	f7e1 fc31 	bl	8000ae8 <__aeabi_dcmpeq>
 801f286:	b1e0      	cbz	r0, 801f2c2 <pow+0x96>
 801f288:	2200      	movs	r2, #0
 801f28a:	2300      	movs	r3, #0
 801f28c:	4630      	mov	r0, r6
 801f28e:	4639      	mov	r1, r7
 801f290:	f7e1 fc2a 	bl	8000ae8 <__aeabi_dcmpeq>
 801f294:	2800      	cmp	r0, #0
 801f296:	d16c      	bne.n	801f372 <pow+0x146>
 801f298:	ec47 6b10 	vmov	d0, r6, r7
 801f29c:	f000 fe53 	bl	801ff46 <finite>
 801f2a0:	2800      	cmp	r0, #0
 801f2a2:	d0e8      	beq.n	801f276 <pow+0x4a>
 801f2a4:	2200      	movs	r2, #0
 801f2a6:	2300      	movs	r3, #0
 801f2a8:	4630      	mov	r0, r6
 801f2aa:	4639      	mov	r1, r7
 801f2ac:	f7e1 fc26 	bl	8000afc <__aeabi_dcmplt>
 801f2b0:	2800      	cmp	r0, #0
 801f2b2:	d0e0      	beq.n	801f276 <pow+0x4a>
 801f2b4:	f7fe f874 	bl	801d3a0 <__errno>
 801f2b8:	2321      	movs	r3, #33	; 0x21
 801f2ba:	6003      	str	r3, [r0, #0]
 801f2bc:	2400      	movs	r4, #0
 801f2be:	4d2f      	ldr	r5, [pc, #188]	; (801f37c <pow+0x150>)
 801f2c0:	e7d9      	b.n	801f276 <pow+0x4a>
 801f2c2:	ec45 4b10 	vmov	d0, r4, r5
 801f2c6:	f000 fe3e 	bl	801ff46 <finite>
 801f2ca:	bbb8      	cbnz	r0, 801f33c <pow+0x110>
 801f2cc:	ec49 8b10 	vmov	d0, r8, r9
 801f2d0:	f000 fe39 	bl	801ff46 <finite>
 801f2d4:	b390      	cbz	r0, 801f33c <pow+0x110>
 801f2d6:	ec47 6b10 	vmov	d0, r6, r7
 801f2da:	f000 fe34 	bl	801ff46 <finite>
 801f2de:	b368      	cbz	r0, 801f33c <pow+0x110>
 801f2e0:	4622      	mov	r2, r4
 801f2e2:	462b      	mov	r3, r5
 801f2e4:	4620      	mov	r0, r4
 801f2e6:	4629      	mov	r1, r5
 801f2e8:	f7e1 fc30 	bl	8000b4c <__aeabi_dcmpun>
 801f2ec:	b160      	cbz	r0, 801f308 <pow+0xdc>
 801f2ee:	f7fe f857 	bl	801d3a0 <__errno>
 801f2f2:	2321      	movs	r3, #33	; 0x21
 801f2f4:	6003      	str	r3, [r0, #0]
 801f2f6:	2200      	movs	r2, #0
 801f2f8:	2300      	movs	r3, #0
 801f2fa:	4610      	mov	r0, r2
 801f2fc:	4619      	mov	r1, r3
 801f2fe:	f7e1 fab5 	bl	800086c <__aeabi_ddiv>
 801f302:	4604      	mov	r4, r0
 801f304:	460d      	mov	r5, r1
 801f306:	e7b6      	b.n	801f276 <pow+0x4a>
 801f308:	f7fe f84a 	bl	801d3a0 <__errno>
 801f30c:	2322      	movs	r3, #34	; 0x22
 801f30e:	6003      	str	r3, [r0, #0]
 801f310:	2200      	movs	r2, #0
 801f312:	2300      	movs	r3, #0
 801f314:	4640      	mov	r0, r8
 801f316:	4649      	mov	r1, r9
 801f318:	f7e1 fbf0 	bl	8000afc <__aeabi_dcmplt>
 801f31c:	2400      	movs	r4, #0
 801f31e:	b158      	cbz	r0, 801f338 <pow+0x10c>
 801f320:	ec47 6b10 	vmov	d0, r6, r7
 801f324:	f000 fe1a 	bl	801ff5c <rint>
 801f328:	4632      	mov	r2, r6
 801f32a:	ec51 0b10 	vmov	r0, r1, d0
 801f32e:	463b      	mov	r3, r7
 801f330:	f7e1 fbda 	bl	8000ae8 <__aeabi_dcmpeq>
 801f334:	2800      	cmp	r0, #0
 801f336:	d0c2      	beq.n	801f2be <pow+0x92>
 801f338:	4d11      	ldr	r5, [pc, #68]	; (801f380 <pow+0x154>)
 801f33a:	e79c      	b.n	801f276 <pow+0x4a>
 801f33c:	2200      	movs	r2, #0
 801f33e:	2300      	movs	r3, #0
 801f340:	4620      	mov	r0, r4
 801f342:	4629      	mov	r1, r5
 801f344:	f7e1 fbd0 	bl	8000ae8 <__aeabi_dcmpeq>
 801f348:	2800      	cmp	r0, #0
 801f34a:	d094      	beq.n	801f276 <pow+0x4a>
 801f34c:	ec49 8b10 	vmov	d0, r8, r9
 801f350:	f000 fdf9 	bl	801ff46 <finite>
 801f354:	2800      	cmp	r0, #0
 801f356:	d08e      	beq.n	801f276 <pow+0x4a>
 801f358:	ec47 6b10 	vmov	d0, r6, r7
 801f35c:	f000 fdf3 	bl	801ff46 <finite>
 801f360:	2800      	cmp	r0, #0
 801f362:	d088      	beq.n	801f276 <pow+0x4a>
 801f364:	f7fe f81c 	bl	801d3a0 <__errno>
 801f368:	2322      	movs	r3, #34	; 0x22
 801f36a:	6003      	str	r3, [r0, #0]
 801f36c:	2400      	movs	r4, #0
 801f36e:	2500      	movs	r5, #0
 801f370:	e781      	b.n	801f276 <pow+0x4a>
 801f372:	4d04      	ldr	r5, [pc, #16]	; (801f384 <pow+0x158>)
 801f374:	2400      	movs	r4, #0
 801f376:	e77e      	b.n	801f276 <pow+0x4a>
 801f378:	20000248 	.word	0x20000248
 801f37c:	fff00000 	.word	0xfff00000
 801f380:	7ff00000 	.word	0x7ff00000
 801f384:	3ff00000 	.word	0x3ff00000

0801f388 <__ieee754_pow>:
 801f388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f38c:	ed2d 8b06 	vpush	{d8-d10}
 801f390:	b08d      	sub	sp, #52	; 0x34
 801f392:	ed8d 1b02 	vstr	d1, [sp, #8]
 801f396:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 801f39a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 801f39e:	ea56 0100 	orrs.w	r1, r6, r0
 801f3a2:	ec53 2b10 	vmov	r2, r3, d0
 801f3a6:	f000 84d1 	beq.w	801fd4c <__ieee754_pow+0x9c4>
 801f3aa:	497f      	ldr	r1, [pc, #508]	; (801f5a8 <__ieee754_pow+0x220>)
 801f3ac:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 801f3b0:	428c      	cmp	r4, r1
 801f3b2:	ee10 8a10 	vmov	r8, s0
 801f3b6:	4699      	mov	r9, r3
 801f3b8:	dc09      	bgt.n	801f3ce <__ieee754_pow+0x46>
 801f3ba:	d103      	bne.n	801f3c4 <__ieee754_pow+0x3c>
 801f3bc:	b97a      	cbnz	r2, 801f3de <__ieee754_pow+0x56>
 801f3be:	42a6      	cmp	r6, r4
 801f3c0:	dd02      	ble.n	801f3c8 <__ieee754_pow+0x40>
 801f3c2:	e00c      	b.n	801f3de <__ieee754_pow+0x56>
 801f3c4:	428e      	cmp	r6, r1
 801f3c6:	dc02      	bgt.n	801f3ce <__ieee754_pow+0x46>
 801f3c8:	428e      	cmp	r6, r1
 801f3ca:	d110      	bne.n	801f3ee <__ieee754_pow+0x66>
 801f3cc:	b178      	cbz	r0, 801f3ee <__ieee754_pow+0x66>
 801f3ce:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801f3d2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801f3d6:	ea54 0308 	orrs.w	r3, r4, r8
 801f3da:	f000 84b7 	beq.w	801fd4c <__ieee754_pow+0x9c4>
 801f3de:	4873      	ldr	r0, [pc, #460]	; (801f5ac <__ieee754_pow+0x224>)
 801f3e0:	b00d      	add	sp, #52	; 0x34
 801f3e2:	ecbd 8b06 	vpop	{d8-d10}
 801f3e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f3ea:	f7ff bbfd 	b.w	801ebe8 <nan>
 801f3ee:	f1b9 0f00 	cmp.w	r9, #0
 801f3f2:	da36      	bge.n	801f462 <__ieee754_pow+0xda>
 801f3f4:	496e      	ldr	r1, [pc, #440]	; (801f5b0 <__ieee754_pow+0x228>)
 801f3f6:	428e      	cmp	r6, r1
 801f3f8:	dc51      	bgt.n	801f49e <__ieee754_pow+0x116>
 801f3fa:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 801f3fe:	428e      	cmp	r6, r1
 801f400:	f340 84af 	ble.w	801fd62 <__ieee754_pow+0x9da>
 801f404:	1531      	asrs	r1, r6, #20
 801f406:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801f40a:	2914      	cmp	r1, #20
 801f40c:	dd0f      	ble.n	801f42e <__ieee754_pow+0xa6>
 801f40e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801f412:	fa20 fc01 	lsr.w	ip, r0, r1
 801f416:	fa0c f101 	lsl.w	r1, ip, r1
 801f41a:	4281      	cmp	r1, r0
 801f41c:	f040 84a1 	bne.w	801fd62 <__ieee754_pow+0x9da>
 801f420:	f00c 0c01 	and.w	ip, ip, #1
 801f424:	f1cc 0102 	rsb	r1, ip, #2
 801f428:	9100      	str	r1, [sp, #0]
 801f42a:	b180      	cbz	r0, 801f44e <__ieee754_pow+0xc6>
 801f42c:	e059      	b.n	801f4e2 <__ieee754_pow+0x15a>
 801f42e:	2800      	cmp	r0, #0
 801f430:	d155      	bne.n	801f4de <__ieee754_pow+0x156>
 801f432:	f1c1 0114 	rsb	r1, r1, #20
 801f436:	fa46 fc01 	asr.w	ip, r6, r1
 801f43a:	fa0c f101 	lsl.w	r1, ip, r1
 801f43e:	42b1      	cmp	r1, r6
 801f440:	f040 848c 	bne.w	801fd5c <__ieee754_pow+0x9d4>
 801f444:	f00c 0c01 	and.w	ip, ip, #1
 801f448:	f1cc 0102 	rsb	r1, ip, #2
 801f44c:	9100      	str	r1, [sp, #0]
 801f44e:	4959      	ldr	r1, [pc, #356]	; (801f5b4 <__ieee754_pow+0x22c>)
 801f450:	428e      	cmp	r6, r1
 801f452:	d12d      	bne.n	801f4b0 <__ieee754_pow+0x128>
 801f454:	2f00      	cmp	r7, #0
 801f456:	da79      	bge.n	801f54c <__ieee754_pow+0x1c4>
 801f458:	4956      	ldr	r1, [pc, #344]	; (801f5b4 <__ieee754_pow+0x22c>)
 801f45a:	2000      	movs	r0, #0
 801f45c:	f7e1 fa06 	bl	800086c <__aeabi_ddiv>
 801f460:	e016      	b.n	801f490 <__ieee754_pow+0x108>
 801f462:	2100      	movs	r1, #0
 801f464:	9100      	str	r1, [sp, #0]
 801f466:	2800      	cmp	r0, #0
 801f468:	d13b      	bne.n	801f4e2 <__ieee754_pow+0x15a>
 801f46a:	494f      	ldr	r1, [pc, #316]	; (801f5a8 <__ieee754_pow+0x220>)
 801f46c:	428e      	cmp	r6, r1
 801f46e:	d1ee      	bne.n	801f44e <__ieee754_pow+0xc6>
 801f470:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801f474:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801f478:	ea53 0308 	orrs.w	r3, r3, r8
 801f47c:	f000 8466 	beq.w	801fd4c <__ieee754_pow+0x9c4>
 801f480:	4b4d      	ldr	r3, [pc, #308]	; (801f5b8 <__ieee754_pow+0x230>)
 801f482:	429c      	cmp	r4, r3
 801f484:	dd0d      	ble.n	801f4a2 <__ieee754_pow+0x11a>
 801f486:	2f00      	cmp	r7, #0
 801f488:	f280 8464 	bge.w	801fd54 <__ieee754_pow+0x9cc>
 801f48c:	2000      	movs	r0, #0
 801f48e:	2100      	movs	r1, #0
 801f490:	ec41 0b10 	vmov	d0, r0, r1
 801f494:	b00d      	add	sp, #52	; 0x34
 801f496:	ecbd 8b06 	vpop	{d8-d10}
 801f49a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f49e:	2102      	movs	r1, #2
 801f4a0:	e7e0      	b.n	801f464 <__ieee754_pow+0xdc>
 801f4a2:	2f00      	cmp	r7, #0
 801f4a4:	daf2      	bge.n	801f48c <__ieee754_pow+0x104>
 801f4a6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 801f4aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801f4ae:	e7ef      	b.n	801f490 <__ieee754_pow+0x108>
 801f4b0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 801f4b4:	d104      	bne.n	801f4c0 <__ieee754_pow+0x138>
 801f4b6:	4610      	mov	r0, r2
 801f4b8:	4619      	mov	r1, r3
 801f4ba:	f7e1 f8ad 	bl	8000618 <__aeabi_dmul>
 801f4be:	e7e7      	b.n	801f490 <__ieee754_pow+0x108>
 801f4c0:	493e      	ldr	r1, [pc, #248]	; (801f5bc <__ieee754_pow+0x234>)
 801f4c2:	428f      	cmp	r7, r1
 801f4c4:	d10d      	bne.n	801f4e2 <__ieee754_pow+0x15a>
 801f4c6:	f1b9 0f00 	cmp.w	r9, #0
 801f4ca:	db0a      	blt.n	801f4e2 <__ieee754_pow+0x15a>
 801f4cc:	ec43 2b10 	vmov	d0, r2, r3
 801f4d0:	b00d      	add	sp, #52	; 0x34
 801f4d2:	ecbd 8b06 	vpop	{d8-d10}
 801f4d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f4da:	f000 bc77 	b.w	801fdcc <__ieee754_sqrt>
 801f4de:	2100      	movs	r1, #0
 801f4e0:	9100      	str	r1, [sp, #0]
 801f4e2:	ec43 2b10 	vmov	d0, r2, r3
 801f4e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f4ea:	f000 fd23 	bl	801ff34 <fabs>
 801f4ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f4f2:	ec51 0b10 	vmov	r0, r1, d0
 801f4f6:	f1b8 0f00 	cmp.w	r8, #0
 801f4fa:	d12a      	bne.n	801f552 <__ieee754_pow+0x1ca>
 801f4fc:	b12c      	cbz	r4, 801f50a <__ieee754_pow+0x182>
 801f4fe:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 801f5b4 <__ieee754_pow+0x22c>
 801f502:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801f506:	45e6      	cmp	lr, ip
 801f508:	d123      	bne.n	801f552 <__ieee754_pow+0x1ca>
 801f50a:	2f00      	cmp	r7, #0
 801f50c:	da05      	bge.n	801f51a <__ieee754_pow+0x192>
 801f50e:	4602      	mov	r2, r0
 801f510:	460b      	mov	r3, r1
 801f512:	2000      	movs	r0, #0
 801f514:	4927      	ldr	r1, [pc, #156]	; (801f5b4 <__ieee754_pow+0x22c>)
 801f516:	f7e1 f9a9 	bl	800086c <__aeabi_ddiv>
 801f51a:	f1b9 0f00 	cmp.w	r9, #0
 801f51e:	dab7      	bge.n	801f490 <__ieee754_pow+0x108>
 801f520:	9b00      	ldr	r3, [sp, #0]
 801f522:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801f526:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801f52a:	4323      	orrs	r3, r4
 801f52c:	d108      	bne.n	801f540 <__ieee754_pow+0x1b8>
 801f52e:	4602      	mov	r2, r0
 801f530:	460b      	mov	r3, r1
 801f532:	4610      	mov	r0, r2
 801f534:	4619      	mov	r1, r3
 801f536:	f7e0 feb7 	bl	80002a8 <__aeabi_dsub>
 801f53a:	4602      	mov	r2, r0
 801f53c:	460b      	mov	r3, r1
 801f53e:	e78d      	b.n	801f45c <__ieee754_pow+0xd4>
 801f540:	9b00      	ldr	r3, [sp, #0]
 801f542:	2b01      	cmp	r3, #1
 801f544:	d1a4      	bne.n	801f490 <__ieee754_pow+0x108>
 801f546:	4602      	mov	r2, r0
 801f548:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801f54c:	4610      	mov	r0, r2
 801f54e:	4619      	mov	r1, r3
 801f550:	e79e      	b.n	801f490 <__ieee754_pow+0x108>
 801f552:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801f556:	f10c 35ff 	add.w	r5, ip, #4294967295
 801f55a:	950a      	str	r5, [sp, #40]	; 0x28
 801f55c:	9d00      	ldr	r5, [sp, #0]
 801f55e:	46ac      	mov	ip, r5
 801f560:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801f562:	ea5c 0505 	orrs.w	r5, ip, r5
 801f566:	d0e4      	beq.n	801f532 <__ieee754_pow+0x1aa>
 801f568:	4b15      	ldr	r3, [pc, #84]	; (801f5c0 <__ieee754_pow+0x238>)
 801f56a:	429e      	cmp	r6, r3
 801f56c:	f340 80fc 	ble.w	801f768 <__ieee754_pow+0x3e0>
 801f570:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801f574:	429e      	cmp	r6, r3
 801f576:	4b10      	ldr	r3, [pc, #64]	; (801f5b8 <__ieee754_pow+0x230>)
 801f578:	dd07      	ble.n	801f58a <__ieee754_pow+0x202>
 801f57a:	429c      	cmp	r4, r3
 801f57c:	dc0a      	bgt.n	801f594 <__ieee754_pow+0x20c>
 801f57e:	2f00      	cmp	r7, #0
 801f580:	da84      	bge.n	801f48c <__ieee754_pow+0x104>
 801f582:	a307      	add	r3, pc, #28	; (adr r3, 801f5a0 <__ieee754_pow+0x218>)
 801f584:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f588:	e795      	b.n	801f4b6 <__ieee754_pow+0x12e>
 801f58a:	429c      	cmp	r4, r3
 801f58c:	dbf7      	blt.n	801f57e <__ieee754_pow+0x1f6>
 801f58e:	4b09      	ldr	r3, [pc, #36]	; (801f5b4 <__ieee754_pow+0x22c>)
 801f590:	429c      	cmp	r4, r3
 801f592:	dd17      	ble.n	801f5c4 <__ieee754_pow+0x23c>
 801f594:	2f00      	cmp	r7, #0
 801f596:	dcf4      	bgt.n	801f582 <__ieee754_pow+0x1fa>
 801f598:	e778      	b.n	801f48c <__ieee754_pow+0x104>
 801f59a:	bf00      	nop
 801f59c:	f3af 8000 	nop.w
 801f5a0:	8800759c 	.word	0x8800759c
 801f5a4:	7e37e43c 	.word	0x7e37e43c
 801f5a8:	7ff00000 	.word	0x7ff00000
 801f5ac:	0802449b 	.word	0x0802449b
 801f5b0:	433fffff 	.word	0x433fffff
 801f5b4:	3ff00000 	.word	0x3ff00000
 801f5b8:	3fefffff 	.word	0x3fefffff
 801f5bc:	3fe00000 	.word	0x3fe00000
 801f5c0:	41e00000 	.word	0x41e00000
 801f5c4:	4b64      	ldr	r3, [pc, #400]	; (801f758 <__ieee754_pow+0x3d0>)
 801f5c6:	2200      	movs	r2, #0
 801f5c8:	f7e0 fe6e 	bl	80002a8 <__aeabi_dsub>
 801f5cc:	a356      	add	r3, pc, #344	; (adr r3, 801f728 <__ieee754_pow+0x3a0>)
 801f5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f5d2:	4604      	mov	r4, r0
 801f5d4:	460d      	mov	r5, r1
 801f5d6:	f7e1 f81f 	bl	8000618 <__aeabi_dmul>
 801f5da:	a355      	add	r3, pc, #340	; (adr r3, 801f730 <__ieee754_pow+0x3a8>)
 801f5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f5e0:	4606      	mov	r6, r0
 801f5e2:	460f      	mov	r7, r1
 801f5e4:	4620      	mov	r0, r4
 801f5e6:	4629      	mov	r1, r5
 801f5e8:	f7e1 f816 	bl	8000618 <__aeabi_dmul>
 801f5ec:	4b5b      	ldr	r3, [pc, #364]	; (801f75c <__ieee754_pow+0x3d4>)
 801f5ee:	4682      	mov	sl, r0
 801f5f0:	468b      	mov	fp, r1
 801f5f2:	2200      	movs	r2, #0
 801f5f4:	4620      	mov	r0, r4
 801f5f6:	4629      	mov	r1, r5
 801f5f8:	f7e1 f80e 	bl	8000618 <__aeabi_dmul>
 801f5fc:	4602      	mov	r2, r0
 801f5fe:	460b      	mov	r3, r1
 801f600:	a14d      	add	r1, pc, #308	; (adr r1, 801f738 <__ieee754_pow+0x3b0>)
 801f602:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f606:	f7e0 fe4f 	bl	80002a8 <__aeabi_dsub>
 801f60a:	4622      	mov	r2, r4
 801f60c:	462b      	mov	r3, r5
 801f60e:	f7e1 f803 	bl	8000618 <__aeabi_dmul>
 801f612:	4602      	mov	r2, r0
 801f614:	460b      	mov	r3, r1
 801f616:	2000      	movs	r0, #0
 801f618:	4951      	ldr	r1, [pc, #324]	; (801f760 <__ieee754_pow+0x3d8>)
 801f61a:	f7e0 fe45 	bl	80002a8 <__aeabi_dsub>
 801f61e:	4622      	mov	r2, r4
 801f620:	4680      	mov	r8, r0
 801f622:	4689      	mov	r9, r1
 801f624:	462b      	mov	r3, r5
 801f626:	4620      	mov	r0, r4
 801f628:	4629      	mov	r1, r5
 801f62a:	f7e0 fff5 	bl	8000618 <__aeabi_dmul>
 801f62e:	4602      	mov	r2, r0
 801f630:	460b      	mov	r3, r1
 801f632:	4640      	mov	r0, r8
 801f634:	4649      	mov	r1, r9
 801f636:	f7e0 ffef 	bl	8000618 <__aeabi_dmul>
 801f63a:	a341      	add	r3, pc, #260	; (adr r3, 801f740 <__ieee754_pow+0x3b8>)
 801f63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f640:	f7e0 ffea 	bl	8000618 <__aeabi_dmul>
 801f644:	4602      	mov	r2, r0
 801f646:	460b      	mov	r3, r1
 801f648:	4650      	mov	r0, sl
 801f64a:	4659      	mov	r1, fp
 801f64c:	f7e0 fe2c 	bl	80002a8 <__aeabi_dsub>
 801f650:	4602      	mov	r2, r0
 801f652:	460b      	mov	r3, r1
 801f654:	4680      	mov	r8, r0
 801f656:	4689      	mov	r9, r1
 801f658:	4630      	mov	r0, r6
 801f65a:	4639      	mov	r1, r7
 801f65c:	f7e0 fe26 	bl	80002ac <__adddf3>
 801f660:	2400      	movs	r4, #0
 801f662:	4632      	mov	r2, r6
 801f664:	463b      	mov	r3, r7
 801f666:	4620      	mov	r0, r4
 801f668:	460d      	mov	r5, r1
 801f66a:	f7e0 fe1d 	bl	80002a8 <__aeabi_dsub>
 801f66e:	4602      	mov	r2, r0
 801f670:	460b      	mov	r3, r1
 801f672:	4640      	mov	r0, r8
 801f674:	4649      	mov	r1, r9
 801f676:	f7e0 fe17 	bl	80002a8 <__aeabi_dsub>
 801f67a:	9b00      	ldr	r3, [sp, #0]
 801f67c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f67e:	3b01      	subs	r3, #1
 801f680:	4313      	orrs	r3, r2
 801f682:	4682      	mov	sl, r0
 801f684:	468b      	mov	fp, r1
 801f686:	f040 81f1 	bne.w	801fa6c <__ieee754_pow+0x6e4>
 801f68a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 801f748 <__ieee754_pow+0x3c0>
 801f68e:	eeb0 8a47 	vmov.f32	s16, s14
 801f692:	eef0 8a67 	vmov.f32	s17, s15
 801f696:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801f69a:	2600      	movs	r6, #0
 801f69c:	4632      	mov	r2, r6
 801f69e:	463b      	mov	r3, r7
 801f6a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801f6a4:	f7e0 fe00 	bl	80002a8 <__aeabi_dsub>
 801f6a8:	4622      	mov	r2, r4
 801f6aa:	462b      	mov	r3, r5
 801f6ac:	f7e0 ffb4 	bl	8000618 <__aeabi_dmul>
 801f6b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801f6b4:	4680      	mov	r8, r0
 801f6b6:	4689      	mov	r9, r1
 801f6b8:	4650      	mov	r0, sl
 801f6ba:	4659      	mov	r1, fp
 801f6bc:	f7e0 ffac 	bl	8000618 <__aeabi_dmul>
 801f6c0:	4602      	mov	r2, r0
 801f6c2:	460b      	mov	r3, r1
 801f6c4:	4640      	mov	r0, r8
 801f6c6:	4649      	mov	r1, r9
 801f6c8:	f7e0 fdf0 	bl	80002ac <__adddf3>
 801f6cc:	4632      	mov	r2, r6
 801f6ce:	463b      	mov	r3, r7
 801f6d0:	4680      	mov	r8, r0
 801f6d2:	4689      	mov	r9, r1
 801f6d4:	4620      	mov	r0, r4
 801f6d6:	4629      	mov	r1, r5
 801f6d8:	f7e0 ff9e 	bl	8000618 <__aeabi_dmul>
 801f6dc:	460b      	mov	r3, r1
 801f6de:	4604      	mov	r4, r0
 801f6e0:	460d      	mov	r5, r1
 801f6e2:	4602      	mov	r2, r0
 801f6e4:	4649      	mov	r1, r9
 801f6e6:	4640      	mov	r0, r8
 801f6e8:	f7e0 fde0 	bl	80002ac <__adddf3>
 801f6ec:	4b1d      	ldr	r3, [pc, #116]	; (801f764 <__ieee754_pow+0x3dc>)
 801f6ee:	4299      	cmp	r1, r3
 801f6f0:	ec45 4b19 	vmov	d9, r4, r5
 801f6f4:	4606      	mov	r6, r0
 801f6f6:	460f      	mov	r7, r1
 801f6f8:	468b      	mov	fp, r1
 801f6fa:	f340 82fe 	ble.w	801fcfa <__ieee754_pow+0x972>
 801f6fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801f702:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801f706:	4303      	orrs	r3, r0
 801f708:	f000 81f0 	beq.w	801faec <__ieee754_pow+0x764>
 801f70c:	a310      	add	r3, pc, #64	; (adr r3, 801f750 <__ieee754_pow+0x3c8>)
 801f70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f712:	ec51 0b18 	vmov	r0, r1, d8
 801f716:	f7e0 ff7f 	bl	8000618 <__aeabi_dmul>
 801f71a:	a30d      	add	r3, pc, #52	; (adr r3, 801f750 <__ieee754_pow+0x3c8>)
 801f71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f720:	e6cb      	b.n	801f4ba <__ieee754_pow+0x132>
 801f722:	bf00      	nop
 801f724:	f3af 8000 	nop.w
 801f728:	60000000 	.word	0x60000000
 801f72c:	3ff71547 	.word	0x3ff71547
 801f730:	f85ddf44 	.word	0xf85ddf44
 801f734:	3e54ae0b 	.word	0x3e54ae0b
 801f738:	55555555 	.word	0x55555555
 801f73c:	3fd55555 	.word	0x3fd55555
 801f740:	652b82fe 	.word	0x652b82fe
 801f744:	3ff71547 	.word	0x3ff71547
 801f748:	00000000 	.word	0x00000000
 801f74c:	bff00000 	.word	0xbff00000
 801f750:	8800759c 	.word	0x8800759c
 801f754:	7e37e43c 	.word	0x7e37e43c
 801f758:	3ff00000 	.word	0x3ff00000
 801f75c:	3fd00000 	.word	0x3fd00000
 801f760:	3fe00000 	.word	0x3fe00000
 801f764:	408fffff 	.word	0x408fffff
 801f768:	4bd7      	ldr	r3, [pc, #860]	; (801fac8 <__ieee754_pow+0x740>)
 801f76a:	ea03 0309 	and.w	r3, r3, r9
 801f76e:	2200      	movs	r2, #0
 801f770:	b92b      	cbnz	r3, 801f77e <__ieee754_pow+0x3f6>
 801f772:	4bd6      	ldr	r3, [pc, #856]	; (801facc <__ieee754_pow+0x744>)
 801f774:	f7e0 ff50 	bl	8000618 <__aeabi_dmul>
 801f778:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801f77c:	460c      	mov	r4, r1
 801f77e:	1523      	asrs	r3, r4, #20
 801f780:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801f784:	4413      	add	r3, r2
 801f786:	9309      	str	r3, [sp, #36]	; 0x24
 801f788:	4bd1      	ldr	r3, [pc, #836]	; (801fad0 <__ieee754_pow+0x748>)
 801f78a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801f78e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801f792:	429c      	cmp	r4, r3
 801f794:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801f798:	dd08      	ble.n	801f7ac <__ieee754_pow+0x424>
 801f79a:	4bce      	ldr	r3, [pc, #824]	; (801fad4 <__ieee754_pow+0x74c>)
 801f79c:	429c      	cmp	r4, r3
 801f79e:	f340 8163 	ble.w	801fa68 <__ieee754_pow+0x6e0>
 801f7a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f7a4:	3301      	adds	r3, #1
 801f7a6:	9309      	str	r3, [sp, #36]	; 0x24
 801f7a8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801f7ac:	2400      	movs	r4, #0
 801f7ae:	00e3      	lsls	r3, r4, #3
 801f7b0:	930b      	str	r3, [sp, #44]	; 0x2c
 801f7b2:	4bc9      	ldr	r3, [pc, #804]	; (801fad8 <__ieee754_pow+0x750>)
 801f7b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801f7b8:	ed93 7b00 	vldr	d7, [r3]
 801f7bc:	4629      	mov	r1, r5
 801f7be:	ec53 2b17 	vmov	r2, r3, d7
 801f7c2:	eeb0 8a47 	vmov.f32	s16, s14
 801f7c6:	eef0 8a67 	vmov.f32	s17, s15
 801f7ca:	4682      	mov	sl, r0
 801f7cc:	f7e0 fd6c 	bl	80002a8 <__aeabi_dsub>
 801f7d0:	4652      	mov	r2, sl
 801f7d2:	4606      	mov	r6, r0
 801f7d4:	460f      	mov	r7, r1
 801f7d6:	462b      	mov	r3, r5
 801f7d8:	ec51 0b18 	vmov	r0, r1, d8
 801f7dc:	f7e0 fd66 	bl	80002ac <__adddf3>
 801f7e0:	4602      	mov	r2, r0
 801f7e2:	460b      	mov	r3, r1
 801f7e4:	2000      	movs	r0, #0
 801f7e6:	49bd      	ldr	r1, [pc, #756]	; (801fadc <__ieee754_pow+0x754>)
 801f7e8:	f7e1 f840 	bl	800086c <__aeabi_ddiv>
 801f7ec:	ec41 0b19 	vmov	d9, r0, r1
 801f7f0:	4602      	mov	r2, r0
 801f7f2:	460b      	mov	r3, r1
 801f7f4:	4630      	mov	r0, r6
 801f7f6:	4639      	mov	r1, r7
 801f7f8:	f7e0 ff0e 	bl	8000618 <__aeabi_dmul>
 801f7fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f800:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f804:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f808:	2300      	movs	r3, #0
 801f80a:	9304      	str	r3, [sp, #16]
 801f80c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801f810:	46ab      	mov	fp, r5
 801f812:	106d      	asrs	r5, r5, #1
 801f814:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801f818:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801f81c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801f820:	2200      	movs	r2, #0
 801f822:	4640      	mov	r0, r8
 801f824:	4649      	mov	r1, r9
 801f826:	4614      	mov	r4, r2
 801f828:	461d      	mov	r5, r3
 801f82a:	f7e0 fef5 	bl	8000618 <__aeabi_dmul>
 801f82e:	4602      	mov	r2, r0
 801f830:	460b      	mov	r3, r1
 801f832:	4630      	mov	r0, r6
 801f834:	4639      	mov	r1, r7
 801f836:	f7e0 fd37 	bl	80002a8 <__aeabi_dsub>
 801f83a:	ec53 2b18 	vmov	r2, r3, d8
 801f83e:	4606      	mov	r6, r0
 801f840:	460f      	mov	r7, r1
 801f842:	4620      	mov	r0, r4
 801f844:	4629      	mov	r1, r5
 801f846:	f7e0 fd2f 	bl	80002a8 <__aeabi_dsub>
 801f84a:	4602      	mov	r2, r0
 801f84c:	460b      	mov	r3, r1
 801f84e:	4650      	mov	r0, sl
 801f850:	4659      	mov	r1, fp
 801f852:	f7e0 fd29 	bl	80002a8 <__aeabi_dsub>
 801f856:	4642      	mov	r2, r8
 801f858:	464b      	mov	r3, r9
 801f85a:	f7e0 fedd 	bl	8000618 <__aeabi_dmul>
 801f85e:	4602      	mov	r2, r0
 801f860:	460b      	mov	r3, r1
 801f862:	4630      	mov	r0, r6
 801f864:	4639      	mov	r1, r7
 801f866:	f7e0 fd1f 	bl	80002a8 <__aeabi_dsub>
 801f86a:	ec53 2b19 	vmov	r2, r3, d9
 801f86e:	f7e0 fed3 	bl	8000618 <__aeabi_dmul>
 801f872:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f876:	ec41 0b18 	vmov	d8, r0, r1
 801f87a:	4610      	mov	r0, r2
 801f87c:	4619      	mov	r1, r3
 801f87e:	f7e0 fecb 	bl	8000618 <__aeabi_dmul>
 801f882:	a37d      	add	r3, pc, #500	; (adr r3, 801fa78 <__ieee754_pow+0x6f0>)
 801f884:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f888:	4604      	mov	r4, r0
 801f88a:	460d      	mov	r5, r1
 801f88c:	f7e0 fec4 	bl	8000618 <__aeabi_dmul>
 801f890:	a37b      	add	r3, pc, #492	; (adr r3, 801fa80 <__ieee754_pow+0x6f8>)
 801f892:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f896:	f7e0 fd09 	bl	80002ac <__adddf3>
 801f89a:	4622      	mov	r2, r4
 801f89c:	462b      	mov	r3, r5
 801f89e:	f7e0 febb 	bl	8000618 <__aeabi_dmul>
 801f8a2:	a379      	add	r3, pc, #484	; (adr r3, 801fa88 <__ieee754_pow+0x700>)
 801f8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8a8:	f7e0 fd00 	bl	80002ac <__adddf3>
 801f8ac:	4622      	mov	r2, r4
 801f8ae:	462b      	mov	r3, r5
 801f8b0:	f7e0 feb2 	bl	8000618 <__aeabi_dmul>
 801f8b4:	a376      	add	r3, pc, #472	; (adr r3, 801fa90 <__ieee754_pow+0x708>)
 801f8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8ba:	f7e0 fcf7 	bl	80002ac <__adddf3>
 801f8be:	4622      	mov	r2, r4
 801f8c0:	462b      	mov	r3, r5
 801f8c2:	f7e0 fea9 	bl	8000618 <__aeabi_dmul>
 801f8c6:	a374      	add	r3, pc, #464	; (adr r3, 801fa98 <__ieee754_pow+0x710>)
 801f8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8cc:	f7e0 fcee 	bl	80002ac <__adddf3>
 801f8d0:	4622      	mov	r2, r4
 801f8d2:	462b      	mov	r3, r5
 801f8d4:	f7e0 fea0 	bl	8000618 <__aeabi_dmul>
 801f8d8:	a371      	add	r3, pc, #452	; (adr r3, 801faa0 <__ieee754_pow+0x718>)
 801f8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8de:	f7e0 fce5 	bl	80002ac <__adddf3>
 801f8e2:	4622      	mov	r2, r4
 801f8e4:	4606      	mov	r6, r0
 801f8e6:	460f      	mov	r7, r1
 801f8e8:	462b      	mov	r3, r5
 801f8ea:	4620      	mov	r0, r4
 801f8ec:	4629      	mov	r1, r5
 801f8ee:	f7e0 fe93 	bl	8000618 <__aeabi_dmul>
 801f8f2:	4602      	mov	r2, r0
 801f8f4:	460b      	mov	r3, r1
 801f8f6:	4630      	mov	r0, r6
 801f8f8:	4639      	mov	r1, r7
 801f8fa:	f7e0 fe8d 	bl	8000618 <__aeabi_dmul>
 801f8fe:	4642      	mov	r2, r8
 801f900:	4604      	mov	r4, r0
 801f902:	460d      	mov	r5, r1
 801f904:	464b      	mov	r3, r9
 801f906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801f90a:	f7e0 fccf 	bl	80002ac <__adddf3>
 801f90e:	ec53 2b18 	vmov	r2, r3, d8
 801f912:	f7e0 fe81 	bl	8000618 <__aeabi_dmul>
 801f916:	4622      	mov	r2, r4
 801f918:	462b      	mov	r3, r5
 801f91a:	f7e0 fcc7 	bl	80002ac <__adddf3>
 801f91e:	4642      	mov	r2, r8
 801f920:	4682      	mov	sl, r0
 801f922:	468b      	mov	fp, r1
 801f924:	464b      	mov	r3, r9
 801f926:	4640      	mov	r0, r8
 801f928:	4649      	mov	r1, r9
 801f92a:	f7e0 fe75 	bl	8000618 <__aeabi_dmul>
 801f92e:	4b6c      	ldr	r3, [pc, #432]	; (801fae0 <__ieee754_pow+0x758>)
 801f930:	2200      	movs	r2, #0
 801f932:	4606      	mov	r6, r0
 801f934:	460f      	mov	r7, r1
 801f936:	f7e0 fcb9 	bl	80002ac <__adddf3>
 801f93a:	4652      	mov	r2, sl
 801f93c:	465b      	mov	r3, fp
 801f93e:	f7e0 fcb5 	bl	80002ac <__adddf3>
 801f942:	9c04      	ldr	r4, [sp, #16]
 801f944:	460d      	mov	r5, r1
 801f946:	4622      	mov	r2, r4
 801f948:	460b      	mov	r3, r1
 801f94a:	4640      	mov	r0, r8
 801f94c:	4649      	mov	r1, r9
 801f94e:	f7e0 fe63 	bl	8000618 <__aeabi_dmul>
 801f952:	4b63      	ldr	r3, [pc, #396]	; (801fae0 <__ieee754_pow+0x758>)
 801f954:	4680      	mov	r8, r0
 801f956:	4689      	mov	r9, r1
 801f958:	2200      	movs	r2, #0
 801f95a:	4620      	mov	r0, r4
 801f95c:	4629      	mov	r1, r5
 801f95e:	f7e0 fca3 	bl	80002a8 <__aeabi_dsub>
 801f962:	4632      	mov	r2, r6
 801f964:	463b      	mov	r3, r7
 801f966:	f7e0 fc9f 	bl	80002a8 <__aeabi_dsub>
 801f96a:	4602      	mov	r2, r0
 801f96c:	460b      	mov	r3, r1
 801f96e:	4650      	mov	r0, sl
 801f970:	4659      	mov	r1, fp
 801f972:	f7e0 fc99 	bl	80002a8 <__aeabi_dsub>
 801f976:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f97a:	f7e0 fe4d 	bl	8000618 <__aeabi_dmul>
 801f97e:	4622      	mov	r2, r4
 801f980:	4606      	mov	r6, r0
 801f982:	460f      	mov	r7, r1
 801f984:	462b      	mov	r3, r5
 801f986:	ec51 0b18 	vmov	r0, r1, d8
 801f98a:	f7e0 fe45 	bl	8000618 <__aeabi_dmul>
 801f98e:	4602      	mov	r2, r0
 801f990:	460b      	mov	r3, r1
 801f992:	4630      	mov	r0, r6
 801f994:	4639      	mov	r1, r7
 801f996:	f7e0 fc89 	bl	80002ac <__adddf3>
 801f99a:	4606      	mov	r6, r0
 801f99c:	460f      	mov	r7, r1
 801f99e:	4602      	mov	r2, r0
 801f9a0:	460b      	mov	r3, r1
 801f9a2:	4640      	mov	r0, r8
 801f9a4:	4649      	mov	r1, r9
 801f9a6:	f7e0 fc81 	bl	80002ac <__adddf3>
 801f9aa:	9c04      	ldr	r4, [sp, #16]
 801f9ac:	a33e      	add	r3, pc, #248	; (adr r3, 801faa8 <__ieee754_pow+0x720>)
 801f9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9b2:	4620      	mov	r0, r4
 801f9b4:	460d      	mov	r5, r1
 801f9b6:	f7e0 fe2f 	bl	8000618 <__aeabi_dmul>
 801f9ba:	4642      	mov	r2, r8
 801f9bc:	ec41 0b18 	vmov	d8, r0, r1
 801f9c0:	464b      	mov	r3, r9
 801f9c2:	4620      	mov	r0, r4
 801f9c4:	4629      	mov	r1, r5
 801f9c6:	f7e0 fc6f 	bl	80002a8 <__aeabi_dsub>
 801f9ca:	4602      	mov	r2, r0
 801f9cc:	460b      	mov	r3, r1
 801f9ce:	4630      	mov	r0, r6
 801f9d0:	4639      	mov	r1, r7
 801f9d2:	f7e0 fc69 	bl	80002a8 <__aeabi_dsub>
 801f9d6:	a336      	add	r3, pc, #216	; (adr r3, 801fab0 <__ieee754_pow+0x728>)
 801f9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9dc:	f7e0 fe1c 	bl	8000618 <__aeabi_dmul>
 801f9e0:	a335      	add	r3, pc, #212	; (adr r3, 801fab8 <__ieee754_pow+0x730>)
 801f9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9e6:	4606      	mov	r6, r0
 801f9e8:	460f      	mov	r7, r1
 801f9ea:	4620      	mov	r0, r4
 801f9ec:	4629      	mov	r1, r5
 801f9ee:	f7e0 fe13 	bl	8000618 <__aeabi_dmul>
 801f9f2:	4602      	mov	r2, r0
 801f9f4:	460b      	mov	r3, r1
 801f9f6:	4630      	mov	r0, r6
 801f9f8:	4639      	mov	r1, r7
 801f9fa:	f7e0 fc57 	bl	80002ac <__adddf3>
 801f9fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801fa00:	4b38      	ldr	r3, [pc, #224]	; (801fae4 <__ieee754_pow+0x75c>)
 801fa02:	4413      	add	r3, r2
 801fa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fa08:	f7e0 fc50 	bl	80002ac <__adddf3>
 801fa0c:	4682      	mov	sl, r0
 801fa0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801fa10:	468b      	mov	fp, r1
 801fa12:	f7e0 fd97 	bl	8000544 <__aeabi_i2d>
 801fa16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801fa18:	4b33      	ldr	r3, [pc, #204]	; (801fae8 <__ieee754_pow+0x760>)
 801fa1a:	4413      	add	r3, r2
 801fa1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801fa20:	4606      	mov	r6, r0
 801fa22:	460f      	mov	r7, r1
 801fa24:	4652      	mov	r2, sl
 801fa26:	465b      	mov	r3, fp
 801fa28:	ec51 0b18 	vmov	r0, r1, d8
 801fa2c:	f7e0 fc3e 	bl	80002ac <__adddf3>
 801fa30:	4642      	mov	r2, r8
 801fa32:	464b      	mov	r3, r9
 801fa34:	f7e0 fc3a 	bl	80002ac <__adddf3>
 801fa38:	4632      	mov	r2, r6
 801fa3a:	463b      	mov	r3, r7
 801fa3c:	f7e0 fc36 	bl	80002ac <__adddf3>
 801fa40:	9c04      	ldr	r4, [sp, #16]
 801fa42:	4632      	mov	r2, r6
 801fa44:	463b      	mov	r3, r7
 801fa46:	4620      	mov	r0, r4
 801fa48:	460d      	mov	r5, r1
 801fa4a:	f7e0 fc2d 	bl	80002a8 <__aeabi_dsub>
 801fa4e:	4642      	mov	r2, r8
 801fa50:	464b      	mov	r3, r9
 801fa52:	f7e0 fc29 	bl	80002a8 <__aeabi_dsub>
 801fa56:	ec53 2b18 	vmov	r2, r3, d8
 801fa5a:	f7e0 fc25 	bl	80002a8 <__aeabi_dsub>
 801fa5e:	4602      	mov	r2, r0
 801fa60:	460b      	mov	r3, r1
 801fa62:	4650      	mov	r0, sl
 801fa64:	4659      	mov	r1, fp
 801fa66:	e606      	b.n	801f676 <__ieee754_pow+0x2ee>
 801fa68:	2401      	movs	r4, #1
 801fa6a:	e6a0      	b.n	801f7ae <__ieee754_pow+0x426>
 801fa6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801fac0 <__ieee754_pow+0x738>
 801fa70:	e60d      	b.n	801f68e <__ieee754_pow+0x306>
 801fa72:	bf00      	nop
 801fa74:	f3af 8000 	nop.w
 801fa78:	4a454eef 	.word	0x4a454eef
 801fa7c:	3fca7e28 	.word	0x3fca7e28
 801fa80:	93c9db65 	.word	0x93c9db65
 801fa84:	3fcd864a 	.word	0x3fcd864a
 801fa88:	a91d4101 	.word	0xa91d4101
 801fa8c:	3fd17460 	.word	0x3fd17460
 801fa90:	518f264d 	.word	0x518f264d
 801fa94:	3fd55555 	.word	0x3fd55555
 801fa98:	db6fabff 	.word	0xdb6fabff
 801fa9c:	3fdb6db6 	.word	0x3fdb6db6
 801faa0:	33333303 	.word	0x33333303
 801faa4:	3fe33333 	.word	0x3fe33333
 801faa8:	e0000000 	.word	0xe0000000
 801faac:	3feec709 	.word	0x3feec709
 801fab0:	dc3a03fd 	.word	0xdc3a03fd
 801fab4:	3feec709 	.word	0x3feec709
 801fab8:	145b01f5 	.word	0x145b01f5
 801fabc:	be3e2fe0 	.word	0xbe3e2fe0
 801fac0:	00000000 	.word	0x00000000
 801fac4:	3ff00000 	.word	0x3ff00000
 801fac8:	7ff00000 	.word	0x7ff00000
 801facc:	43400000 	.word	0x43400000
 801fad0:	0003988e 	.word	0x0003988e
 801fad4:	000bb679 	.word	0x000bb679
 801fad8:	08024770 	.word	0x08024770
 801fadc:	3ff00000 	.word	0x3ff00000
 801fae0:	40080000 	.word	0x40080000
 801fae4:	08024790 	.word	0x08024790
 801fae8:	08024780 	.word	0x08024780
 801faec:	a3b5      	add	r3, pc, #724	; (adr r3, 801fdc4 <__ieee754_pow+0xa3c>)
 801faee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801faf2:	4640      	mov	r0, r8
 801faf4:	4649      	mov	r1, r9
 801faf6:	f7e0 fbd9 	bl	80002ac <__adddf3>
 801fafa:	4622      	mov	r2, r4
 801fafc:	ec41 0b1a 	vmov	d10, r0, r1
 801fb00:	462b      	mov	r3, r5
 801fb02:	4630      	mov	r0, r6
 801fb04:	4639      	mov	r1, r7
 801fb06:	f7e0 fbcf 	bl	80002a8 <__aeabi_dsub>
 801fb0a:	4602      	mov	r2, r0
 801fb0c:	460b      	mov	r3, r1
 801fb0e:	ec51 0b1a 	vmov	r0, r1, d10
 801fb12:	f7e1 f811 	bl	8000b38 <__aeabi_dcmpgt>
 801fb16:	2800      	cmp	r0, #0
 801fb18:	f47f adf8 	bne.w	801f70c <__ieee754_pow+0x384>
 801fb1c:	4aa4      	ldr	r2, [pc, #656]	; (801fdb0 <__ieee754_pow+0xa28>)
 801fb1e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801fb22:	4293      	cmp	r3, r2
 801fb24:	f340 810b 	ble.w	801fd3e <__ieee754_pow+0x9b6>
 801fb28:	151b      	asrs	r3, r3, #20
 801fb2a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801fb2e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801fb32:	fa4a f303 	asr.w	r3, sl, r3
 801fb36:	445b      	add	r3, fp
 801fb38:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801fb3c:	4e9d      	ldr	r6, [pc, #628]	; (801fdb4 <__ieee754_pow+0xa2c>)
 801fb3e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801fb42:	4116      	asrs	r6, r2
 801fb44:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801fb48:	2000      	movs	r0, #0
 801fb4a:	ea23 0106 	bic.w	r1, r3, r6
 801fb4e:	f1c2 0214 	rsb	r2, r2, #20
 801fb52:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801fb56:	fa4a fa02 	asr.w	sl, sl, r2
 801fb5a:	f1bb 0f00 	cmp.w	fp, #0
 801fb5e:	4602      	mov	r2, r0
 801fb60:	460b      	mov	r3, r1
 801fb62:	4620      	mov	r0, r4
 801fb64:	4629      	mov	r1, r5
 801fb66:	bfb8      	it	lt
 801fb68:	f1ca 0a00 	rsblt	sl, sl, #0
 801fb6c:	f7e0 fb9c 	bl	80002a8 <__aeabi_dsub>
 801fb70:	ec41 0b19 	vmov	d9, r0, r1
 801fb74:	4642      	mov	r2, r8
 801fb76:	464b      	mov	r3, r9
 801fb78:	ec51 0b19 	vmov	r0, r1, d9
 801fb7c:	f7e0 fb96 	bl	80002ac <__adddf3>
 801fb80:	2400      	movs	r4, #0
 801fb82:	a379      	add	r3, pc, #484	; (adr r3, 801fd68 <__ieee754_pow+0x9e0>)
 801fb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fb88:	4620      	mov	r0, r4
 801fb8a:	460d      	mov	r5, r1
 801fb8c:	f7e0 fd44 	bl	8000618 <__aeabi_dmul>
 801fb90:	ec53 2b19 	vmov	r2, r3, d9
 801fb94:	4606      	mov	r6, r0
 801fb96:	460f      	mov	r7, r1
 801fb98:	4620      	mov	r0, r4
 801fb9a:	4629      	mov	r1, r5
 801fb9c:	f7e0 fb84 	bl	80002a8 <__aeabi_dsub>
 801fba0:	4602      	mov	r2, r0
 801fba2:	460b      	mov	r3, r1
 801fba4:	4640      	mov	r0, r8
 801fba6:	4649      	mov	r1, r9
 801fba8:	f7e0 fb7e 	bl	80002a8 <__aeabi_dsub>
 801fbac:	a370      	add	r3, pc, #448	; (adr r3, 801fd70 <__ieee754_pow+0x9e8>)
 801fbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fbb2:	f7e0 fd31 	bl	8000618 <__aeabi_dmul>
 801fbb6:	a370      	add	r3, pc, #448	; (adr r3, 801fd78 <__ieee754_pow+0x9f0>)
 801fbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fbbc:	4680      	mov	r8, r0
 801fbbe:	4689      	mov	r9, r1
 801fbc0:	4620      	mov	r0, r4
 801fbc2:	4629      	mov	r1, r5
 801fbc4:	f7e0 fd28 	bl	8000618 <__aeabi_dmul>
 801fbc8:	4602      	mov	r2, r0
 801fbca:	460b      	mov	r3, r1
 801fbcc:	4640      	mov	r0, r8
 801fbce:	4649      	mov	r1, r9
 801fbd0:	f7e0 fb6c 	bl	80002ac <__adddf3>
 801fbd4:	4604      	mov	r4, r0
 801fbd6:	460d      	mov	r5, r1
 801fbd8:	4602      	mov	r2, r0
 801fbda:	460b      	mov	r3, r1
 801fbdc:	4630      	mov	r0, r6
 801fbde:	4639      	mov	r1, r7
 801fbe0:	f7e0 fb64 	bl	80002ac <__adddf3>
 801fbe4:	4632      	mov	r2, r6
 801fbe6:	463b      	mov	r3, r7
 801fbe8:	4680      	mov	r8, r0
 801fbea:	4689      	mov	r9, r1
 801fbec:	f7e0 fb5c 	bl	80002a8 <__aeabi_dsub>
 801fbf0:	4602      	mov	r2, r0
 801fbf2:	460b      	mov	r3, r1
 801fbf4:	4620      	mov	r0, r4
 801fbf6:	4629      	mov	r1, r5
 801fbf8:	f7e0 fb56 	bl	80002a8 <__aeabi_dsub>
 801fbfc:	4642      	mov	r2, r8
 801fbfe:	4606      	mov	r6, r0
 801fc00:	460f      	mov	r7, r1
 801fc02:	464b      	mov	r3, r9
 801fc04:	4640      	mov	r0, r8
 801fc06:	4649      	mov	r1, r9
 801fc08:	f7e0 fd06 	bl	8000618 <__aeabi_dmul>
 801fc0c:	a35c      	add	r3, pc, #368	; (adr r3, 801fd80 <__ieee754_pow+0x9f8>)
 801fc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc12:	4604      	mov	r4, r0
 801fc14:	460d      	mov	r5, r1
 801fc16:	f7e0 fcff 	bl	8000618 <__aeabi_dmul>
 801fc1a:	a35b      	add	r3, pc, #364	; (adr r3, 801fd88 <__ieee754_pow+0xa00>)
 801fc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc20:	f7e0 fb42 	bl	80002a8 <__aeabi_dsub>
 801fc24:	4622      	mov	r2, r4
 801fc26:	462b      	mov	r3, r5
 801fc28:	f7e0 fcf6 	bl	8000618 <__aeabi_dmul>
 801fc2c:	a358      	add	r3, pc, #352	; (adr r3, 801fd90 <__ieee754_pow+0xa08>)
 801fc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc32:	f7e0 fb3b 	bl	80002ac <__adddf3>
 801fc36:	4622      	mov	r2, r4
 801fc38:	462b      	mov	r3, r5
 801fc3a:	f7e0 fced 	bl	8000618 <__aeabi_dmul>
 801fc3e:	a356      	add	r3, pc, #344	; (adr r3, 801fd98 <__ieee754_pow+0xa10>)
 801fc40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc44:	f7e0 fb30 	bl	80002a8 <__aeabi_dsub>
 801fc48:	4622      	mov	r2, r4
 801fc4a:	462b      	mov	r3, r5
 801fc4c:	f7e0 fce4 	bl	8000618 <__aeabi_dmul>
 801fc50:	a353      	add	r3, pc, #332	; (adr r3, 801fda0 <__ieee754_pow+0xa18>)
 801fc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc56:	f7e0 fb29 	bl	80002ac <__adddf3>
 801fc5a:	4622      	mov	r2, r4
 801fc5c:	462b      	mov	r3, r5
 801fc5e:	f7e0 fcdb 	bl	8000618 <__aeabi_dmul>
 801fc62:	4602      	mov	r2, r0
 801fc64:	460b      	mov	r3, r1
 801fc66:	4640      	mov	r0, r8
 801fc68:	4649      	mov	r1, r9
 801fc6a:	f7e0 fb1d 	bl	80002a8 <__aeabi_dsub>
 801fc6e:	4604      	mov	r4, r0
 801fc70:	460d      	mov	r5, r1
 801fc72:	4602      	mov	r2, r0
 801fc74:	460b      	mov	r3, r1
 801fc76:	4640      	mov	r0, r8
 801fc78:	4649      	mov	r1, r9
 801fc7a:	f7e0 fccd 	bl	8000618 <__aeabi_dmul>
 801fc7e:	2200      	movs	r2, #0
 801fc80:	ec41 0b19 	vmov	d9, r0, r1
 801fc84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801fc88:	4620      	mov	r0, r4
 801fc8a:	4629      	mov	r1, r5
 801fc8c:	f7e0 fb0c 	bl	80002a8 <__aeabi_dsub>
 801fc90:	4602      	mov	r2, r0
 801fc92:	460b      	mov	r3, r1
 801fc94:	ec51 0b19 	vmov	r0, r1, d9
 801fc98:	f7e0 fde8 	bl	800086c <__aeabi_ddiv>
 801fc9c:	4632      	mov	r2, r6
 801fc9e:	4604      	mov	r4, r0
 801fca0:	460d      	mov	r5, r1
 801fca2:	463b      	mov	r3, r7
 801fca4:	4640      	mov	r0, r8
 801fca6:	4649      	mov	r1, r9
 801fca8:	f7e0 fcb6 	bl	8000618 <__aeabi_dmul>
 801fcac:	4632      	mov	r2, r6
 801fcae:	463b      	mov	r3, r7
 801fcb0:	f7e0 fafc 	bl	80002ac <__adddf3>
 801fcb4:	4602      	mov	r2, r0
 801fcb6:	460b      	mov	r3, r1
 801fcb8:	4620      	mov	r0, r4
 801fcba:	4629      	mov	r1, r5
 801fcbc:	f7e0 faf4 	bl	80002a8 <__aeabi_dsub>
 801fcc0:	4642      	mov	r2, r8
 801fcc2:	464b      	mov	r3, r9
 801fcc4:	f7e0 faf0 	bl	80002a8 <__aeabi_dsub>
 801fcc8:	460b      	mov	r3, r1
 801fcca:	4602      	mov	r2, r0
 801fccc:	493a      	ldr	r1, [pc, #232]	; (801fdb8 <__ieee754_pow+0xa30>)
 801fcce:	2000      	movs	r0, #0
 801fcd0:	f7e0 faea 	bl	80002a8 <__aeabi_dsub>
 801fcd4:	e9cd 0100 	strd	r0, r1, [sp]
 801fcd8:	9b01      	ldr	r3, [sp, #4]
 801fcda:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801fcde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801fce2:	da2f      	bge.n	801fd44 <__ieee754_pow+0x9bc>
 801fce4:	4650      	mov	r0, sl
 801fce6:	ed9d 0b00 	vldr	d0, [sp]
 801fcea:	f000 f9c1 	bl	8020070 <scalbn>
 801fcee:	ec51 0b10 	vmov	r0, r1, d0
 801fcf2:	ec53 2b18 	vmov	r2, r3, d8
 801fcf6:	f7ff bbe0 	b.w	801f4ba <__ieee754_pow+0x132>
 801fcfa:	4b30      	ldr	r3, [pc, #192]	; (801fdbc <__ieee754_pow+0xa34>)
 801fcfc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801fd00:	429e      	cmp	r6, r3
 801fd02:	f77f af0b 	ble.w	801fb1c <__ieee754_pow+0x794>
 801fd06:	4b2e      	ldr	r3, [pc, #184]	; (801fdc0 <__ieee754_pow+0xa38>)
 801fd08:	440b      	add	r3, r1
 801fd0a:	4303      	orrs	r3, r0
 801fd0c:	d00b      	beq.n	801fd26 <__ieee754_pow+0x99e>
 801fd0e:	a326      	add	r3, pc, #152	; (adr r3, 801fda8 <__ieee754_pow+0xa20>)
 801fd10:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fd14:	ec51 0b18 	vmov	r0, r1, d8
 801fd18:	f7e0 fc7e 	bl	8000618 <__aeabi_dmul>
 801fd1c:	a322      	add	r3, pc, #136	; (adr r3, 801fda8 <__ieee754_pow+0xa20>)
 801fd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fd22:	f7ff bbca 	b.w	801f4ba <__ieee754_pow+0x132>
 801fd26:	4622      	mov	r2, r4
 801fd28:	462b      	mov	r3, r5
 801fd2a:	f7e0 fabd 	bl	80002a8 <__aeabi_dsub>
 801fd2e:	4642      	mov	r2, r8
 801fd30:	464b      	mov	r3, r9
 801fd32:	f7e0 fef7 	bl	8000b24 <__aeabi_dcmpge>
 801fd36:	2800      	cmp	r0, #0
 801fd38:	f43f aef0 	beq.w	801fb1c <__ieee754_pow+0x794>
 801fd3c:	e7e7      	b.n	801fd0e <__ieee754_pow+0x986>
 801fd3e:	f04f 0a00 	mov.w	sl, #0
 801fd42:	e717      	b.n	801fb74 <__ieee754_pow+0x7ec>
 801fd44:	e9dd 0100 	ldrd	r0, r1, [sp]
 801fd48:	4619      	mov	r1, r3
 801fd4a:	e7d2      	b.n	801fcf2 <__ieee754_pow+0x96a>
 801fd4c:	491a      	ldr	r1, [pc, #104]	; (801fdb8 <__ieee754_pow+0xa30>)
 801fd4e:	2000      	movs	r0, #0
 801fd50:	f7ff bb9e 	b.w	801f490 <__ieee754_pow+0x108>
 801fd54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801fd58:	f7ff bb9a 	b.w	801f490 <__ieee754_pow+0x108>
 801fd5c:	9000      	str	r0, [sp, #0]
 801fd5e:	f7ff bb76 	b.w	801f44e <__ieee754_pow+0xc6>
 801fd62:	2100      	movs	r1, #0
 801fd64:	f7ff bb60 	b.w	801f428 <__ieee754_pow+0xa0>
 801fd68:	00000000 	.word	0x00000000
 801fd6c:	3fe62e43 	.word	0x3fe62e43
 801fd70:	fefa39ef 	.word	0xfefa39ef
 801fd74:	3fe62e42 	.word	0x3fe62e42
 801fd78:	0ca86c39 	.word	0x0ca86c39
 801fd7c:	be205c61 	.word	0xbe205c61
 801fd80:	72bea4d0 	.word	0x72bea4d0
 801fd84:	3e663769 	.word	0x3e663769
 801fd88:	c5d26bf1 	.word	0xc5d26bf1
 801fd8c:	3ebbbd41 	.word	0x3ebbbd41
 801fd90:	af25de2c 	.word	0xaf25de2c
 801fd94:	3f11566a 	.word	0x3f11566a
 801fd98:	16bebd93 	.word	0x16bebd93
 801fd9c:	3f66c16c 	.word	0x3f66c16c
 801fda0:	5555553e 	.word	0x5555553e
 801fda4:	3fc55555 	.word	0x3fc55555
 801fda8:	c2f8f359 	.word	0xc2f8f359
 801fdac:	01a56e1f 	.word	0x01a56e1f
 801fdb0:	3fe00000 	.word	0x3fe00000
 801fdb4:	000fffff 	.word	0x000fffff
 801fdb8:	3ff00000 	.word	0x3ff00000
 801fdbc:	4090cbff 	.word	0x4090cbff
 801fdc0:	3f6f3400 	.word	0x3f6f3400
 801fdc4:	652b82fe 	.word	0x652b82fe
 801fdc8:	3c971547 	.word	0x3c971547

0801fdcc <__ieee754_sqrt>:
 801fdcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fdd0:	ec55 4b10 	vmov	r4, r5, d0
 801fdd4:	4e56      	ldr	r6, [pc, #344]	; (801ff30 <__ieee754_sqrt+0x164>)
 801fdd6:	43ae      	bics	r6, r5
 801fdd8:	ee10 0a10 	vmov	r0, s0
 801fddc:	ee10 3a10 	vmov	r3, s0
 801fde0:	4629      	mov	r1, r5
 801fde2:	462a      	mov	r2, r5
 801fde4:	d110      	bne.n	801fe08 <__ieee754_sqrt+0x3c>
 801fde6:	ee10 2a10 	vmov	r2, s0
 801fdea:	462b      	mov	r3, r5
 801fdec:	f7e0 fc14 	bl	8000618 <__aeabi_dmul>
 801fdf0:	4602      	mov	r2, r0
 801fdf2:	460b      	mov	r3, r1
 801fdf4:	4620      	mov	r0, r4
 801fdf6:	4629      	mov	r1, r5
 801fdf8:	f7e0 fa58 	bl	80002ac <__adddf3>
 801fdfc:	4604      	mov	r4, r0
 801fdfe:	460d      	mov	r5, r1
 801fe00:	ec45 4b10 	vmov	d0, r4, r5
 801fe04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fe08:	2d00      	cmp	r5, #0
 801fe0a:	dc10      	bgt.n	801fe2e <__ieee754_sqrt+0x62>
 801fe0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801fe10:	4330      	orrs	r0, r6
 801fe12:	d0f5      	beq.n	801fe00 <__ieee754_sqrt+0x34>
 801fe14:	b15d      	cbz	r5, 801fe2e <__ieee754_sqrt+0x62>
 801fe16:	ee10 2a10 	vmov	r2, s0
 801fe1a:	462b      	mov	r3, r5
 801fe1c:	ee10 0a10 	vmov	r0, s0
 801fe20:	f7e0 fa42 	bl	80002a8 <__aeabi_dsub>
 801fe24:	4602      	mov	r2, r0
 801fe26:	460b      	mov	r3, r1
 801fe28:	f7e0 fd20 	bl	800086c <__aeabi_ddiv>
 801fe2c:	e7e6      	b.n	801fdfc <__ieee754_sqrt+0x30>
 801fe2e:	1509      	asrs	r1, r1, #20
 801fe30:	d076      	beq.n	801ff20 <__ieee754_sqrt+0x154>
 801fe32:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801fe36:	07ce      	lsls	r6, r1, #31
 801fe38:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801fe3c:	bf5e      	ittt	pl
 801fe3e:	0fda      	lsrpl	r2, r3, #31
 801fe40:	005b      	lslpl	r3, r3, #1
 801fe42:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801fe46:	0fda      	lsrs	r2, r3, #31
 801fe48:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801fe4c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801fe50:	2000      	movs	r0, #0
 801fe52:	106d      	asrs	r5, r5, #1
 801fe54:	005b      	lsls	r3, r3, #1
 801fe56:	f04f 0e16 	mov.w	lr, #22
 801fe5a:	4684      	mov	ip, r0
 801fe5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801fe60:	eb0c 0401 	add.w	r4, ip, r1
 801fe64:	4294      	cmp	r4, r2
 801fe66:	bfde      	ittt	le
 801fe68:	1b12      	suble	r2, r2, r4
 801fe6a:	eb04 0c01 	addle.w	ip, r4, r1
 801fe6e:	1840      	addle	r0, r0, r1
 801fe70:	0052      	lsls	r2, r2, #1
 801fe72:	f1be 0e01 	subs.w	lr, lr, #1
 801fe76:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801fe7a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801fe7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801fe82:	d1ed      	bne.n	801fe60 <__ieee754_sqrt+0x94>
 801fe84:	4671      	mov	r1, lr
 801fe86:	2720      	movs	r7, #32
 801fe88:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801fe8c:	4562      	cmp	r2, ip
 801fe8e:	eb04 060e 	add.w	r6, r4, lr
 801fe92:	dc02      	bgt.n	801fe9a <__ieee754_sqrt+0xce>
 801fe94:	d113      	bne.n	801febe <__ieee754_sqrt+0xf2>
 801fe96:	429e      	cmp	r6, r3
 801fe98:	d811      	bhi.n	801febe <__ieee754_sqrt+0xf2>
 801fe9a:	2e00      	cmp	r6, #0
 801fe9c:	eb06 0e04 	add.w	lr, r6, r4
 801fea0:	da43      	bge.n	801ff2a <__ieee754_sqrt+0x15e>
 801fea2:	f1be 0f00 	cmp.w	lr, #0
 801fea6:	db40      	blt.n	801ff2a <__ieee754_sqrt+0x15e>
 801fea8:	f10c 0801 	add.w	r8, ip, #1
 801feac:	eba2 020c 	sub.w	r2, r2, ip
 801feb0:	429e      	cmp	r6, r3
 801feb2:	bf88      	it	hi
 801feb4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801feb8:	1b9b      	subs	r3, r3, r6
 801feba:	4421      	add	r1, r4
 801febc:	46c4      	mov	ip, r8
 801febe:	0052      	lsls	r2, r2, #1
 801fec0:	3f01      	subs	r7, #1
 801fec2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801fec6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801feca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801fece:	d1dd      	bne.n	801fe8c <__ieee754_sqrt+0xc0>
 801fed0:	4313      	orrs	r3, r2
 801fed2:	d006      	beq.n	801fee2 <__ieee754_sqrt+0x116>
 801fed4:	1c4c      	adds	r4, r1, #1
 801fed6:	bf13      	iteet	ne
 801fed8:	3101      	addne	r1, #1
 801feda:	3001      	addeq	r0, #1
 801fedc:	4639      	moveq	r1, r7
 801fede:	f021 0101 	bicne.w	r1, r1, #1
 801fee2:	1043      	asrs	r3, r0, #1
 801fee4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801fee8:	0849      	lsrs	r1, r1, #1
 801feea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801feee:	07c2      	lsls	r2, r0, #31
 801fef0:	bf48      	it	mi
 801fef2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801fef6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801fefa:	460c      	mov	r4, r1
 801fefc:	463d      	mov	r5, r7
 801fefe:	e77f      	b.n	801fe00 <__ieee754_sqrt+0x34>
 801ff00:	0ada      	lsrs	r2, r3, #11
 801ff02:	3815      	subs	r0, #21
 801ff04:	055b      	lsls	r3, r3, #21
 801ff06:	2a00      	cmp	r2, #0
 801ff08:	d0fa      	beq.n	801ff00 <__ieee754_sqrt+0x134>
 801ff0a:	02d7      	lsls	r7, r2, #11
 801ff0c:	d50a      	bpl.n	801ff24 <__ieee754_sqrt+0x158>
 801ff0e:	f1c1 0420 	rsb	r4, r1, #32
 801ff12:	fa23 f404 	lsr.w	r4, r3, r4
 801ff16:	1e4d      	subs	r5, r1, #1
 801ff18:	408b      	lsls	r3, r1
 801ff1a:	4322      	orrs	r2, r4
 801ff1c:	1b41      	subs	r1, r0, r5
 801ff1e:	e788      	b.n	801fe32 <__ieee754_sqrt+0x66>
 801ff20:	4608      	mov	r0, r1
 801ff22:	e7f0      	b.n	801ff06 <__ieee754_sqrt+0x13a>
 801ff24:	0052      	lsls	r2, r2, #1
 801ff26:	3101      	adds	r1, #1
 801ff28:	e7ef      	b.n	801ff0a <__ieee754_sqrt+0x13e>
 801ff2a:	46e0      	mov	r8, ip
 801ff2c:	e7be      	b.n	801feac <__ieee754_sqrt+0xe0>
 801ff2e:	bf00      	nop
 801ff30:	7ff00000 	.word	0x7ff00000

0801ff34 <fabs>:
 801ff34:	ec51 0b10 	vmov	r0, r1, d0
 801ff38:	ee10 2a10 	vmov	r2, s0
 801ff3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ff40:	ec43 2b10 	vmov	d0, r2, r3
 801ff44:	4770      	bx	lr

0801ff46 <finite>:
 801ff46:	b082      	sub	sp, #8
 801ff48:	ed8d 0b00 	vstr	d0, [sp]
 801ff4c:	9801      	ldr	r0, [sp, #4]
 801ff4e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801ff52:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801ff56:	0fc0      	lsrs	r0, r0, #31
 801ff58:	b002      	add	sp, #8
 801ff5a:	4770      	bx	lr

0801ff5c <rint>:
 801ff5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ff5e:	ec51 0b10 	vmov	r0, r1, d0
 801ff62:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801ff66:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801ff6a:	2e13      	cmp	r6, #19
 801ff6c:	ee10 4a10 	vmov	r4, s0
 801ff70:	460b      	mov	r3, r1
 801ff72:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801ff76:	dc58      	bgt.n	802002a <rint+0xce>
 801ff78:	2e00      	cmp	r6, #0
 801ff7a:	da2b      	bge.n	801ffd4 <rint+0x78>
 801ff7c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801ff80:	4302      	orrs	r2, r0
 801ff82:	d023      	beq.n	801ffcc <rint+0x70>
 801ff84:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801ff88:	4302      	orrs	r2, r0
 801ff8a:	4254      	negs	r4, r2
 801ff8c:	4314      	orrs	r4, r2
 801ff8e:	0c4b      	lsrs	r3, r1, #17
 801ff90:	0b24      	lsrs	r4, r4, #12
 801ff92:	045b      	lsls	r3, r3, #17
 801ff94:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801ff98:	ea44 0103 	orr.w	r1, r4, r3
 801ff9c:	4b32      	ldr	r3, [pc, #200]	; (8020068 <rint+0x10c>)
 801ff9e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801ffa2:	e9d3 6700 	ldrd	r6, r7, [r3]
 801ffa6:	4602      	mov	r2, r0
 801ffa8:	460b      	mov	r3, r1
 801ffaa:	4630      	mov	r0, r6
 801ffac:	4639      	mov	r1, r7
 801ffae:	f7e0 f97d 	bl	80002ac <__adddf3>
 801ffb2:	e9cd 0100 	strd	r0, r1, [sp]
 801ffb6:	463b      	mov	r3, r7
 801ffb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ffbc:	4632      	mov	r2, r6
 801ffbe:	f7e0 f973 	bl	80002a8 <__aeabi_dsub>
 801ffc2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ffc6:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801ffca:	4639      	mov	r1, r7
 801ffcc:	ec41 0b10 	vmov	d0, r0, r1
 801ffd0:	b003      	add	sp, #12
 801ffd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ffd4:	4a25      	ldr	r2, [pc, #148]	; (802006c <rint+0x110>)
 801ffd6:	4132      	asrs	r2, r6
 801ffd8:	ea01 0702 	and.w	r7, r1, r2
 801ffdc:	4307      	orrs	r7, r0
 801ffde:	d0f5      	beq.n	801ffcc <rint+0x70>
 801ffe0:	0851      	lsrs	r1, r2, #1
 801ffe2:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801ffe6:	4314      	orrs	r4, r2
 801ffe8:	d00c      	beq.n	8020004 <rint+0xa8>
 801ffea:	ea23 0201 	bic.w	r2, r3, r1
 801ffee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801fff2:	2e13      	cmp	r6, #19
 801fff4:	fa43 f606 	asr.w	r6, r3, r6
 801fff8:	bf0c      	ite	eq
 801fffa:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801fffe:	2400      	movne	r4, #0
 8020000:	ea42 0306 	orr.w	r3, r2, r6
 8020004:	4918      	ldr	r1, [pc, #96]	; (8020068 <rint+0x10c>)
 8020006:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 802000a:	4622      	mov	r2, r4
 802000c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8020010:	4620      	mov	r0, r4
 8020012:	4629      	mov	r1, r5
 8020014:	f7e0 f94a 	bl	80002ac <__adddf3>
 8020018:	e9cd 0100 	strd	r0, r1, [sp]
 802001c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8020020:	4622      	mov	r2, r4
 8020022:	462b      	mov	r3, r5
 8020024:	f7e0 f940 	bl	80002a8 <__aeabi_dsub>
 8020028:	e7d0      	b.n	801ffcc <rint+0x70>
 802002a:	2e33      	cmp	r6, #51	; 0x33
 802002c:	dd07      	ble.n	802003e <rint+0xe2>
 802002e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8020032:	d1cb      	bne.n	801ffcc <rint+0x70>
 8020034:	ee10 2a10 	vmov	r2, s0
 8020038:	f7e0 f938 	bl	80002ac <__adddf3>
 802003c:	e7c6      	b.n	801ffcc <rint+0x70>
 802003e:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8020042:	f04f 36ff 	mov.w	r6, #4294967295
 8020046:	40d6      	lsrs	r6, r2
 8020048:	4230      	tst	r0, r6
 802004a:	d0bf      	beq.n	801ffcc <rint+0x70>
 802004c:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8020050:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8020054:	bf1f      	itttt	ne
 8020056:	ea24 0101 	bicne.w	r1, r4, r1
 802005a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 802005e:	fa44 f202 	asrne.w	r2, r4, r2
 8020062:	ea41 0402 	orrne.w	r4, r1, r2
 8020066:	e7cd      	b.n	8020004 <rint+0xa8>
 8020068:	080247a0 	.word	0x080247a0
 802006c:	000fffff 	.word	0x000fffff

08020070 <scalbn>:
 8020070:	b570      	push	{r4, r5, r6, lr}
 8020072:	ec55 4b10 	vmov	r4, r5, d0
 8020076:	f3c5 520a 	ubfx	r2, r5, #20, #11
 802007a:	4606      	mov	r6, r0
 802007c:	462b      	mov	r3, r5
 802007e:	b99a      	cbnz	r2, 80200a8 <scalbn+0x38>
 8020080:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8020084:	4323      	orrs	r3, r4
 8020086:	d036      	beq.n	80200f6 <scalbn+0x86>
 8020088:	4b39      	ldr	r3, [pc, #228]	; (8020170 <scalbn+0x100>)
 802008a:	4629      	mov	r1, r5
 802008c:	ee10 0a10 	vmov	r0, s0
 8020090:	2200      	movs	r2, #0
 8020092:	f7e0 fac1 	bl	8000618 <__aeabi_dmul>
 8020096:	4b37      	ldr	r3, [pc, #220]	; (8020174 <scalbn+0x104>)
 8020098:	429e      	cmp	r6, r3
 802009a:	4604      	mov	r4, r0
 802009c:	460d      	mov	r5, r1
 802009e:	da10      	bge.n	80200c2 <scalbn+0x52>
 80200a0:	a32b      	add	r3, pc, #172	; (adr r3, 8020150 <scalbn+0xe0>)
 80200a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80200a6:	e03a      	b.n	802011e <scalbn+0xae>
 80200a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80200ac:	428a      	cmp	r2, r1
 80200ae:	d10c      	bne.n	80200ca <scalbn+0x5a>
 80200b0:	ee10 2a10 	vmov	r2, s0
 80200b4:	4620      	mov	r0, r4
 80200b6:	4629      	mov	r1, r5
 80200b8:	f7e0 f8f8 	bl	80002ac <__adddf3>
 80200bc:	4604      	mov	r4, r0
 80200be:	460d      	mov	r5, r1
 80200c0:	e019      	b.n	80200f6 <scalbn+0x86>
 80200c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80200c6:	460b      	mov	r3, r1
 80200c8:	3a36      	subs	r2, #54	; 0x36
 80200ca:	4432      	add	r2, r6
 80200cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80200d0:	428a      	cmp	r2, r1
 80200d2:	dd08      	ble.n	80200e6 <scalbn+0x76>
 80200d4:	2d00      	cmp	r5, #0
 80200d6:	a120      	add	r1, pc, #128	; (adr r1, 8020158 <scalbn+0xe8>)
 80200d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80200dc:	da1c      	bge.n	8020118 <scalbn+0xa8>
 80200de:	a120      	add	r1, pc, #128	; (adr r1, 8020160 <scalbn+0xf0>)
 80200e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80200e4:	e018      	b.n	8020118 <scalbn+0xa8>
 80200e6:	2a00      	cmp	r2, #0
 80200e8:	dd08      	ble.n	80200fc <scalbn+0x8c>
 80200ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80200ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80200f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80200f6:	ec45 4b10 	vmov	d0, r4, r5
 80200fa:	bd70      	pop	{r4, r5, r6, pc}
 80200fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8020100:	da19      	bge.n	8020136 <scalbn+0xc6>
 8020102:	f24c 3350 	movw	r3, #50000	; 0xc350
 8020106:	429e      	cmp	r6, r3
 8020108:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 802010c:	dd0a      	ble.n	8020124 <scalbn+0xb4>
 802010e:	a112      	add	r1, pc, #72	; (adr r1, 8020158 <scalbn+0xe8>)
 8020110:	e9d1 0100 	ldrd	r0, r1, [r1]
 8020114:	2b00      	cmp	r3, #0
 8020116:	d1e2      	bne.n	80200de <scalbn+0x6e>
 8020118:	a30f      	add	r3, pc, #60	; (adr r3, 8020158 <scalbn+0xe8>)
 802011a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802011e:	f7e0 fa7b 	bl	8000618 <__aeabi_dmul>
 8020122:	e7cb      	b.n	80200bc <scalbn+0x4c>
 8020124:	a10a      	add	r1, pc, #40	; (adr r1, 8020150 <scalbn+0xe0>)
 8020126:	e9d1 0100 	ldrd	r0, r1, [r1]
 802012a:	2b00      	cmp	r3, #0
 802012c:	d0b8      	beq.n	80200a0 <scalbn+0x30>
 802012e:	a10e      	add	r1, pc, #56	; (adr r1, 8020168 <scalbn+0xf8>)
 8020130:	e9d1 0100 	ldrd	r0, r1, [r1]
 8020134:	e7b4      	b.n	80200a0 <scalbn+0x30>
 8020136:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 802013a:	3236      	adds	r2, #54	; 0x36
 802013c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8020140:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8020144:	4620      	mov	r0, r4
 8020146:	4b0c      	ldr	r3, [pc, #48]	; (8020178 <scalbn+0x108>)
 8020148:	2200      	movs	r2, #0
 802014a:	e7e8      	b.n	802011e <scalbn+0xae>
 802014c:	f3af 8000 	nop.w
 8020150:	c2f8f359 	.word	0xc2f8f359
 8020154:	01a56e1f 	.word	0x01a56e1f
 8020158:	8800759c 	.word	0x8800759c
 802015c:	7e37e43c 	.word	0x7e37e43c
 8020160:	8800759c 	.word	0x8800759c
 8020164:	fe37e43c 	.word	0xfe37e43c
 8020168:	c2f8f359 	.word	0xc2f8f359
 802016c:	81a56e1f 	.word	0x81a56e1f
 8020170:	43500000 	.word	0x43500000
 8020174:	ffff3cb0 	.word	0xffff3cb0
 8020178:	3c900000 	.word	0x3c900000

0802017c <_init>:
 802017c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802017e:	bf00      	nop
 8020180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020182:	bc08      	pop	{r3}
 8020184:	469e      	mov	lr, r3
 8020186:	4770      	bx	lr

08020188 <_fini>:
 8020188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802018a:	bf00      	nop
 802018c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802018e:	bc08      	pop	{r3}
 8020190:	469e      	mov	lr, r3
 8020192:	4770      	bx	lr
