
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986073 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 1 min 31 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986073 (Simulation time: 0 hr 1 min 31 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9249428 heartbeat IPC: 1.89993 cumulative IPC: 1.89993 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13938483 heartbeat IPC: 2.13263 cumulative IPC: 2.00956 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18493771 heartbeat IPC: 2.19525 cumulative IPC: 2.06787 (Simulation time: 0 hr 7 min 9 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23550524 heartbeat IPC: 1.97755 cumulative IPC: 2.04452 (Simulation time: 0 hr 9 min 4 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27880579 heartbeat IPC: 2.30944 cumulative IPC: 2.09253 (Simulation time: 0 hr 10 min 52 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32203387 heartbeat IPC: 2.31331 cumulative IPC: 2.12635 (Simulation time: 0 hr 12 min 45 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36513818 heartbeat IPC: 2.31995 cumulative IPC: 2.15201 (Simulation time: 0 hr 14 min 37 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40833787 heartbeat IPC: 2.31483 cumulative IPC: 2.1711 (Simulation time: 0 hr 16 min 38 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45153118 heartbeat IPC: 2.31517 cumulative IPC: 2.18621 (Simulation time: 0 hr 18 min 36 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49481087 heartbeat IPC: 2.31055 cumulative IPC: 2.19804 (Simulation time: 0 hr 20 min 35 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45495015 cumulative IPC: 2.19804 (Simulation time: 0 hr 20 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19804 instructions: 100000002 cycles: 45495015
cpu0_DTLB TOTAL     ACCESS:   40545696  HIT:   40531543  MISS:      14153
cpu0_DTLB LOAD      ACCESS:   32390420  HIT:   32382702  MISS:       7718
cpu0_DTLB RFO       ACCESS:    8155276  HIT:    8148841  MISS:       6435
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.3348 cycles
cpu0_ITLB TOTAL     ACCESS:     801417  HIT:     801345  MISS:         72
cpu0_ITLB LOAD      ACCESS:     801417  HIT:     801345  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62041  HIT:      61936  MISS:        105
cpu0_L1I LOAD      ACCESS:      62041  HIT:      61936  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 101.267 cycles
cpu0_STLB TOTAL     ACCESS:      14225  HIT:      13770  MISS:        455
cpu0_STLB LOAD      ACCESS:       7790  HIT:       7782  MISS:          8
cpu0_STLB RFO       ACCESS:       6435  HIT:       5988  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 167.642 cycles
cpu0_L1D TOTAL     ACCESS:   33467017  HIT:   32996908  MISS:     470109
cpu0_L1D LOAD      ACCESS:   28672405  HIT:   28511027  MISS:     161378
cpu0_L1D RFO       ACCESS:    4794158  HIT:    4485450  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 234.926 cycles
cpu0_L2C TOTAL     ACCESS:     777245  HIT:     473798  MISS:     303447
cpu0_L2C LOAD      ACCESS:     161483  HIT:     148982  MISS:      12501
cpu0_L2C RFO       ACCESS:     308708  HIT:      17819  MISS:     290889
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307031  HIT:     306983  MISS:         48
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         14  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 346.93 cycles
LLC TOTAL     ACCESS:     593622  HIT:     441245  MISS:     152377
LLC LOAD      ACCESS:      12500  HIT:      11232  MISS:       1268
LLC RFO       ACCESS:     290889  HIT:     207734  MISS:      83155
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     290224  HIT:     222270  MISS:      67954
LLC TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 648.916 cycles
Insertion Distribution: 
	LOAD 388 0 3404 28 
	RFO 2517 0 33194 78163 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 68764 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1673  ROW_BUFFER_MISS:      82744
 DBUS AVG_CONGESTED_CYCLE:    3.99362
 WQ ROW_BUFFER_HIT:       5055  ROW_BUFFER_MISS:      75356  FULL:      17668


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.327
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

