Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: StateMachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "StateMachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "StateMachine"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : StateMachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "D:/work/Projects/FPGA_prj/ProfileMeter/MainSch/SCH.vhf. Ignore this file from project file "D:/work/Projects/FPGA_prj/ProfileMeter/MainSch/StateMachine_vhdl.prj".
Compiling vhdl file "D:/work/Projects/FPGA_prj/ProfileMeter/MainSch/StateMachine.vhd" in Library work.
Entity <statemachine> compiled.
Entity <statemachine> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <StateMachine> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <StateMachine> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/work/Projects/FPGA_prj/ProfileMeter/MainSch/StateMachine.vhd" line 40: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <spi_in_word>
INFO:Xst:2679 - Register <out_word<0>> in unit <StateMachine> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <out_word<1>> in unit <StateMachine> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <out_word<2>> in unit <StateMachine> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <out_word<3>> in unit <StateMachine> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <StateMachine> analyzed. Unit <StateMachine> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <StateMachine>.
    Related source file is "D:/work/Projects/FPGA_prj/ProfileMeter/MainSch/StateMachine.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_word_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit up counter for signal <cnt>.
    Found 5-bit comparator greater for signal <cnt$cmp_gt0000> created at line 63.
    Found 1-bit register for signal <int_shout>.
    Found 5-bit up counter for signal <out_cnt>.
    Found 1-bit register for signal <Q_out_s>.
    Found 5-bit comparator greater for signal <Q_out_s$cmp_gt0000> created at line 94.
    Found 1-bit 20-to-1 multiplexer for signal <Q_out_s$mux0000> created at line 89.
    Found 16-bit register for signal <spi_in_word>.
    Summary:
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <StateMachine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 18
 1-bit register                                        : 18
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 1
 1-bit 20-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 18
 Flip-Flops                                            : 18
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 1
 1-bit 20-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit StateMachine : the following signal(s) form a combinatorial loop: state_cmp_eq0000, spi_in_word_0_cmp_eq0000, state<1>, spi_in_word_0_and0000, state<0>.
WARNING:Xst:2170 - Unit StateMachine : the following signal(s) form a combinatorial loop: state_cmp_eq0001, Q_out_s_and0000, state<2>, Q_out_s_cmp_eq0000.
WARNING:Xst:2170 - Unit StateMachine : the following signal(s) form a combinatorial loop: state<0>.

Optimizing unit <StateMachine> ...
  implementation constraint: INIT=r	 : out_cnt_4
  implementation constraint: INIT=r	 : out_cnt_3
  implementation constraint: INIT=r	 : out_cnt_2
  implementation constraint: INIT=r	 : out_cnt_1
  implementation constraint: INIT=r	 : out_cnt_0
  implementation constraint: INIT=r	 : cnt_4
  implementation constraint: INIT=r	 : cnt_3
  implementation constraint: INIT=r	 : cnt_2
  implementation constraint: INIT=r	 : cnt_1
  implementation constraint: INIT=r	 : cnt_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : StateMachine.ngr
Top Level Output File Name         : StateMachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 167
#      AND2                        : 72
#      AND3                        : 6
#      GND                         : 1
#      INV                         : 45
#      OR2                         : 31
#      OR3                         : 3
#      VCC                         : 1
#      XOR2                        : 8
# FlipFlops/Latches                : 44
#      FDCE                        : 28
#      LD                          : 16
# IO Buffers                       : 7
#      IBUF                        : 4
#      OBUF                        : 3
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.03 secs
 
--> 

Total memory usage is 253056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    4 (   0 filtered)

