# Verilog Practice

This repository contains simple beginner-level Verilog examples, including:

- AND Gate
- OR Gate
- 2-to-1 Multiplexer

## Files

- `and_gate.v`: Simple 2-input AND gate
- `or_gate.v`: Simple 2-input OR gate
- `mux2to1.v`: 2-to-1 Multiplexer using conditional operator

These examples are intended for those starting to learn RTL and Verilog.
