#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 12 18:41:38 2019
# Process ID: 1365
# Current directory: /home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1/top.vds
# Journal file: /home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1379 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.988 ; gain = 4.918 ; free physical = 2012 ; free virtual = 7042
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen400' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen400.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen400' (1#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen400.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen1' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen1' (2#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen1.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_2bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'clken_gen' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clken_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clken_gen' (4#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clken_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_0to9' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to9.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_4bit9' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit9.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_4bit9' (5#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit9.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_0to9' (6#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to9.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_0to5' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_4bit5' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_4bit5' (7#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_0to5' (8#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-6157] synthesizing module 'detect_59' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/detect_59.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_59' (9#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/detect_59.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/mux_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1' (10#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/mux_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/sources_1/imports/new/seven_seg_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (11#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/sources_1/imports/new/seven_seg_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2to4' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2to4' (12#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.738 ; gain = 50.668 ; free physical = 2024 ; free virtual = 7055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.738 ; gain = 50.668 ; free physical = 2024 ; free virtual = 7054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.738 ; gain = 50.668 ; free physical = 2024 ; free virtual = 7054
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]
Finished Parsing XDC File [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.082 ; gain = 0.000 ; free physical = 1759 ; free virtual = 6789
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.082 ; gain = 0.000 ; free physical = 1759 ; free virtual = 6790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.082 ; gain = 0.000 ; free physical = 1759 ; free virtual = 6790
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.082 ; gain = 0.000 ; free physical = 1759 ; free virtual = 6790
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1835 ; free virtual = 6866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1835 ; free virtual = 6866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1837 ; free virtual = 6867
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1828 ; free virtual = 6859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_gen400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_gen1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter_4bit9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counter_4bit5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module decoder_2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1818 ; free virtual = 6850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1693 ; free virtual = 6725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1691 ; free virtual = 6723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     7|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |    16|
|7     |LUT5   |     4|
|8     |LUT6   |    17|
|9     |FDRE   |    76|
|10    |IBUF   |     4|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   182|
|2     |  c0     |counter_2bit    |    19|
|3     |  c1     |counter_0to9    |    12|
|4     |    c1   |counter_4bit9_3 |    12|
|5     |  c2     |counter_0to5    |    12|
|6     |    c1   |counter_4bit5_2 |    12|
|7     |  c3     |counter_0to9_0  |    10|
|8     |    c1   |counter_4bit9   |    10|
|9     |  c4     |counter_0to5_1  |     8|
|10    |    c1   |counter_4bit5   |     8|
|11    |  g0     |clock_gen400    |    50|
|12    |  g1     |clock_gen1      |    50|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.082 ; gain = 383.012 ; free physical = 1692 ; free virtual = 6724
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1772.082 ; gain = 50.668 ; free physical = 1746 ; free virtual = 6778
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1772.090 ; gain = 383.012 ; free physical = 1746 ; free virtual = 6778
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.090 ; gain = 0.000 ; free physical = 1687 ; free virtual = 6719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1772.090 ; gain = 383.102 ; free physical = 1744 ; free virtual = 6776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.090 ; gain = 0.000 ; free physical = 1744 ; free virtual = 6776
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 18:42:02 2019...
