Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  1 21:52:11 2022
| Host         : Jusen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mainDesign_timing_summary_routed.rpt -pb mainDesign_timing_summary_routed.pb -rpx mainDesign_timing_summary_routed.rpx -warn_on_violation
| Design       : mainDesign
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                586         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               10          
TIMING-20  Warning           Non-clocked latch                          5           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (596)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2597)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (596)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: CLK/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DISPLAY_CLK/clkout_reg/Q (HIGH)

 There are 284 register/latch pins with no clock driven by root clock pin: KEYCLK/clkout_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: head_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: head_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: head_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: head_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: head_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2597)
---------------------------------------------------
 There are 2597 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.502        0.000                      0                   70        0.182        0.000                      0                   70        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
myvgaclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myvgaclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         9.502        0.000                      0                   70        0.182        0.000                      0                   70       19.500        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myvgaclk/inst/clk_in1
  To Clock:  myvgaclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myvgaclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myvgaclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 m3/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m2/rgb_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.391ns  (logic 2.671ns (25.706%)  route 7.720ns (74.294%))
  Logic Levels:           11  (LUT3=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 21.497 - 20.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.616     1.618    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.419     2.037 f  m3/y_cnt_reg[4]/Q
                         net (fo=10, routed)          0.869     2.906    m3/y_cnt_reg[4]
    SLICE_X63Y79         LUT3 (Prop_lut3_I0_O)        0.296     3.202 r  m3/text_i_19/O
                         net (fo=3, routed)           0.172     3.374    m3/text_i_19_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.498 f  m3/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=60, routed)          0.880     4.377    m3/y_cnt_reg[9]_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I2_O)        0.119     4.496 r  m3/rgb_data[0]_i_460/O
                         net (fo=183, routed)         2.257     6.753    m2/rgb_data[0]_i_86_1
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.332     7.085 r  m2/rgb_data[0]_i_621/O
                         net (fo=1, routed)           0.000     7.085    m2/rgb_data[0]_i_621_n_0
    SLICE_X54Y72         MUXF7 (Prop_muxf7_I0_O)      0.209     7.294 r  m2/rgb_data_reg[0]_i_305/O
                         net (fo=1, routed)           1.102     8.396    m2/rgb_data_reg[0]_i_305_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.297     8.693 r  m2/rgb_data[0]_i_136/O
                         net (fo=1, routed)           0.597     9.290    m2/rgb_data[0]_i_136_n_0
    SLICE_X55Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.414 r  m2/rgb_data[0]_i_63/O
                         net (fo=1, routed)           0.000     9.414    m2/rgb_data[0]_i_63_n_0
    SLICE_X55Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     9.631 r  m2/rgb_data_reg[0]_i_27/O
                         net (fo=1, routed)           0.000     9.631    m2/rgb_data_reg[0]_i_27_n_0
    SLICE_X55Y69         MUXF8 (Prop_muxf8_I1_O)      0.094     9.725 r  m2/rgb_data_reg[0]_i_8/O
                         net (fo=1, routed)           1.252    10.977    m2/line[7]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.316    11.293 r  m2/rgb_data[0]_i_3/O
                         net (fo=1, routed)           0.592    11.885    m2/rgb_data[0]_i_3_n_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.009 r  m2/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.009    m2/rgbs
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494    21.497    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079    21.576    
                         clock uncertainty           -0.098    21.479    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.032    21.511    m2/rgb_data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  9.502    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/font_h_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.350ns (31.779%)  route 2.898ns (68.221%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.807     5.872    m3/clear
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494    41.497    m3/CLK
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[0]/C
                         clock pessimism              0.096    41.593    
                         clock uncertainty           -0.098    41.496    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.637    40.859    m3/font_h_reg[0]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/font_h_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.350ns (31.779%)  route 2.898ns (68.221%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.807     5.872    m3/clear
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494    41.497    m3/CLK
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[1]/C
                         clock pessimism              0.096    41.593    
                         clock uncertainty           -0.098    41.496    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.637    40.859    m3/font_h_reg[1]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/font_h_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.350ns (31.779%)  route 2.898ns (68.221%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.807     5.872    m3/clear
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494    41.497    m3/CLK
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[2]/C
                         clock pessimism              0.096    41.593    
                         clock uncertainty           -0.098    41.496    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.637    40.859    m3/font_h_reg[2]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/font_h_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.350ns (31.779%)  route 2.898ns (68.221%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.807     5.872    m3/clear
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494    41.497    m3/CLK
    SLICE_X65Y76         FDRE                                         r  m3/font_h_reg[3]/C
                         clock pessimism              0.096    41.593    
                         clock uncertainty           -0.098    41.496    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.637    40.859    m3/font_h_reg[3]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             35.203ns  (required time - arrival time)
  Source:                 m3/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/y_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.423ns (34.261%)  route 2.730ns (65.739%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.616     1.618    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.419     2.037 f  m3/y_cnt_reg[4]/Q
                         net (fo=10, routed)          0.905     2.943    m3/y_cnt_reg[4]
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.322     3.265 f  m3/y_cnt[9]_i_7/O
                         net (fo=1, routed)           0.770     4.035    m3/y_cnt[9]_i_7_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I4_O)        0.354     4.389 f  m3/y_cnt[9]_i_4/O
                         net (fo=1, routed)           0.469     4.858    m3/y_cnt[9]_i_4_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.328     5.186 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.586     5.772    m3/y_cnt[9]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  m3/y_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.496    41.499    m3/CLK
    SLICE_X62Y78         FDRE                                         r  m3/y_cnt_reg[2]/C
                         clock pessimism              0.097    41.596    
                         clock uncertainty           -0.098    41.499    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.524    40.975    m3/y_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 35.203    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/ascii_h_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.350ns (33.635%)  route 2.664ns (66.365%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.573     5.638    m3/clear
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    41.500    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[4]/C
                         clock pessimism              0.079    41.579    
                         clock uncertainty           -0.098    41.482    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.637    40.845    m3/ascii_h_reg[4]
  -------------------------------------------------------------------
                         required time                         40.845    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/ascii_h_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.350ns (33.635%)  route 2.664ns (66.365%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.573     5.638    m3/clear
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    41.500    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[5]/C
                         clock pessimism              0.079    41.579    
                         clock uncertainty           -0.098    41.482    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.637    40.845    m3/ascii_h_reg[5]
  -------------------------------------------------------------------
                         required time                         40.845    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/ascii_h_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.350ns (33.635%)  route 2.664ns (66.365%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.622     1.624    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.518     2.142 f  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.849     2.992    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I2_O)        0.153     3.145 r  m3/y_cnt[9]_i_5/O
                         net (fo=2, routed)           0.429     3.573    m3/y_cnt[9]_i_5_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.323     3.896 r  m3/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.813     4.709    m3/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.356     5.065 r  m3/font_h[3]_i_1/O
                         net (fo=11, routed)          0.573     5.638    m3/clear
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    41.500    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[6]/C
                         clock pessimism              0.079    41.579    
                         clock uncertainty           -0.098    41.482    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.637    40.845    m3/ascii_h_reg[6]
  -------------------------------------------------------------------
                         required time                         40.845    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.250ns  (required time - arrival time)
  Source:                 m3/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/y_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.423ns (34.653%)  route 2.683ns (65.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.616     1.618    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.419     2.037 f  m3/y_cnt_reg[4]/Q
                         net (fo=10, routed)          0.905     2.943    m3/y_cnt_reg[4]
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.322     3.265 f  m3/y_cnt[9]_i_7/O
                         net (fo=1, routed)           0.770     4.035    m3/y_cnt[9]_i_7_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I4_O)        0.354     4.389 f  m3/y_cnt[9]_i_4/O
                         net (fo=1, routed)           0.469     4.858    m3/y_cnt[9]_i_4_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.328     5.186 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     5.725    m3/y_cnt[9]_i_1_n_0
    SLICE_X62Y79         FDSE                                         r  m3/y_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    41.500    m3/CLK
    SLICE_X62Y79         FDSE                                         r  m3/y_cnt_reg[0]/C
                         clock pessimism              0.096    41.596    
                         clock uncertainty           -0.098    41.499    
    SLICE_X62Y79         FDSE (Setup_fdse_C_S)       -0.524    40.975    m3/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                 35.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 m3/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.909%)  route 0.137ns (42.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.557     0.559    m3/CLK
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  m3/y_cnt_reg[6]/Q
                         net (fo=10, routed)          0.137     0.837    m3/y_cnt_reg[6]
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.048     0.885 r  m3/y_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.885    m3/p_0_in[9]
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[9]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.131     0.703    m3/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 m3/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/y_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.518%)  route 0.137ns (42.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.557     0.559    m3/CLK
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  m3/y_cnt_reg[6]/Q
                         net (fo=10, routed)          0.137     0.837    m3/y_cnt_reg[6]
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.882 r  m3/y_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.882    m3/p_0_in[8]
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[8]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.121     0.693    m3/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 m3/ascii_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/ascii_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[5]/Q
                         net (fo=3, routed)           0.134     0.835    m3/addrb[5]
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.880 r  m3/ascii_h[5]_i_1/O
                         net (fo=1, routed)           0.000     0.880    m3/p_0_in__0[5]
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.827     0.829    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[5]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.092     0.652    m3/ascii_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m3/ascii_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/ascii_h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.249%)  route 0.177ns (48.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X64Y80         FDRE                                         r  m3/ascii_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[2]/Q
                         net (fo=6, routed)           0.177     0.878    m3/addrb[2]
    SLICE_X63Y80         LUT5 (Prop_lut5_I0_O)        0.045     0.923 r  m3/ascii_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    m3/p_0_in__0[4]
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.827     0.829    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[4]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.091     0.686    m3/ascii_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m3/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X66Y80         FDCE                                         r  m3/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  m3/x_cnt_reg[8]/Q
                         net (fo=7, routed)           0.149     0.873    m3/x_cnt_reg_n_0_[8]
    SLICE_X66Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.918 r  m3/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.918    m3/x_cnt[8]
    SLICE_X66Y80         FDCE                                         r  m3/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.830    m3/CLK
    SLICE_X66Y80         FDCE                                         r  m3/x_cnt_reg[8]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X66Y80         FDCE (Hold_fdce_C_D)         0.121     0.681    m3/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m3/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.736%)  route 0.135ns (39.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.558    m3/CLK
    SLICE_X62Y78         FDRE                                         r  m3/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  m3/y_cnt_reg[2]/Q
                         net (fo=57, routed)          0.135     0.857    m3/Q[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.902 r  m3/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.902    m3/p_0_in[5]
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825     0.827    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[5]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.092     0.663    m3/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 m3/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/x_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.559     0.561    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  m3/x_cnt_reg[1]/Q
                         net (fo=7, routed)           0.160     0.885    m3/x_cnt_reg_n_0_[1]
    SLICE_X66Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.930 r  m3/x_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.930    m3/x_cnt[1]
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829     0.831    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[1]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X66Y81         FDCE (Hold_fdce_C_D)         0.121     0.682    m3/x_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.618%)  route 0.183ns (46.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.562    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.183     0.909    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I1_O)        0.048     0.957 r  m3/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.957    m3/x_cnt[3]
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829     0.831    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[3]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X66Y81         FDCE (Hold_fdce_C_D)         0.131     0.706    m3/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 m3/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.843%)  route 0.159ns (46.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.557     0.559    m3/CLK
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  m3/y_cnt_reg[6]/Q
                         net (fo=10, routed)          0.159     0.859    m3/y_cnt_reg[6]
    SLICE_X63Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  m3/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.904    m3/y_cnt[6]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.091     0.650    m3/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 m3/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m3/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.264%)  route 0.183ns (46.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.562    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  m3/x_cnt_reg[0]/Q
                         net (fo=8, routed)           0.183     0.909    m3/x_cnt_reg_n_0_[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.954 r  m3/x_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.954    m3/x_cnt[2]
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829     0.831    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[2]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X66Y81         FDCE (Hold_fdce_C_D)         0.121     0.696    m3/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { myvgaclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    myvgaclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y76     m2/rgb_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y80     m3/ascii_h_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y80     m3/ascii_h_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y80     m3/ascii_h_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y80     m3/ascii_h_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y80     m3/ascii_h_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y80     m3/ascii_h_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y80     m3/ascii_h_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y76     m2/rgb_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y76     m2/rgb_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y76     m2/rgb_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y76     m2/rgb_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y80     m3/ascii_h_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myvgaclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    myvgaclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2600 Endpoints
Min Delay          2600 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_24/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.400ns  (logic 4.310ns (16.326%)  route 22.090ns (83.674%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 r  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 r  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 r  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 f  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 f  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 f  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 r  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 r  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          6.083    26.400    datamem/mymem/ram_reg_0_0_1
    RAMB36_X1Y10         RAMB36E1                                     r  datamem/mymem/ram_reg_0_24/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_7/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.349ns  (logic 4.310ns (16.357%)  route 22.039ns (83.643%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 r  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 r  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 r  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 f  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 f  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 f  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 r  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 r  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          6.032    26.349    datamem/mymem/ram_reg_0_0_1
    RAMB36_X1Y11         RAMB36E1                                     r  datamem/mymem/ram_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_13/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.100ns  (logic 4.636ns (17.763%)  route 21.464ns (82.237%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=6 LUT6=3 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 f  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 f  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 f  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 r  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 r  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 f  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 f  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          3.975    24.292    instructions/ram_reg_0_0_i_23_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I1_O)        0.326    24.618 r  instructions/ram_reg_0_13_i_2/O
                         net (fo=1, routed)           1.481    26.100    datamem/mymem/tempin[13]
    RAMB36_X2Y11         RAMB36E1                                     r  datamem/mymem/ram_reg_0_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_13/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.788ns  (logic 4.310ns (16.713%)  route 21.478ns (83.287%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 r  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 r  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 r  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 f  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 f  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 f  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 r  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 r  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          5.471    25.788    datamem/mymem/ram_reg_0_0_1
    RAMB36_X2Y11         RAMB36E1                                     r  datamem/mymem/ram_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_7/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.633ns  (logic 4.636ns (18.086%)  route 20.997ns (81.914%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 f  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 f  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 f  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 r  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 r  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 f  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 f  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          3.653    23.970    instructions/ram_reg_0_0_i_23_0
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.326    24.296 r  instructions/ram_reg_0_7_i_2/O
                         net (fo=1, routed)           1.336    25.633    datamem/mymem/tempin[7]
    RAMB36_X1Y11         RAMB36E1                                     r  datamem/mymem/ram_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_6/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.631ns  (logic 4.310ns (16.816%)  route 21.321ns (83.184%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 r  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 r  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 r  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 f  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 f  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 f  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 r  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 r  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          5.314    25.631    datamem/mymem/ram_reg_0_0_1
    RAMB36_X2Y12         RAMB36E1                                     r  datamem/mymem/ram_reg_0_6/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_29/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.319ns  (logic 4.636ns (18.310%)  route 20.683ns (81.689%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=6 LUT6=3 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 f  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 f  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 f  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 r  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 r  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 f  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 f  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          2.802    23.119    instructions/ram_reg_0_0_i_23_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.326    23.445 r  instructions/ram_reg_0_29_i_2/O
                         net (fo=1, routed)           1.873    25.319    datamem/mymem/tempin[29]
    RAMB36_X0Y17         RAMB36E1                                     r  datamem/mymem/ram_reg_0_29/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_6/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.313ns  (logic 4.631ns (18.295%)  route 20.682ns (81.705%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 f  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 f  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 f  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 r  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 r  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 f  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 f  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          3.156    23.473    instructions/ram_reg_0_0_i_23_0
    SLICE_X68Y82         LUT3 (Prop_lut3_I1_O)        0.321    23.794 r  instructions/ram_reg_0_6_i_2/O
                         net (fo=1, routed)           1.519    25.313    datamem/mymem/tempin[6]
    RAMB36_X2Y12         RAMB36E1                                     r  datamem/mymem/ram_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datamem/mymem/ram_reg_0_8/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.265ns  (logic 4.310ns (17.059%)  route 20.955ns (82.941%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=6 LUT6=2 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[12]
                         net (fo=11, routed)          1.677     4.131    instructions/idataout[12]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.283 f  instructions/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=3, routed)           0.713     4.997    instructions/regs_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.323 r  instructions/regs_reg_r1_0_31_18_23_i_32/O
                         net (fo=35, routed)          0.948     6.270    instructions/regs_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.394 r  instructions/text_i_30/O
                         net (fo=42, routed)          3.639    10.034    instructions/q_reg_12
    SLICE_X65Y99         LUT5 (Prop_lut5_I4_O)        0.124    10.158 r  instructions/text_i_54/O
                         net (fo=3, routed)           0.820    10.978    instructions/text_i_54_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.102 r  instructions/regs_reg_r1_0_31_0_5_i_57/O
                         net (fo=3, routed)           1.013    12.115    instructions/regs_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.239 r  instructions/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=3, routed)           1.326    13.565    instructions/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.689 f  instructions/regs_reg_r1_0_31_0_5_i_33/O
                         net (fo=3, routed)           0.969    14.658    instructions/regs_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.782 f  instructions/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.000    14.782    instructions/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X71Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 f  instructions/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=13, routed)          1.876    16.875    instructions/daddr[20]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.299    17.174 r  instructions/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=58, routed)          3.025    20.199    instructions/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X72Y97         LUT5 (Prop_lut5_I3_O)        0.118    20.317 r  instructions/ram_reg_0_0_i_23/O
                         net (fo=48, routed)          4.948    25.265    datamem/mymem/ram_reg_0_0_1
    RAMB36_X2Y13         RAMB36E1                                     r  datamem/mymem/ram_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructions/q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            instructions/q_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.218ns  (logic 7.137ns (28.301%)  route 18.081ns (71.699%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1                     0.000     0.000 r  instructions/q_reg/CLKARDCLK
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 f  instructions/q_reg/DOADO[6]
                         net (fo=27, routed)          2.186     4.640    instructions/idataout[6]
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.764 f  instructions/pc[31]_i_18/O
                         net (fo=5, routed)           0.859     5.623    instructions/pc[31]_i_18_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.747 r  instructions/text_i_52/O
                         net (fo=8, routed)           2.662     8.409    instructions/text_i_52_n_0
    SLICE_X76Y95         LUT4 (Prop_lut4_I0_O)        0.150     8.559 r  instructions/regs_reg_r1_0_31_12_17_i_38/O
                         net (fo=34, routed)          1.773    10.332    instructions/q_reg_15
    SLICE_X71Y91         LUT2 (Prop_lut2_I1_O)        0.356    10.688 r  instructions/ram_reg_0_0_i_168/O
                         net (fo=1, routed)           0.635    11.324    mycpu/pc_register/pc[31]_i_132
    SLICE_X69Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    12.112 r  mycpu/pc_register/ram_reg_0_0_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.112    mycpu/pc_register/ram_reg_0_0_i_112_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  mycpu/pc_register/ram_reg_0_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.226    mycpu/pc_register/ram_reg_0_0_i_100_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  mycpu/pc_register/ram_reg_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.340    mycpu/pc_register/ram_reg_0_0_i_83_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  mycpu/pc_register/ram_reg_0_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.454    mycpu/pc_register/ram_reg_0_0_i_69_n_0
    SLICE_X69Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.568 r  mycpu/pc_register/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.568    mycpu/pc_register/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X69Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  mycpu/pc_register/regs_reg_r1_0_31_0_5_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.682    mycpu/pc_register/regs_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.016 f  mycpu/pc_register/regs_reg_r1_0_31_24_29_i_35/O[1]
                         net (fo=2, routed)           0.821    13.837    mycpu_n_249
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.303    14.140 f  pc[31]_i_114/O
                         net (fo=1, routed)           0.818    14.958    pc[31]_i_114_n_0
    SLICE_X68Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.082 f  pc[31]_i_90/O
                         net (fo=1, routed)           0.832    15.914    instructions/pc[31]_i_24_1
    SLICE_X71Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.038 f  instructions/pc[31]_i_50/O
                         net (fo=1, routed)           0.947    16.985    instructions/pc[31]_i_50_n_0
    SLICE_X71Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.109 r  instructions/pc[31]_i_24/O
                         net (fo=1, routed)           0.871    17.980    instructions/pc[31]_i_24_n_0
    SLICE_X66Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.104 r  instructions/pc[31]_i_9/O
                         net (fo=22, routed)          2.089    20.193    instructions/pc[31]_i_9_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124    20.317 r  instructions/pc[31]_i_13/O
                         net (fo=32, routed)          1.661    21.978    instructions/pc[31]_i_13_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I2_O)        0.124    22.102 r  instructions/pc[3]_i_9/O
                         net (fo=1, routed)           0.000    22.102    instructions/pc[3]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.635 r  instructions/pc_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.635    instructions/pc_reg[3]_i_2_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.752 r  instructions/pc_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.752    instructions/pc_reg[7]_i_2_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.971 r  instructions/pc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.809    23.780    instructions/pc_reg[11]_i_2_n_7
    SLICE_X68Y91         LUT2 (Prop_lut2_I0_O)        0.321    24.101 r  instructions/pc[8]_i_1/O
                         net (fo=3, routed)           1.117    25.218    instructions/D[6]
    RAMB18_X1Y36         RAMB18E1                                     r  instructions/q_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mykeyboard/mykey/ps2_clk_sync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/ps2_clk_sync_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE                         0.000     0.000 r  mykeyboard/mykey/ps2_clk_sync_reg[0]/C
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mykeyboard/mykey/ps2_clk_sync_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    mykeyboard/mykey/ps2_clk_sync[0]
    SLICE_X44Y91         FDRE                                         r  mykeyboard/mykey/ps2_clk_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/fifo_reg_0_7_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE                         0.000     0.000 r  mykeyboard/mykey/buffer_reg[3]/C
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/buffer_reg[3]/Q
                         net (fo=2, routed)           0.113     0.254    mykeyboard/mykey/fifo_reg_0_7_0_5/DIB0
    SLICE_X42Y89         RAMD32                                       r  mykeyboard/mykey/fifo_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/fifo_reg_0_7_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.290%)  route 0.129ns (47.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE                         0.000     0.000 r  mykeyboard/mykey/buffer_reg[2]/C
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/buffer_reg[2]/Q
                         net (fo=2, routed)           0.129     0.270    mykeyboard/mykey/fifo_reg_0_7_0_5/DIA1
    SLICE_X42Y89         RAMD32                                       r  mykeyboard/mykey/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tail_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDPE                         0.000     0.000 r  tail_reg[3]_P/C
    SLICE_X44Y82         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tail_reg[3]_P/Q
                         net (fo=3, routed)           0.098     0.239    mykeyboard/tail_reg[3]_C_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.284 r  mykeyboard/tail[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.284    mykeyboard_n_34
    SLICE_X45Y82         FDCE                                         r  tail_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/fifo_reg_0_7_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.004%)  route 0.172ns (54.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE                         0.000     0.000 r  mykeyboard/mykey/buffer_reg[5]/C
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/buffer_reg[5]/Q
                         net (fo=2, routed)           0.172     0.313    mykeyboard/mykey/fifo_reg_0_7_0_5/DIC0
    SLICE_X42Y89         RAMD32                                       r  mykeyboard/mykey/fifo_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/fifo_reg_0_7_6_7__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.720%)  route 0.182ns (56.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  mykeyboard/mykey/buffer_reg[8]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/buffer_reg[8]/Q
                         net (fo=3, routed)           0.182     0.323    mykeyboard/mykey/fifo_reg_0_7_6_7__0/D
    SLICE_X42Y90         RAMD32                                       r  mykeyboard/mykey/fifo_reg_0_7_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/fifo_reg_0_7_6_7__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.720%)  route 0.182ns (56.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  mykeyboard/mykey/buffer_reg[8]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/buffer_reg[8]/Q
                         net (fo=3, routed)           0.182     0.323    mykeyboard/mykey/fifo_reg_0_7_6_7__0/D
    SLICE_X42Y90         RAMD32                                       r  mykeyboard/mykey/fifo_reg_0_7_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/fifo_reg_0_7_0_5/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.301%)  route 0.185ns (56.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE                         0.000     0.000 r  mykeyboard/mykey/buffer_reg[6]/C
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/buffer_reg[6]/Q
                         net (fo=2, routed)           0.185     0.326    mykeyboard/mykey/fifo_reg_0_7_0_5/DIC1
    SLICE_X42Y89         RAMD32                                       r  mykeyboard/mykey/fifo_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tail_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDPE                         0.000     0.000 r  tail_reg[4]_P/C
    SLICE_X44Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tail_reg[4]_P/Q
                         net (fo=8, routed)           0.148     0.289    mykeyboard/FIFO_reg[31][0]
    SLICE_X45Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.334 r  mykeyboard/tail[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.334    mykeyboard_n_33
    SLICE_X45Y83         FDCE                                         r  tail_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykeyboard/mykey/ps2_clk_sync_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykeyboard/mykey/ps2_clk_sync_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE                         0.000     0.000 r  mykeyboard/mykey/ps2_clk_sync_reg[1]/C
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykeyboard/mykey/ps2_clk_sync_reg[1]/Q
                         net (fo=4, routed)           0.194     0.335    mykeyboard/mykey/ps2_clk_sync[1]
    SLICE_X44Y91         FDRE                                         r  mykeyboard/mykey/ps2_clk_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 4.121ns (36.878%)  route 7.054ns (63.122%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.990    29.252    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    32.791 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.791    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 4.118ns (37.332%)  route 6.913ns (62.668%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.849    29.111    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    32.646 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.646    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 4.130ns (37.918%)  route 6.762ns (62.082%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.698    28.960    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    32.507 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.507    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 4.129ns (38.447%)  route 6.611ns (61.553%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.547    28.809    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    32.356 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.356    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.590ns  (logic 4.129ns (38.995%)  route 6.460ns (61.005%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.397    28.659    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    32.205 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.205    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 4.128ns (39.548%)  route 6.309ns (60.452%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.246    28.508    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    32.052 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.052    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.293ns  (logic 4.135ns (40.169%)  route 6.158ns (59.831%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.095    28.357    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    31.908 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.908    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.134ns (40.765%)  route 6.007ns (59.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.944    28.206    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    31.757 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.757    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.106ns (41.815%)  route 5.714ns (58.185%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.650    27.912    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    31.436 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.436    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/rgb_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.131ns (42.617%)  route 5.563ns (57.383%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.613    21.615    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.459    22.074 r  m2/rgb_data_reg[0]/Q
                         net (fo=1, routed)           1.064    23.138    m3/rgb_data[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.262 r  m3/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.499    27.761    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    31.309 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.309    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m3/ascii_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.579%)  route 0.224ns (61.421%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[5]/Q
                         net (fo=3, routed)           0.224     0.925    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/ascii_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.071%)  route 0.229ns (61.929%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[6]/Q
                         net (fo=2, routed)           0.229     0.930    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/ascii_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.128ns (33.329%)  route 0.256ns (66.671%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X64Y80         FDRE                                         r  m3/ascii_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  m3/ascii_h_reg[1]/Q
                         net (fo=7, routed)           0.256     0.944    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/ascii_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.128ns (32.144%)  route 0.270ns (67.856%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X64Y80         FDRE                                         r  m3/ascii_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  m3/ascii_h_reg[3]/Q
                         net (fo=5, routed)           0.270     0.958    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/ascii_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.358%)  route 0.295ns (67.642%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X63Y80         FDRE                                         r  m3/ascii_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[4]/Q
                         net (fo=4, routed)           0.295     0.995    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/ascii_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.092%)  route 0.312ns (68.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X64Y80         FDRE                                         r  m3/ascii_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[0]/Q
                         net (fo=8, routed)           0.312     1.013    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/ascii_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.728%)  route 0.368ns (72.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.558     0.560    m3/CLK
    SLICE_X64Y80         FDRE                                         r  m3/ascii_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m3/ascii_h_reg[2]/Q
                         net (fo=6, routed)           0.368     1.068    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/y_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.186ns (28.989%)  route 0.456ns (71.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.558    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  m3/y_cnt_reg[5]/Q
                         net (fo=10, routed)          0.188     0.887    m3/y_cnt_reg[5]
    SLICE_X63Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.932 r  m3/text_i_5/O
                         net (fo=1, routed)           0.267     1.199    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.189ns (27.137%)  route 0.507ns (72.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.558    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  m3/y_cnt_reg[3]/Q
                         net (fo=53, routed)          0.291     0.990    m3/Q[2]
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.048     1.038 r  m3/text_i_8/O
                         net (fo=1, routed)           0.216     1.254    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.186ns (26.034%)  route 0.528ns (73.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.557     0.559    m3/CLK
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  m3/y_cnt_reg[6]/Q
                         net (fo=10, routed)          0.310     1.010    m3/y_cnt_reg[6]
    SLICE_X63Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.055 r  m3/text_i_4/O
                         net (fo=1, routed)           0.218     1.273    text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y16         RAMB36E1                                     r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myvgaclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgaclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     6.809    myvgaclk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  myvgaclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    myvgaclk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  myvgaclk/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    myvgaclk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  myvgaclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myvgaclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgaclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    myvgaclk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  myvgaclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    myvgaclk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myvgaclk/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    myvgaclk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  myvgaclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            m2/rgb_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.729ns  (logic 2.392ns (20.395%)  route 9.337ns (79.605%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1                     0.000     0.000 r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     0.882 r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=460, routed)         6.793     7.675    m2/doutb[6]
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.799 r  m2/rgb_data[0]_i_733/O
                         net (fo=1, routed)           0.000     7.799    m2/rgb_data[0]_i_733_n_0
    SLICE_X54Y78         MUXF7 (Prop_muxf7_I1_O)      0.214     8.013 r  m2/rgb_data_reg[0]_i_374/O
                         net (fo=1, routed)           0.637     8.650    m2/rgb_data_reg[0]_i_374_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.297     8.947 r  m2/rgb_data[0]_i_166/O
                         net (fo=1, routed)           0.443     9.390    m2/rgb_data[0]_i_166_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.514 r  m2/rgb_data[0]_i_71/O
                         net (fo=1, routed)           0.000     9.514    m2/rgb_data[0]_i_71_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     9.731 r  m2/rgb_data_reg[0]_i_31/O
                         net (fo=1, routed)           0.000     9.731    m2/rgb_data_reg[0]_i_31_n_0
    SLICE_X55Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     9.825 r  m2/rgb_data_reg[0]_i_10/O
                         net (fo=1, routed)           0.871    10.697    m2/line[5]
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.316    11.013 r  m2/rgb_data[0]_i_3/O
                         net (fo=1, routed)           0.592    11.605    m2/rgb_data[0]_i_3_n_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.124    11.729 r  m2/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.729    m2/rgbs
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494    21.497    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 1.478ns (28.137%)  route 3.774ns (71.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=122, routed)         3.774     5.251    m3/reset_IBUF
    SLICE_X66Y82         FDPE                                         f  m3/x_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.501     1.504    m3/CLK
    SLICE_X66Y82         FDPE                                         r  m3/x_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.602ns (31.223%)  route 3.528ns (68.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.942     4.420    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.124     4.544 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.586     5.130    m3/y_cnt[9]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.496     1.499    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.602ns (31.223%)  route 3.528ns (68.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.942     4.420    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.124     4.544 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.586     5.130    m3/y_cnt[9]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  m3/y_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.496     1.499    m3/CLK
    SLICE_X62Y78         FDRE                                         r  m3/y_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.602ns (31.223%)  route 3.528ns (68.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.942     4.420    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.124     4.544 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.586     5.130    m3/y_cnt[9]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.496     1.499    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.602ns (31.223%)  route 3.528ns (68.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.942     4.420    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.124     4.544 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.586     5.130    m3/y_cnt[9]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.496     1.499    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.602ns (31.223%)  route 3.528ns (68.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.942     4.420    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.124     4.544 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.586     5.130    m3/y_cnt[9]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.496     1.499    m3/CLK
    SLICE_X63Y78         FDRE                                         r  m3/y_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.478ns (28.968%)  route 3.623ns (71.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=122, routed)         3.623     5.101    m3/reset_IBUF
    SLICE_X66Y81         FDCE                                         f  m3/x_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.499     1.502    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.478ns (28.968%)  route 3.623ns (71.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=122, routed)         3.623     5.101    m3/reset_IBUF
    SLICE_X66Y81         FDCE                                         f  m3/x_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.499     1.502    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.478ns (28.968%)  route 3.623ns (71.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=122, routed)         3.623     5.101    m3/reset_IBUF
    SLICE_X66Y81         FDCE                                         f  m3/x_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683     1.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          1.499     1.502    m3/CLK
    SLICE_X66Y81         FDCE                                         r  m3/x_cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            m2/rgb_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.294ns (31.520%)  route 0.639ns (68.480%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1                     0.000     0.000 r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     0.204 r  text/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=9, routed)           0.404     0.608    m3/doutb[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.653 r  m3/rgb_data[0]_i_2/O
                         net (fo=1, routed)           0.234     0.888    m2/rgb_data_reg[0]_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  m2/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    m2/rgbs
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    20.825    m2/CLK
    SLICE_X64Y76         FDRE                                         r  m2/rgb_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.245ns (14.918%)  route 1.400ns (85.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=122, routed)         1.400     1.645    m3/reset_IBUF
    SLICE_X66Y79         FDCE                                         f  m3/x_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.827     0.829    m3/CLK
    SLICE_X66Y79         FDCE                                         r  m3/x_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.245ns (14.405%)  route 1.458ns (85.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=122, routed)         1.458     1.704    m3/reset_IBUF
    SLICE_X65Y80         FDCE                                         f  m3/x_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.830    m3/CLK
    SLICE_X65Y80         FDCE                                         r  m3/x_cnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.245ns (14.180%)  route 1.485ns (85.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=122, routed)         1.485     1.731    m3/reset_IBUF
    SLICE_X66Y80         FDCE                                         f  m3/x_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.830    m3/CLK
    SLICE_X66Y80         FDCE                                         r  m3/x_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.245ns (14.180%)  route 1.485ns (85.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=122, routed)         1.485     1.731    m3/reset_IBUF
    SLICE_X66Y80         FDCE                                         f  m3/x_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.830    m3/CLK
    SLICE_X66Y80         FDCE                                         r  m3/x_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/x_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.245ns (14.180%)  route 1.485ns (85.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=122, routed)         1.485     1.731    m3/reset_IBUF
    SLICE_X66Y80         FDCE                                         f  m3/x_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.830    m3/CLK
    SLICE_X66Y80         FDCE                                         r  m3/x_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.290ns (16.726%)  route 1.446ns (83.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=122, routed)         1.261     1.507    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.552 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.185     1.736    m3/y_cnt[9]_i_1_n_0
    SLICE_X62Y79         FDSE                                         r  m3/y_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X62Y79         FDSE                                         r  m3/y_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.290ns (16.726%)  route 1.446ns (83.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=122, routed)         1.261     1.507    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.552 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.185     1.736    m3/y_cnt[9]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X63Y79         FDRE                                         r  m3/y_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.290ns (16.726%)  route 1.446ns (83.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=122, routed)         1.261     1.507    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.552 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.185     1.736    m3/y_cnt[9]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            m3/y_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.290ns (16.726%)  route 1.446ns (83.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=122, routed)         1.261     1.507    m3/reset_IBUF
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.552 r  m3/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.185     1.736    m3/y_cnt[9]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=32, routed)          0.826     0.828    m3/CLK
    SLICE_X62Y79         FDRE                                         r  m3/y_cnt_reg[8]/C





