#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5634b4059f00 .scope module, "dataPath" "dataPath" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 1 "regDst";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "mem2Reg";
    .port_info 6 /INPUT 1 "aluSrcB";
    .port_info 7 /INPUT 1 "pcSrc";
    .port_info 8 /INPUT 3 "aluControl";
    .port_info 9 /OUTPUT 6 "opcode";
    .port_info 10 /OUTPUT 6 "funct";
    .port_info 11 /OUTPUT 1 "eq";
    .port_info 12 /INPUT 2 "fad";
    .port_info 13 /INPUT 2 "fbd";
    .port_info 14 /INPUT 1 "flush";
L_0x5634b4054610 .functor XOR 32, v0x5634b40a73c0_0, v0x5634b40a7880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5634b40524f0 .functor NOT 32, L_0x5634b4054610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5634b40a45e0_0 .var "PC", 31 0;
L_0x7f43aeab6018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5634b40a46c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f43aeab6018;  1 drivers
v0x5634b40a4780_0 .net *"_ivl_13", 0 0, L_0x5634b40b90d0;  1 drivers
L_0x7f43aeab6060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5634b40a4840_0 .net/2u *"_ivl_14", 15 0, L_0x7f43aeab6060;  1 drivers
L_0x7f43aeab60a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5634b40a4920_0 .net/2u *"_ivl_16", 15 0, L_0x7f43aeab60a8;  1 drivers
v0x5634b40a4a50_0 .net *"_ivl_18", 15 0, L_0x5634b40b91b0;  1 drivers
v0x5634b40a4b30_0 .net *"_ivl_2", 31 0, L_0x5634b40b89b0;  1 drivers
v0x5634b40a4c10_0 .net *"_ivl_21", 15 0, L_0x5634b40b92f0;  1 drivers
v0x5634b40a4cf0_0 .net *"_ivl_26", 29 0, L_0x5634b40b9520;  1 drivers
L_0x7f43aeab60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5634b40a4dd0_0 .net *"_ivl_28", 1 0, L_0x7f43aeab60f0;  1 drivers
v0x5634b40a4eb0_0 .net *"_ivl_30", 31 0, L_0x5634b4054610;  1 drivers
v0x5634b40a4f90_0 .net *"_ivl_32", 31 0, L_0x5634b40524f0;  1 drivers
v0x5634b40a5070_0 .net *"_ivl_38", 5 0, L_0x5634b40b9a50;  1 drivers
v0x5634b40a5150_0 .net "addToPC", 0 0, L_0x5634b40b8b20;  1 drivers
o0x7f43aeb00218 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5634b40a5210_0 .net "aluControl", 2 0, o0x7f43aeb00218;  0 drivers
v0x5634b40a52f0_0 .var "aluControlE", 2 0;
v0x5634b40a53b0_0 .net "aluOutE", 31 0, v0x5634b40a42e0_0;  1 drivers
v0x5634b40a5590_0 .var "aluOutM", 31 0;
v0x5634b40a5660_0 .var "aluOutWB", 31 0;
o0x7f43aeb00278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a5720_0 .net "aluSrcB", 0 0, o0x7f43aeb00278;  0 drivers
v0x5634b40a57e0_0 .var "aluSrcBE", 0 0;
o0x7f43aeaff078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a58a0_0 .net "clk", 0 0, o0x7f43aeaff078;  0 drivers
v0x5634b40a5940_0 .net "eq", 0 0, L_0x5634b40b9800;  1 drivers
o0x7f43aeb00308 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5634b40a5a00_0 .net "fad", 1 0, o0x7f43aeb00308;  0 drivers
o0x7f43aeb00338 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5634b40a5ae0_0 .net "fbd", 1 0, o0x7f43aeb00338;  0 drivers
o0x7f43aeb00368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a5bc0_0 .net "flush", 0 0, o0x7f43aeb00368;  0 drivers
v0x5634b40a5c80_0 .var "funct", 5 0;
v0x5634b40a5d60_0 .net "immD", 31 0, L_0x5634b40b93e0;  1 drivers
v0x5634b40a5e40_0 .var "immE", 31 0;
v0x5634b40a5f20_0 .net "immShiftedD", 31 0, L_0x5634b40b9670;  1 drivers
v0x5634b40a6000_0 .net "instr", 31 0, L_0x5634b40853d0;  1 drivers
v0x5634b40a60f0_0 .var "instrD", 31 0;
o0x7f43aeb00488 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a61b0_0 .net "mem2Reg", 0 0, o0x7f43aeb00488;  0 drivers
v0x5634b40a6270_0 .var "mem2RegE", 0 0;
v0x5634b40a6330_0 .var "mem2RegM", 0 0;
v0x5634b40a63f0_0 .var "mem2RegWB", 0 0;
v0x5634b40a64b0_0 .net "memDataM", 31 0, L_0x5634b40b98f0;  1 drivers
v0x5634b40a65a0_0 .var "memDataWB", 31 0;
o0x7f43aeb00578 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a6660_0 .net "memWrite", 0 0, o0x7f43aeb00578;  0 drivers
v0x5634b40a6720_0 .var "memWriteE", 0 0;
v0x5634b40a67e0_0 .var "memWriteM", 0 0;
v0x5634b40a68b0_0 .var "opcode", 5 0;
v0x5634b40a6970_0 .net "operand2", 31 0, L_0x5634b40b9960;  1 drivers
o0x7f43aeb00608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a6a60_0 .net "pcSrc", 0 0, o0x7f43aeb00608;  0 drivers
v0x5634b40a6b00_0 .net "rdD", 4 0, L_0x5634b40b9030;  1 drivers
v0x5634b40a6be0_0 .var "rdE", 5 0;
o0x7f43aeb00698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a6cc0_0 .net "regDst", 0 0, o0x7f43aeb00698;  0 drivers
v0x5634b40a6d80_0 .var "regDstE", 0 0;
o0x7f43aeb006f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a6e40_0 .net "regWrite", 0 0, o0x7f43aeb006f8;  0 drivers
v0x5634b40a6f00_0 .var "regWriteE", 0 0;
v0x5634b40a6fc0_0 .var "regWriteM", 0 0;
v0x5634b40a7080_0 .var "regWriteWB", 0 0;
v0x5634b40a7150_0 .net "rsD", 4 0, L_0x5634b40b8dd0;  1 drivers
v0x5634b40a7220_0 .net "rsDataD", 31 0, v0x5634b40a2ef0_0;  1 drivers
v0x5634b40a72f0_0 .var "rsDataE", 31 0;
v0x5634b40a73c0_0 .var "rsDataFD", 31 0;
v0x5634b40a7480_0 .var "rsE", 5 0;
o0x7f43aeaff138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a7560_0 .net "rst", 0 0, o0x7f43aeaff138;  0 drivers
v0x5634b40a7600_0 .net "rtD", 4 0, L_0x5634b40b8ec0;  1 drivers
v0x5634b40a76f0_0 .net "rtDataD", 31 0, v0x5634b40a2fd0_0;  1 drivers
v0x5634b40a77c0_0 .var "rtDataE", 31 0;
v0x5634b40a7880_0 .var "rtDataFD", 31 0;
v0x5634b40a7960_0 .var "rtDataM", 31 0;
v0x5634b40a7a50_0 .var "rtE", 5 0;
v0x5634b40a7b10_0 .net "writeRegData", 31 0, L_0x5634b40b9ee0;  1 drivers
v0x5634b40a8010_0 .net "writeRegE", 4 0, L_0x5634b40b9c30;  1 drivers
v0x5634b40a80d0_0 .var "writeRegM", 4 0;
v0x5634b40a81b0_0 .var "writeRegWB", 4 0;
E_0x5634b405e920 .event posedge, v0x5634b4054730_0;
E_0x5634b405dd40/0 .event anyedge, v0x5634b40a5a00_0, v0x5634b40a2ef0_0, v0x5634b40a42e0_0, v0x5634b4052690_0;
E_0x5634b405dd40/1 .event anyedge, v0x5634b40854f0_0, v0x5634b40a5ae0_0, v0x5634b40a2fd0_0;
E_0x5634b405dd40 .event/or E_0x5634b405dd40/0, E_0x5634b405dd40/1;
E_0x5634b40525c0 .event posedge, v0x5634b40a5bc0_0, v0x5634b4054730_0;
L_0x5634b40b89b0 .functor MUXZ 32, L_0x7f43aeab6018, L_0x5634b40b9670, o0x7f43aeb00608, C4<>;
L_0x5634b40b8b20 .part L_0x5634b40b89b0, 0, 1;
L_0x5634b40b8dd0 .part v0x5634b40a60f0_0, 21, 5;
L_0x5634b40b8ec0 .part v0x5634b40a60f0_0, 16, 5;
L_0x5634b40b9030 .part v0x5634b40a60f0_0, 11, 5;
L_0x5634b40b90d0 .part v0x5634b40a60f0_0, 15, 1;
L_0x5634b40b91b0 .functor MUXZ 16, L_0x7f43aeab60a8, L_0x7f43aeab6060, L_0x5634b40b90d0, C4<>;
L_0x5634b40b92f0 .part v0x5634b40a60f0_0, 0, 16;
L_0x5634b40b93e0 .concat [ 16 16 0 0], L_0x5634b40b92f0, L_0x5634b40b91b0;
L_0x5634b40b9520 .part L_0x5634b40b93e0, 0, 30;
L_0x5634b40b9670 .concat [ 2 30 0 0], L_0x7f43aeab60f0, L_0x5634b40b9520;
L_0x5634b40b9800 .reduce/and L_0x5634b40524f0;
L_0x5634b40b9960 .functor MUXZ 32, v0x5634b40a5e40_0, v0x5634b40a77c0_0, v0x5634b40a57e0_0, C4<>;
L_0x5634b40b9a50 .functor MUXZ 6, v0x5634b40a6be0_0, v0x5634b40a7a50_0, o0x7f43aeb00698, C4<>;
L_0x5634b40b9c30 .part L_0x5634b40b9a50, 0, 5;
L_0x5634b40b9ee0 .functor MUXZ 32, v0x5634b40a65a0_0, v0x5634b40a5660_0, v0x5634b40a63f0_0, C4<>;
S_0x5634b4067b20 .scope module, "DM" "dataMemory" 2 110, 3 3 0, S_0x5634b4059f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "dataWrite";
    .port_info 5 /OUTPUT 32 "dataOutput";
L_0x5634b40b98f0 .functor BUFZ 32, L_0x5634b40b9d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5634b4084cd0_0 .net *"_ivl_0", 31 0, L_0x5634b40b9d50;  1 drivers
v0x5634b40854f0_0 .net "address", 31 0, v0x5634b40a5590_0;  1 drivers
v0x5634b4054730_0 .net "clk", 0 0, o0x7f43aeaff078;  alias, 0 drivers
v0x5634b40547d0 .array "data", 0 1023, 31 0;
v0x5634b4052690_0 .net "dataOutput", 31 0, L_0x5634b40b98f0;  alias, 1 drivers
v0x5634b4052730_0 .net "dataWrite", 31 0, v0x5634b40a7960_0;  1 drivers
v0x5634b40a1b60_0 .var/i "i", 31 0;
v0x5634b40a1c40_0 .net "rst", 0 0, o0x7f43aeaff138;  alias, 0 drivers
v0x5634b40a1d00_0 .net "writeEnable", 0 0, v0x5634b40a67e0_0;  1 drivers
E_0x5634b4053650 .event posedge, v0x5634b40a1c40_0, v0x5634b4054730_0;
L_0x5634b40b9d50 .array/port v0x5634b40547d0, v0x5634b40a5590_0;
S_0x5634b40a1e80 .scope module, "IM" "instructionMemory" 2 26, 4 3 0, S_0x5634b4059f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /OUTPUT 32 "instruction";
L_0x5634b40853d0 .functor BUFZ 32, L_0x5634b40b8c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5634b40a2030_0 .net *"_ivl_0", 31 0, L_0x5634b40b8c40;  1 drivers
v0x5634b40a2110_0 .net "address", 31 0, v0x5634b40a45e0_0;  1 drivers
v0x5634b40a21f0_0 .net "clk", 0 0, o0x7f43aeaff078;  alias, 0 drivers
v0x5634b40a2290 .array "data", 0 1023, 31 0;
v0x5634b40a2330_0 .var/i "i", 31 0;
v0x5634b40a2440_0 .net "instruction", 31 0, L_0x5634b40853d0;  alias, 1 drivers
v0x5634b40a2520_0 .net "rst", 0 0, o0x7f43aeaff138;  alias, 0 drivers
L_0x5634b40b8c40 .array/port v0x5634b40a2290, v0x5634b40a45e0_0;
S_0x5634b40a2620 .scope module, "RF" "registerFile" 2 40, 5 1 0, S_0x5634b4059f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "dataWrite";
    .port_info 4 /INPUT 5 "addressWrite";
    .port_info 5 /INPUT 5 "addressA";
    .port_info 6 /INPUT 5 "addressB";
    .port_info 7 /OUTPUT 32 "dataA";
    .port_info 8 /OUTPUT 32 "dataB";
    .port_info 9 /INPUT 5 "addressTest";
    .port_info 10 /OUTPUT 32 "outputTest";
v0x5634b40a2a30_0 .net "addressA", 4 0, L_0x5634b40b8dd0;  alias, 1 drivers
v0x5634b40a2b30_0 .net "addressB", 4 0, L_0x5634b40b8ec0;  alias, 1 drivers
o0x7f43aeaff498 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5634b40a2c10_0 .net "addressTest", 4 0, o0x7f43aeaff498;  0 drivers
v0x5634b40a2cd0_0 .net "addressWrite", 4 0, v0x5634b40a81b0_0;  1 drivers
v0x5634b40a2db0_0 .net "clk", 0 0, o0x7f43aeaff078;  alias, 0 drivers
v0x5634b40a2ef0_0 .var "dataA", 31 0;
v0x5634b40a2fd0_0 .var "dataB", 31 0;
v0x5634b40a30b0_0 .net "dataWrite", 31 0, L_0x5634b40b9ee0;  alias, 1 drivers
v0x5634b40a3190_0 .var/i "i", 31 0;
v0x5634b40a3270_0 .var "outputTest", 31 0;
v0x5634b40a3350 .array "registerFileData", 0 31, 31 0;
v0x5634b40a3920_0 .net "rst", 0 0, o0x7f43aeaff138;  alias, 0 drivers
v0x5634b40a39c0_0 .net "writeEnable", 0 0, v0x5634b40a7080_0;  1 drivers
v0x5634b40a3350_0 .array/port v0x5634b40a3350, 0;
v0x5634b40a3350_1 .array/port v0x5634b40a3350, 1;
v0x5634b40a3350_2 .array/port v0x5634b40a3350, 2;
E_0x5634b4052e30/0 .event anyedge, v0x5634b40a2c10_0, v0x5634b40a3350_0, v0x5634b40a3350_1, v0x5634b40a3350_2;
v0x5634b40a3350_3 .array/port v0x5634b40a3350, 3;
v0x5634b40a3350_4 .array/port v0x5634b40a3350, 4;
v0x5634b40a3350_5 .array/port v0x5634b40a3350, 5;
v0x5634b40a3350_6 .array/port v0x5634b40a3350, 6;
E_0x5634b4052e30/1 .event anyedge, v0x5634b40a3350_3, v0x5634b40a3350_4, v0x5634b40a3350_5, v0x5634b40a3350_6;
v0x5634b40a3350_7 .array/port v0x5634b40a3350, 7;
v0x5634b40a3350_8 .array/port v0x5634b40a3350, 8;
v0x5634b40a3350_9 .array/port v0x5634b40a3350, 9;
v0x5634b40a3350_10 .array/port v0x5634b40a3350, 10;
E_0x5634b4052e30/2 .event anyedge, v0x5634b40a3350_7, v0x5634b40a3350_8, v0x5634b40a3350_9, v0x5634b40a3350_10;
v0x5634b40a3350_11 .array/port v0x5634b40a3350, 11;
v0x5634b40a3350_12 .array/port v0x5634b40a3350, 12;
v0x5634b40a3350_13 .array/port v0x5634b40a3350, 13;
v0x5634b40a3350_14 .array/port v0x5634b40a3350, 14;
E_0x5634b4052e30/3 .event anyedge, v0x5634b40a3350_11, v0x5634b40a3350_12, v0x5634b40a3350_13, v0x5634b40a3350_14;
v0x5634b40a3350_15 .array/port v0x5634b40a3350, 15;
v0x5634b40a3350_16 .array/port v0x5634b40a3350, 16;
v0x5634b40a3350_17 .array/port v0x5634b40a3350, 17;
v0x5634b40a3350_18 .array/port v0x5634b40a3350, 18;
E_0x5634b4052e30/4 .event anyedge, v0x5634b40a3350_15, v0x5634b40a3350_16, v0x5634b40a3350_17, v0x5634b40a3350_18;
v0x5634b40a3350_19 .array/port v0x5634b40a3350, 19;
v0x5634b40a3350_20 .array/port v0x5634b40a3350, 20;
v0x5634b40a3350_21 .array/port v0x5634b40a3350, 21;
v0x5634b40a3350_22 .array/port v0x5634b40a3350, 22;
E_0x5634b4052e30/5 .event anyedge, v0x5634b40a3350_19, v0x5634b40a3350_20, v0x5634b40a3350_21, v0x5634b40a3350_22;
v0x5634b40a3350_23 .array/port v0x5634b40a3350, 23;
v0x5634b40a3350_24 .array/port v0x5634b40a3350, 24;
v0x5634b40a3350_25 .array/port v0x5634b40a3350, 25;
v0x5634b40a3350_26 .array/port v0x5634b40a3350, 26;
E_0x5634b4052e30/6 .event anyedge, v0x5634b40a3350_23, v0x5634b40a3350_24, v0x5634b40a3350_25, v0x5634b40a3350_26;
v0x5634b40a3350_27 .array/port v0x5634b40a3350, 27;
v0x5634b40a3350_28 .array/port v0x5634b40a3350, 28;
v0x5634b40a3350_29 .array/port v0x5634b40a3350, 29;
v0x5634b40a3350_30 .array/port v0x5634b40a3350, 30;
E_0x5634b4052e30/7 .event anyedge, v0x5634b40a3350_27, v0x5634b40a3350_28, v0x5634b40a3350_29, v0x5634b40a3350_30;
v0x5634b40a3350_31 .array/port v0x5634b40a3350, 31;
E_0x5634b4052e30/8 .event anyedge, v0x5634b40a3350_31, v0x5634b40a2a30_0, v0x5634b40a2b30_0;
E_0x5634b4052e30 .event/or E_0x5634b4052e30/0, E_0x5634b4052e30/1, E_0x5634b4052e30/2, E_0x5634b4052e30/3, E_0x5634b4052e30/4, E_0x5634b4052e30/5, E_0x5634b4052e30/6, E_0x5634b4052e30/7, E_0x5634b4052e30/8;
S_0x5634b40a3c40 .scope module, "a" "ALU" 2 90, 6 2 0, S_0x5634b4059f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
P_0x5634b40a3e20 .param/l "add" 1 6 8, C4<010>;
P_0x5634b40a3e60 .param/l "andd" 1 6 10, C4<000>;
P_0x5634b40a3ea0 .param/l "orr" 1 6 11, C4<001>;
P_0x5634b40a3ee0 .param/l "slt" 1 6 12, C4<111>;
P_0x5634b40a3f20 .param/l "sub" 1 6 9, C4<110>;
v0x5634b40a41e0_0 .net "ALUControl", 2 0, v0x5634b40a52f0_0;  1 drivers
v0x5634b40a42e0_0 .var "ALUResult", 31 0;
v0x5634b40a43c0_0 .net "SrcA", 31 0, v0x5634b40a72f0_0;  1 drivers
v0x5634b40a4480_0 .net "SrcB", 31 0, L_0x5634b40b9960;  alias, 1 drivers
E_0x5634b4043330 .event anyedge, v0x5634b40a41e0_0, v0x5634b40a43c0_0, v0x5634b40a4480_0;
S_0x5634b4067990 .scope module, "programCounter" "programCounter" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "dataInput";
    .port_info 4 /OUTPUT 32 "dataOutput";
o0x7f43aeb00ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a84a0_0 .net "clk", 0 0, o0x7f43aeb00ba8;  0 drivers
o0x7f43aeb00bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5634b40a8580_0 .net "dataInput", 31 0, o0x7f43aeb00bd8;  0 drivers
v0x5634b40a8660_0 .var "dataOutput", 31 0;
o0x7f43aeb00c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a8750_0 .net "en", 0 0, o0x7f43aeb00c38;  0 drivers
o0x7f43aeb00c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634b40a8810_0 .net "rst", 0 0, o0x7f43aeb00c68;  0 drivers
E_0x5634b4085e50 .event posedge, v0x5634b40a8810_0, v0x5634b40a84a0_0;
    .scope S_0x5634b40a1e80;
T_0 ;
    %wait E_0x5634b4053650;
    %load/vec4 v0x5634b40a2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5634b40a2330_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5634b40a2330_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5634b40a2330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5634b40a2290, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5634b40a2330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5634b40a2330_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5634b40a2620;
T_1 ;
    %wait E_0x5634b4053650;
    %load/vec4 v0x5634b40a3920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5634b40a3190_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5634b40a3190_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_1.4, 5;
    %load/vec4 v0x5634b40a3190_0;
    %pushi/vec4 20, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5634b40a3190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5634b40a3350, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5634b40a3190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5634b40a3190_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5634b40a3350, 4, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5634b40a39c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x5634b40a30b0_0;
    %load/vec4 v0x5634b40a2cd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5634b40a3350, 4, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5634b40a2620;
T_2 ;
    %wait E_0x5634b4052e30;
    %load/vec4 v0x5634b40a2c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5634b40a3350, 4;
    %store/vec4 v0x5634b40a3270_0, 0, 32;
    %load/vec4 v0x5634b40a2a30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5634b40a3350, 4;
    %store/vec4 v0x5634b40a2ef0_0, 0, 32;
    %load/vec4 v0x5634b40a2b30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5634b40a3350, 4;
    %store/vec4 v0x5634b40a2fd0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5634b40a3c40;
T_3 ;
    %wait E_0x5634b4043330;
    %load/vec4 v0x5634b40a41e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5634b40a42e0_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5634b40a43c0_0;
    %load/vec4 v0x5634b40a4480_0;
    %add;
    %store/vec4 v0x5634b40a42e0_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5634b40a43c0_0;
    %load/vec4 v0x5634b40a4480_0;
    %sub;
    %store/vec4 v0x5634b40a42e0_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5634b40a43c0_0;
    %load/vec4 v0x5634b40a4480_0;
    %and;
    %store/vec4 v0x5634b40a42e0_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5634b4067b20;
T_4 ;
    %wait E_0x5634b4053650;
    %load/vec4 v0x5634b40a1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5634b40a1b60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5634b40a1b60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5634b40a1b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5634b40547d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5634b40a1b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5634b40a1b60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5634b40a1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5634b4052730_0;
    %ix/getv 3, v0x5634b40854f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5634b40547d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5634b4059f00;
T_5 ;
    %wait E_0x5634b4053650;
    %load/vec4 v0x5634b40a7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5634b40a45e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5634b40a45e0_0;
    %load/vec4 v0x5634b40a5150_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5634b40a45e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5634b4059f00;
T_6 ;
    %wait E_0x5634b40525c0;
    %load/vec4 v0x5634b40a5bc0_0;
    %load/vec4 v0x5634b40a58a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5634b40a60f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5634b40a6000_0;
    %assign/vec4 v0x5634b40a60f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5634b4059f00;
T_7 ;
    %wait E_0x5634b405dd40;
    %load/vec4 v0x5634b40a5a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5634b40a73c0_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5634b40a7220_0;
    %store/vec4 v0x5634b40a73c0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5634b40a53b0_0;
    %store/vec4 v0x5634b40a73c0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5634b40a64b0_0;
    %store/vec4 v0x5634b40a73c0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5634b40a5590_0;
    %store/vec4 v0x5634b40a73c0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5634b40a5ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5634b40a7880_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x5634b40a76f0_0;
    %store/vec4 v0x5634b40a7880_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x5634b40a53b0_0;
    %store/vec4 v0x5634b40a7880_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x5634b40a64b0_0;
    %store/vec4 v0x5634b40a7880_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x5634b40a5590_0;
    %store/vec4 v0x5634b40a7880_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5634b4059f00;
T_8 ;
    %wait E_0x5634b405e920;
    %load/vec4 v0x5634b40a73c0_0;
    %assign/vec4 v0x5634b40a72f0_0, 0;
    %load/vec4 v0x5634b40a7880_0;
    %assign/vec4 v0x5634b40a77c0_0, 0;
    %load/vec4 v0x5634b40a5d60_0;
    %assign/vec4 v0x5634b40a5e40_0, 0;
    %load/vec4 v0x5634b40a7150_0;
    %pad/u 6;
    %assign/vec4 v0x5634b40a7480_0, 0;
    %load/vec4 v0x5634b40a7600_0;
    %pad/u 6;
    %assign/vec4 v0x5634b40a7a50_0, 0;
    %load/vec4 v0x5634b40a6b00_0;
    %pad/u 6;
    %assign/vec4 v0x5634b40a6be0_0, 0;
    %load/vec4 v0x5634b40a6660_0;
    %assign/vec4 v0x5634b40a6720_0, 0;
    %load/vec4 v0x5634b40a61b0_0;
    %assign/vec4 v0x5634b40a6270_0, 0;
    %load/vec4 v0x5634b40a6cc0_0;
    %assign/vec4 v0x5634b40a6d80_0, 0;
    %load/vec4 v0x5634b40a5720_0;
    %assign/vec4 v0x5634b40a57e0_0, 0;
    %load/vec4 v0x5634b40a5210_0;
    %assign/vec4 v0x5634b40a52f0_0, 0;
    %load/vec4 v0x5634b40a6e40_0;
    %assign/vec4 v0x5634b40a6f00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5634b4059f00;
T_9 ;
    %wait E_0x5634b405e920;
    %load/vec4 v0x5634b40a53b0_0;
    %assign/vec4 v0x5634b40a5590_0, 0;
    %load/vec4 v0x5634b40a77c0_0;
    %assign/vec4 v0x5634b40a7960_0, 0;
    %load/vec4 v0x5634b40a8010_0;
    %assign/vec4 v0x5634b40a80d0_0, 0;
    %load/vec4 v0x5634b40a6f00_0;
    %assign/vec4 v0x5634b40a6fc0_0, 0;
    %load/vec4 v0x5634b40a6270_0;
    %assign/vec4 v0x5634b40a6330_0, 0;
    %load/vec4 v0x5634b40a6720_0;
    %assign/vec4 v0x5634b40a67e0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5634b4059f00;
T_10 ;
    %wait E_0x5634b405e920;
    %load/vec4 v0x5634b40a6fc0_0;
    %assign/vec4 v0x5634b40a7080_0, 0;
    %load/vec4 v0x5634b40a64b0_0;
    %assign/vec4 v0x5634b40a65a0_0, 0;
    %load/vec4 v0x5634b40a5590_0;
    %assign/vec4 v0x5634b40a5660_0, 0;
    %load/vec4 v0x5634b40a80d0_0;
    %assign/vec4 v0x5634b40a81b0_0, 0;
    %load/vec4 v0x5634b40a6330_0;
    %assign/vec4 v0x5634b40a63f0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5634b4067990;
T_11 ;
    %wait E_0x5634b4085e50;
    %load/vec4 v0x5634b40a8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5634b40a8660_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5634b40a8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5634b40a8580_0;
    %assign/vec4 v0x5634b40a8660_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "data_path.v";
    "./Data-Memory/data_memory.v";
    "./Instruction-Memory/instruction_memory.v";
    "./Register-File/register_file.v";
    "./ALU/alu.v";
    "./Program-Counter/program_counter.v";
