Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6871ec549ed642049149095e7a43424c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testCPU_behav xil_defaultlib.testCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ื๗าต/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/SingleCPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.selector32
Compiling module xil_defaultlib.selector5
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testCPU_behav
