$date
	Mon Nov 06 23:13:17 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SRLatchStimulus $end
$var wire 1 ! QN $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module sr_latch1 $end
$var wire 1 " Q $end
$var wire 1 ! QN $end
$var wire 1 # R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
1"
0!
1$
#10
0$
#15
1!
0"
1#
#20
0#
#25
1"
0!
1$
#30
1!
0"
1#
0$
#35
0!
1$
#40
1!
0#
0$
#45
