#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000025fb8bebdb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025fb8be9380 .scope module, "tb" "tb" 3 163;
 .timescale -12 -12;
L_0000025fb8beaad0 .functor NOT 1, L_0000025fb8c3dbb0, C4<0>, C4<0>, C4<0>;
L_0000025fb8beafa0 .functor XOR 4, L_0000025fb8c3ca30, L_0000025fb8c3d2f0, C4<0000>, C4<0000>;
L_0000025fb8beb400 .functor XOR 4, L_0000025fb8beafa0, L_0000025fb8c3e1f0, C4<0000>, C4<0000>;
v0000025fb8b38d00_0 .net *"_ivl_10", 3 0, L_0000025fb8c3e1f0;  1 drivers
v0000025fb8b395c0_0 .net *"_ivl_12", 3 0, L_0000025fb8beb400;  1 drivers
v0000025fb8b39340_0 .net *"_ivl_2", 3 0, L_0000025fb8c3e150;  1 drivers
v0000025fb8b39480_0 .net *"_ivl_4", 3 0, L_0000025fb8c3ca30;  1 drivers
v0000025fb8b38da0_0 .net *"_ivl_6", 3 0, L_0000025fb8c3d2f0;  1 drivers
v0000025fb8b38e40_0 .net *"_ivl_8", 3 0, L_0000025fb8beafa0;  1 drivers
v0000025fb8b38ee0_0 .net "aaah_dut", 0 0, L_0000025fb8beb240;  1 drivers
v0000025fb8b38f80_0 .net "aaah_ref", 0 0, L_0000025fb8beb010;  1 drivers
v0000025fb8b390c0_0 .net "areset", 0 0, L_0000025fb8beb550;  1 drivers
v0000025fb8b393e0_0 .net "bump_left", 0 0, v0000025fb8bdf630_0;  1 drivers
v0000025fb8b39700_0 .net "bump_right", 0 0, v0000025fb8bdf770_0;  1 drivers
v0000025fb8b39980_0 .var "clk", 0 0;
v0000025fb8c3d6b0_0 .net "dig", 0 0, v0000025fb8bdf8b0_0;  1 drivers
v0000025fb8c3d610_0 .net "digging_dut", 0 0, L_0000025fb8c3d1b0;  1 drivers
v0000025fb8c3cb70_0 .net "digging_ref", 0 0, L_0000025fb8beb390;  1 drivers
v0000025fb8c3cdf0_0 .net "ground", 0 0, v0000025fb8bdfef0_0;  1 drivers
v0000025fb8c3da70_0 .var/2u "stats1", 351 0;
v0000025fb8c3e0b0_0 .var/2u "strobe", 0 0;
v0000025fb8c3db10_0 .net "tb_match", 0 0, L_0000025fb8c3dbb0;  1 drivers
v0000025fb8c3d750_0 .net "tb_mismatch", 0 0, L_0000025fb8beaad0;  1 drivers
v0000025fb8c3cd50_0 .net "walk_left_dut", 0 0, L_0000025fb8c3d9d0;  1 drivers
v0000025fb8c3c8f0_0 .net "walk_left_ref", 0 0, L_0000025fb8c3e010;  1 drivers
v0000025fb8c3c850_0 .net "walk_right_dut", 0 0, L_0000025fb8c3d890;  1 drivers
v0000025fb8c3c990_0 .net "walk_right_ref", 0 0, L_0000025fb8c3ccb0;  1 drivers
v0000025fb8c3d7f0_0 .net "wavedrom_enable", 0 0, v0000025fb8bc5000_0;  1 drivers
v0000025fb8c3e290_0 .net "wavedrom_title", 511 0, v0000025fb8bc6040_0;  1 drivers
L_0000025fb8c3e150 .concat [ 1 1 1 1], L_0000025fb8beb390, L_0000025fb8beb010, L_0000025fb8c3ccb0, L_0000025fb8c3e010;
L_0000025fb8c3ca30 .concat [ 1 1 1 1], L_0000025fb8beb390, L_0000025fb8beb010, L_0000025fb8c3ccb0, L_0000025fb8c3e010;
L_0000025fb8c3d2f0 .concat [ 1 1 1 1], L_0000025fb8c3d1b0, L_0000025fb8beb240, L_0000025fb8c3d890, L_0000025fb8c3d9d0;
L_0000025fb8c3e1f0 .concat [ 1 1 1 1], L_0000025fb8beb390, L_0000025fb8beb010, L_0000025fb8c3ccb0, L_0000025fb8c3e010;
L_0000025fb8c3dbb0 .cmp/eeq 4, L_0000025fb8c3e150, L_0000025fb8beb400;
S_0000025fb8be9510 .scope module, "good1" "RefModule" 3 222, 4 2 0, S_0000025fb8be9380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0000025fb8ba99f0 .param/l "DEAD" 0 4 15, +C4<00000000000000000000000000000110>;
P_0000025fb8ba9a28 .param/l "DIGL" 0 4 15, +C4<00000000000000000000000000000100>;
P_0000025fb8ba9a60 .param/l "DIGR" 0 4 15, +C4<00000000000000000000000000000101>;
P_0000025fb8ba9a98 .param/l "FALLL" 0 4 15, +C4<00000000000000000000000000000010>;
P_0000025fb8ba9ad0 .param/l "FALLR" 0 4 15, +C4<00000000000000000000000000000011>;
P_0000025fb8ba9b08 .param/l "WL" 0 4 15, +C4<00000000000000000000000000000000>;
P_0000025fb8ba9b40 .param/l "WR" 0 4 15, +C4<00000000000000000000000000000001>;
L_0000025fb8beb010 .functor OR 1, L_0000025fb8c3cfd0, L_0000025fb8c3dcf0, C4<0>, C4<0>;
L_0000025fb8beb390 .functor OR 1, L_0000025fb8c3ded0, L_0000025fb8c3df70, C4<0>, C4<0>;
v0000025fb8be0030_0 .net *"_ivl_0", 31 0, L_0000025fb8c3ce90;  1 drivers
L_0000025fb8f8c138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bdeeb0_0 .net *"_ivl_11", 28 0, L_0000025fb8f8c138;  1 drivers
L_0000025fb8f8c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025fb8be0170_0 .net/2u *"_ivl_12", 31 0, L_0000025fb8f8c180;  1 drivers
v0000025fb8bdecd0_0 .net *"_ivl_16", 31 0, L_0000025fb8c3d070;  1 drivers
L_0000025fb8f8c1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bde870_0 .net *"_ivl_19", 28 0, L_0000025fb8f8c1c8;  1 drivers
L_0000025fb8f8c210 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000025fb8bdf6d0_0 .net/2u *"_ivl_20", 31 0, L_0000025fb8f8c210;  1 drivers
v0000025fb8bdfbd0_0 .net *"_ivl_22", 0 0, L_0000025fb8c3cfd0;  1 drivers
v0000025fb8bdeaf0_0 .net *"_ivl_24", 31 0, L_0000025fb8c3d930;  1 drivers
L_0000025fb8f8c258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bdeb90_0 .net *"_ivl_27", 28 0, L_0000025fb8f8c258;  1 drivers
L_0000025fb8f8c2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000025fb8be0210_0 .net/2u *"_ivl_28", 31 0, L_0000025fb8f8c2a0;  1 drivers
L_0000025fb8f8c0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bdf450_0 .net *"_ivl_3", 28 0, L_0000025fb8f8c0a8;  1 drivers
v0000025fb8bdfe50_0 .net *"_ivl_30", 0 0, L_0000025fb8c3dcf0;  1 drivers
v0000025fb8bdee10_0 .net *"_ivl_34", 31 0, L_0000025fb8c3cad0;  1 drivers
L_0000025fb8f8c2e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8be02b0_0 .net *"_ivl_37", 28 0, L_0000025fb8f8c2e8;  1 drivers
L_0000025fb8f8c330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025fb8bdec30_0 .net/2u *"_ivl_38", 31 0, L_0000025fb8f8c330;  1 drivers
L_0000025fb8f8c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bde690_0 .net/2u *"_ivl_4", 31 0, L_0000025fb8f8c0f0;  1 drivers
v0000025fb8bdef50_0 .net *"_ivl_40", 0 0, L_0000025fb8c3ded0;  1 drivers
v0000025fb8bded70_0 .net *"_ivl_42", 31 0, L_0000025fb8c3cf30;  1 drivers
L_0000025fb8f8c378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025fb8be0350_0 .net *"_ivl_45", 28 0, L_0000025fb8f8c378;  1 drivers
L_0000025fb8f8c3c0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000025fb8bdf4f0_0 .net/2u *"_ivl_46", 31 0, L_0000025fb8f8c3c0;  1 drivers
v0000025fb8bdfc70_0 .net *"_ivl_48", 0 0, L_0000025fb8c3df70;  1 drivers
v0000025fb8be03f0_0 .net *"_ivl_8", 31 0, L_0000025fb8c3e650;  1 drivers
v0000025fb8bdf950_0 .net "aaah", 0 0, L_0000025fb8beb010;  alias, 1 drivers
v0000025fb8bde9b0_0 .net "areset", 0 0, L_0000025fb8beb550;  alias, 1 drivers
v0000025fb8bdf9f0_0 .net "bump_left", 0 0, v0000025fb8bdf630_0;  alias, 1 drivers
v0000025fb8bdea50_0 .net "bump_right", 0 0, v0000025fb8bdf770_0;  alias, 1 drivers
v0000025fb8be0490_0 .net "clk", 0 0, v0000025fb8b39980_0;  1 drivers
v0000025fb8bde730_0 .net "dig", 0 0, v0000025fb8bdf8b0_0;  alias, 1 drivers
v0000025fb8bdfa90_0 .net "digging", 0 0, L_0000025fb8beb390;  alias, 1 drivers
v0000025fb8bdf090_0 .var "fall_counter", 4 0;
v0000025fb8bdfd10_0 .net "ground", 0 0, v0000025fb8bdfef0_0;  alias, 1 drivers
v0000025fb8bdfdb0_0 .var "next", 2 0;
v0000025fb8bdeff0_0 .var "state", 2 0;
v0000025fb8bdf3b0_0 .net "walk_left", 0 0, L_0000025fb8c3e010;  alias, 1 drivers
v0000025fb8bdf590_0 .net "walk_right", 0 0, L_0000025fb8c3ccb0;  alias, 1 drivers
E_0000025fb8bd8960 .event posedge, v0000025fb8be0490_0;
E_0000025fb8bd9020 .event posedge, v0000025fb8bde9b0_0, v0000025fb8be0490_0;
E_0000025fb8bd9320/0 .event edge, v0000025fb8bdeff0_0, v0000025fb8bdfd10_0, v0000025fb8bde730_0, v0000025fb8bdf9f0_0;
E_0000025fb8bd9320/1 .event edge, v0000025fb8bdea50_0, v0000025fb8bdf090_0;
E_0000025fb8bd9320 .event/or E_0000025fb8bd9320/0, E_0000025fb8bd9320/1;
L_0000025fb8c3ce90 .concat [ 3 29 0 0], v0000025fb8bdeff0_0, L_0000025fb8f8c0a8;
L_0000025fb8c3e010 .cmp/eq 32, L_0000025fb8c3ce90, L_0000025fb8f8c0f0;
L_0000025fb8c3e650 .concat [ 3 29 0 0], v0000025fb8bdeff0_0, L_0000025fb8f8c138;
L_0000025fb8c3ccb0 .cmp/eq 32, L_0000025fb8c3e650, L_0000025fb8f8c180;
L_0000025fb8c3d070 .concat [ 3 29 0 0], v0000025fb8bdeff0_0, L_0000025fb8f8c1c8;
L_0000025fb8c3cfd0 .cmp/eq 32, L_0000025fb8c3d070, L_0000025fb8f8c210;
L_0000025fb8c3d930 .concat [ 3 29 0 0], v0000025fb8bdeff0_0, L_0000025fb8f8c258;
L_0000025fb8c3dcf0 .cmp/eq 32, L_0000025fb8c3d930, L_0000025fb8f8c2a0;
L_0000025fb8c3cad0 .concat [ 3 29 0 0], v0000025fb8bdeff0_0, L_0000025fb8f8c2e8;
L_0000025fb8c3ded0 .cmp/eq 32, L_0000025fb8c3cad0, L_0000025fb8f8c330;
L_0000025fb8c3cf30 .concat [ 3 29 0 0], v0000025fb8bdeff0_0, L_0000025fb8f8c378;
L_0000025fb8c3df70 .cmp/eq 32, L_0000025fb8c3cf30, L_0000025fb8f8c3c0;
S_0000025fb8b52f30 .scope module, "stim1" "stimulus_gen" 3 214, 3 6 0, S_0000025fb8be9380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0000025fb8beb550 .functor BUFZ 1, v0000025fb8bc6ea0_0, C4<0>, C4<0>, C4<0>;
v0000025fb8bdf310_0 .net "areset", 0 0, L_0000025fb8beb550;  alias, 1 drivers
v0000025fb8bdf630_0 .var "bump_left", 0 0;
v0000025fb8bdf770_0 .var "bump_right", 0 0;
v0000025fb8bdf810_0 .net "clk", 0 0, v0000025fb8b39980_0;  alias, 1 drivers
v0000025fb8bdf8b0_0 .var "dig", 0 0;
v0000025fb8bdfef0_0 .var "ground", 0 0;
v0000025fb8bc6ea0_0 .var "reset", 0 0;
v0000025fb8bc5b40_0 .net "tb_match", 0 0, L_0000025fb8c3dbb0;  alias, 1 drivers
v0000025fb8bc5000_0 .var "wavedrom_enable", 0 0;
v0000025fb8bc6040_0 .var "wavedrom_title", 511 0;
E_0000025fb8bd9520/0 .event negedge, v0000025fb8be0490_0;
E_0000025fb8bd9520/1 .event posedge, v0000025fb8be0490_0;
E_0000025fb8bd9520 .event/or E_0000025fb8bd9520/0, E_0000025fb8bd9520/1;
S_0000025fb8b530c0 .scope task, "reset_test" "reset_test" 3 21, 3 21 0, S_0000025fb8b52f30;
 .timescale -12 -12;
v0000025fb8bdf130_0 .var/2u "arfail", 0 0;
v0000025fb8bde7d0_0 .var "async", 0 0;
v0000025fb8bdf1d0_0 .var/2u "datafail", 0 0;
v0000025fb8bdf270_0 .var/2u "srfail", 0 0;
E_0000025fb8bd9760 .event negedge, v0000025fb8be0490_0;
TD_tb.stim1.reset_test ;
    %wait E_0000025fb8bd8960;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000025fb8bd9760;
    %load/vec4 v0000025fb8bc5b40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000025fb8bdf1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %wait E_0000025fb8bd8960;
    %load/vec4 v0000025fb8bc5b40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000025fb8bdf130_0, 0, 1;
    %wait E_0000025fb8bd8960;
    %load/vec4 v0000025fb8bc5b40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000025fb8bdf270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %load/vec4 v0000025fb8bdf270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 35 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000025fb8bdf130_0;
    %load/vec4 v0000025fb8bde7d0_0;
    %load/vec4 v0000025fb8bdf1d0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000025fb8bde7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 37 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000025fb8b53250 .scope task, "wavedrom_start" "wavedrom_start" 3 48, 3 48 0, S_0000025fb8b52f30;
 .timescale -12 -12;
v0000025fb8bde910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000025fb8c3c350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 51, 3 51 0, S_0000025fb8b52f30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000025fb8c3c4e0 .scope module, "top_module1" "TopModule" 3 234, 5 3 0, S_0000025fb8be9380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0000025fb8bd5e80 .param/l "DIGGING" 0 5 20, C4<01000>;
P_0000025fb8bd5eb8 .param/l "FALLING" 0 5 19, C4<00100>;
P_0000025fb8bd5ef0 .param/l "SPLATTERED" 0 5 21, C4<10000>;
P_0000025fb8bd5f28 .param/l "WALK_LEFT" 0 5 17, C4<00001>;
P_0000025fb8bd5f60 .param/l "WALK_RIGHT" 0 5 18, C4<00010>;
L_0000025fb8beb080 .functor AND 1, L_0000025fb8c3d110, L_0000025fb8c3cc10, C4<1>, C4<1>;
L_0000025fb8beb240 .functor OR 1, L_0000025fb8c3dd90, L_0000025fb8beb080, C4<0>, C4<0>;
L_0000025fb8f8c408 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000025fb8bc62c0_0 .net/2u *"_ivl_0", 4 0, L_0000025fb8f8c408;  1 drivers
v0000025fb8bc51e0_0 .net *"_ivl_10", 0 0, L_0000025fb8c3dd90;  1 drivers
L_0000025fb8f8c4e0 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bc5500_0 .net/2u *"_ivl_12", 4 0, L_0000025fb8f8c4e0;  1 drivers
v0000025fb8bc6540_0 .net *"_ivl_14", 0 0, L_0000025fb8c3d110;  1 drivers
v0000025fb8bc5280_0 .net *"_ivl_17", 0 0, L_0000025fb8c3cc10;  1 drivers
v0000025fb8bc5320_0 .net *"_ivl_19", 0 0, L_0000025fb8beb080;  1 drivers
L_0000025fb8f8c528 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0000025fb8bc6400_0 .net/2u *"_ivl_22", 4 0, L_0000025fb8f8c528;  1 drivers
L_0000025fb8f8c450 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0000025fb8bc5c80_0 .net/2u *"_ivl_4", 4 0, L_0000025fb8f8c450;  1 drivers
L_0000025fb8f8c498 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0000025fb8bc6a40_0 .net/2u *"_ivl_8", 4 0, L_0000025fb8f8c498;  1 drivers
v0000025fb8bc53c0_0 .net "aaah", 0 0, L_0000025fb8beb240;  alias, 1 drivers
v0000025fb8bc5460_0 .net "areset", 0 0, L_0000025fb8beb550;  alias, 1 drivers
v0000025fb8bc5be0_0 .net "bump_left", 0 0, v0000025fb8bdf630_0;  alias, 1 drivers
v0000025fb8bc55a0_0 .net "bump_right", 0 0, v0000025fb8bdf770_0;  alias, 1 drivers
v0000025fb8bc65e0_0 .net "clk", 0 0, v0000025fb8b39980_0;  alias, 1 drivers
v0000025fb8bc5640_0 .net "dig", 0 0, v0000025fb8bdf8b0_0;  alias, 1 drivers
v0000025fb8bc56e0_0 .net "digging", 0 0, L_0000025fb8c3d1b0;  alias, 1 drivers
v0000025fb8bc5780_0 .var "fall_counter", 4 0;
v0000025fb8bc5820_0 .net "ground", 0 0, v0000025fb8bdfef0_0;  alias, 1 drivers
v0000025fb8b39200_0 .var "next_state", 4 0;
v0000025fb8b39020_0 .var "state", 4 0;
v0000025fb8b39660_0 .net "walk_left", 0 0, L_0000025fb8c3d9d0;  alias, 1 drivers
v0000025fb8b38c60_0 .net "walk_right", 0 0, L_0000025fb8c3d890;  alias, 1 drivers
E_0000025fb8bdb2e0/0 .event edge, v0000025fb8b39020_0, v0000025fb8bdfd10_0, v0000025fb8bdea50_0, v0000025fb8bde730_0;
E_0000025fb8bdb2e0/1 .event edge, v0000025fb8bdf9f0_0, v0000025fb8bc5780_0;
E_0000025fb8bdb2e0 .event/or E_0000025fb8bdb2e0/0, E_0000025fb8bdb2e0/1;
L_0000025fb8c3d9d0 .cmp/eq 5, v0000025fb8b39020_0, L_0000025fb8f8c408;
L_0000025fb8c3d890 .cmp/eq 5, v0000025fb8b39020_0, L_0000025fb8f8c450;
L_0000025fb8c3dd90 .cmp/eq 5, v0000025fb8b39020_0, L_0000025fb8f8c498;
L_0000025fb8c3d110 .cmp/eq 5, v0000025fb8b39020_0, L_0000025fb8f8c4e0;
L_0000025fb8c3cc10 .reduce/nor v0000025fb8bdfef0_0;
L_0000025fb8c3d1b0 .cmp/eq 5, v0000025fb8b39020_0, L_0000025fb8f8c528;
S_0000025fb8c3c670 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 248, 3 248 0, S_0000025fb8be9380;
 .timescale -12 -12;
E_0000025fb8bdb6a0 .event edge, v0000025fb8c3e0b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000025fb8c3e0b0_0;
    %nor/r;
    %assign/vec4 v0000025fb8c3e0b0_0, 0;
    %wait E_0000025fb8bdb6a0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000025fb8b52f30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %vpi_func 3 87 "$random" 32 {0 0 0};
    %vpi_func 3 87 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %vpi_func 3 88 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.17, 5;
    %jmp/1 T_4.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %vpi_func 3 102 "$random" 32 {0 0 0};
    %vpi_func 3 102 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %jmp T_4.16;
T_4.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 24, 0, 32;
T_4.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.19, 5;
    %jmp/1 T_4.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.18;
T_4.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.21, 5;
    %jmp/1 T_4.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.20;
T_4.21 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000025fb8c3c350;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 35, 0, 32;
T_4.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.23, 5;
    %jmp/1 T_4.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.22;
T_4.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.25, 5;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.24;
T_4.25 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
T_4.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.27, 5;
    %jmp/1 T_4.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %vpi_func 3 129 "$random" 32 {0 0 0};
    %vpi_func 3 129 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %vpi_func 3 130 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %jmp T_4.26;
T_4.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 67, 0, 32;
T_4.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.29, 5;
    %jmp/1 T_4.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %jmp T_4.28;
T_4.29 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.31, 5;
    %jmp/1 T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd8960;
    %vpi_func 3 142 "$random" 32 {0 0 0};
    %vpi_func 3 142 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %vpi_func 3 143 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %jmp T_4.30;
T_4.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %wait E_0000025fb8bd8960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %pushi/vec4 400, 0, 32;
T_4.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.33, 5;
    %jmp/1 T_4.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025fb8bd9520;
    %vpi_func 3 153 "$random" 32 {0 0 0};
    %vpi_func 3 153 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025fb8bdf770_0, 0;
    %assign/vec4 v0000025fb8bdf8b0_0, 0;
    %vpi_func 3 154 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000025fb8bdfef0_0, 0;
    %vpi_func 3 155 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000025fb8bc6ea0_0, 0;
    %jmp T_4.32;
T_4.33 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000025fb8be9510;
T_5 ;
Ewait_0 .event/or E_0000025fb8bd9320, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000025fb8bdeff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0000025fb8bdfd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000025fb8bde730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000025fb8bdf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
T_5.13 ;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0000025fb8bdfd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0000025fb8bde730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0000025fb8bdea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
T_5.19 ;
T_5.17 ;
T_5.15 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0000025fb8bdfd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %load/vec4 v0000025fb8bdf090_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.22, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.23, 9;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.23, 9;
 ; End of false expr.
    %blend;
T_5.23;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0000025fb8bdfd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0000025fb8bdf090_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.26, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.27, 9;
T_5.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.27, 9;
 ; End of false expr.
    %blend;
T_5.27;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %pad/s 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0000025fb8bdfd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.28, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %pad/s 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0000025fb8bdfd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.30, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %pad/s 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000025fb8bdfdb0_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025fb8be9510;
T_6 ;
    %wait E_0000025fb8bd9020;
    %load/vec4 v0000025fb8bde9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025fb8bdeff0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000025fb8bdfdb0_0;
    %assign/vec4 v0000025fb8bdeff0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025fb8be9510;
T_7 ;
    %wait E_0000025fb8bd8960;
    %load/vec4 v0000025fb8bdeff0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000025fb8bdeff0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000025fb8bdf090_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0000025fb8bdf090_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000025fb8bdf090_0, 0;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025fb8bdf090_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025fb8c3c4e0;
T_8 ;
    %wait E_0000025fb8bd9020;
    %load/vec4 v0000025fb8bc5460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000025fb8b39020_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000025fb8b39200_0;
    %assign/vec4 v0000025fb8b39020_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025fb8c3c4e0;
T_9 ;
    %wait E_0000025fb8bdb2e0;
    %load/vec4 v0000025fb8b39020_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0000025fb8bc5820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0000025fb8bc55a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000025fb8bc5640_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.9, 9;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
T_9.10 ;
T_9.8 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0000025fb8bc5820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0000025fb8bc5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
T_9.14 ;
T_9.12 ;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0000025fb8bc5780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000025fb8bc5820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000025fb8bc5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v0000025fb8b39020_0;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
T_9.18 ;
T_9.16 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000025fb8bc5820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0000025fb8bc5be0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000025fb8bc55a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.21, 9;
    %load/vec4 v0000025fb8b39020_0;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0000025fb8b39020_0;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
T_9.22 ;
T_9.20 ;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000025fb8b39200_0, 0, 5;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000025fb8c3c4e0;
T_10 ;
    %wait E_0000025fb8bd9020;
    %load/vec4 v0000025fb8bc5460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025fb8bc5780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025fb8b39020_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025fb8bc5820_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000025fb8bc5780_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000025fb8bc5780_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000025fb8bc5820_0;
    %flag_set/vec4 8;
    %load/vec4 v0000025fb8b39020_0;
    %cmpi/ne 4, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025fb8bc5780_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025fb8be9380;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fb8b39980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fb8c3e0b0_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0000025fb8be9380;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0000025fb8b39980_0;
    %inv;
    %store/vec4 v0000025fb8b39980_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0000025fb8be9380;
T_13 ;
    %vpi_call/w 3 206 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 207 "$dumpvars", 32'sb00000000000000000000000000000001, v0000025fb8bdf810_0, v0000025fb8c3d750_0, v0000025fb8b39980_0, v0000025fb8b390c0_0, v0000025fb8b393e0_0, v0000025fb8b39700_0, v0000025fb8c3cdf0_0, v0000025fb8c3d6b0_0, v0000025fb8c3c8f0_0, v0000025fb8c3cd50_0, v0000025fb8c3c990_0, v0000025fb8c3c850_0, v0000025fb8b38f80_0, v0000025fb8b38ee0_0, v0000025fb8c3cb70_0, v0000025fb8c3d610_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000025fb8be9380;
T_14 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 3 257 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", &PV<v0000025fb8c3da70_0, 256, 32>, &PV<v0000025fb8c3da70_0, 224, 32> {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 258 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_14.1 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 3 259 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", &PV<v0000025fb8c3da70_0, 192, 32>, &PV<v0000025fb8c3da70_0, 160, 32> {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 260 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_14.3 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %vpi_call/w 3 261 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", &PV<v0000025fb8c3da70_0, 128, 32>, &PV<v0000025fb8c3da70_0, 96, 32> {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 262 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_14.5 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_call/w 3 263 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", &PV<v0000025fb8c3da70_0, 64, 32>, &PV<v0000025fb8c3da70_0, 32, 32> {0 0 0};
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 264 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_14.7 ;
    %vpi_call/w 3 266 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000025fb8c3da70_0, 320, 32>, &PV<v0000025fb8c3da70_0, 0, 32> {0 0 0};
    %vpi_call/w 3 267 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 268 "$display", "Mismatches: %1d in %1d samples", &PV<v0000025fb8c3da70_0, 320, 32>, &PV<v0000025fb8c3da70_0, 0, 32> {0 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0000025fb8be9380;
T_15 ;
    %wait E_0000025fb8bd9520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000025fb8c3da70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
    %load/vec4 v0000025fb8c3db10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 279 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000025fb8c3da70_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.0 ;
    %load/vec4 v0000025fb8c3c8f0_0;
    %load/vec4 v0000025fb8c3c8f0_0;
    %load/vec4 v0000025fb8c3cd50_0;
    %xor;
    %load/vec4 v0000025fb8c3c8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 283 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.6 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.4 ;
    %load/vec4 v0000025fb8c3c990_0;
    %load/vec4 v0000025fb8c3c990_0;
    %load/vec4 v0000025fb8c3c850_0;
    %xor;
    %load/vec4 v0000025fb8c3c990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 286 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.10 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.8 ;
    %load/vec4 v0000025fb8b38f80_0;
    %load/vec4 v0000025fb8b38f80_0;
    %load/vec4 v0000025fb8b38ee0_0;
    %xor;
    %load/vec4 v0000025fb8b38f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 289 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.14 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.12 ;
    %load/vec4 v0000025fb8c3cb70_0;
    %load/vec4 v0000025fb8c3cb70_0;
    %load/vec4 v0000025fb8c3d610_0;
    %xor;
    %load/vec4 v0000025fb8c3cb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.16, 6;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %vpi_func 3 292 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.18 ;
    %load/vec4 v0000025fb8c3da70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025fb8c3da70_0, 4, 32;
T_15.16 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000025fb8be9380;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 300 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 301 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob155_lemmings4_test.sv";
    "dataset_code-complete-iccad2023/Prob155_lemmings4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob155_lemmings4/Prob155_lemmings4_sample01.sv";
