# Openlane Physical Design Workshop Jun22

This workshop focused on a walk-through of Physical Design IC Flow using OpenLANE environment.

![image](https://user-images.githubusercontent.com/107251479/173278879-648434bf-3625-4840-b7c3-6412ba6749fc.png)

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault, OpenPhySyn, SPEF-Extractor and custom methodology scripts for design exploration and optimization. OpenLANE includes a suit of open source EDA tools, with the aim to produce clean GDSII without any human intervention. OpenLANE is tuned for Skywater 130nm open-source PDK and can be used to produce hard macros and chips.

In this workshop, we worked to explore and learn the Physical Design Flow for a tutorial RISC-V CPU Design PicoRV32a.

![image](https://user-images.githubusercontent.com/107251479/175490371-b140205b-bcc9-46f4-bab7-8f8830c6a170.png)


Synthesis:

![image](https://user-images.githubusercontent.com/107251479/175490669-cc23ccdf-000f-402c-9e26-046b30ab2a59.png)

![image](https://user-images.githubusercontent.com/107251479/175491157-726f2c73-96d6-417c-8c4f-54efb596e65b.png)

![image](https://user-images.githubusercontent.com/107251479/175491565-56d2efa2-c086-4764-b43b-157503171ff1.png)

![image](https://user-images.githubusercontent.com/107251479/175491856-c0451bc6-9e89-4d58-aec5-90e2d51fb4d9.png)


Floorplan:

![image](https://user-images.githubusercontent.com/107251479/175508877-15b7d9e3-1b64-47e3-a414-737c05cd896f.png)


![image](https://user-images.githubusercontent.com/107251479/175508060-371cb993-4e78-4dd2-ae00-172fc5280b79.png)

![image](https://user-images.githubusercontent.com/107251479/175507790-c08ab374-e734-435a-b128-75bbb8eca42f.png)

