# fir_hdl
Implement FIR filter with Verilog HDL
