{
    "code": "module TopModule (\n    input wire clk,\n    input wire rst_n,  // Asynchronous active-low reset\n    input wire [7:0] d,\n    output reg [7:0] q\n);\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n)\n        q <= 8'b00000000;  // Reset state\n    else\n        q <= d;  // Capture input on the rising edge\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 1,
        "passfail": "R"
    },
    "iterations_used": 2
}