Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 29 11:28:03 2022
| Host         : BenWang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   302 |
|    Minimum number of control sets                        |   302 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   828 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   302 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |    49 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     4 |
| >= 16              |   100 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             819 |          322 |
| No           | No                    | Yes                    |              42 |           11 |
| No           | Yes                   | No                     |             476 |          219 |
| Yes          | No                    | No                     |            2629 |          855 |
| Yes          | No                    | Yes                    |              60 |           15 |
| Yes          | Yes                   | No                     |            2178 |          594 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                     | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/polar_decode_float_int_unsigned_char_reliability_sequence_U/polar_decode_float_int_unsigned_char_reliability_sequence_ce1                                                                                      | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_128_5_fu_1047/dst_tmp_V_ce0                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                        | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                       | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/polar_decode_float_int_unsigned_char_reliability_sequence_U/polar_decode_float_int_unsigned_char_reliability_sequence_ce1                                                                                      | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[68]                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/sitofp_32s_32_4_no_dsp_1_U191/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/dist_over_up_0                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_6_1_fu_390/sitofp_32s_32_4_no_dsp_1_U157/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/dist_over_up_0                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/polar_decode_float_int_unsigned_char_reliability_sequence_U/polar_decode_float_int_unsigned_char_reliability_sequence_ce1                                                                                      | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848_ap_start_reg                                                                                                                                                 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_3[0]                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67/flow_control_loop_pipe_sequential_init_U/buf_idx_16_fu_480                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                            | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state7                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                         | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                             | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__4_n_9                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54/flow_control_loop_pipe_sequential_init_U/grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg_reg                                                            |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_9                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                       | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__6_n_9                                                                                                                                                                     | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                           | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_5                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_9                                                                                                                                                                      | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__2_n_9                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/xor_ln137_reg_1235[3]_i_1_n_9                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                           | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg_1[0]                                                                                                                                                                           | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__7_n_9                                                                                                                                                                                 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/icmp_ln99_reg_1137_reg[0]_0                                                                                                                                        | design_1_i/top_0/inst/polar_decoded_U/ram0_reg_5                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/byte_reg_11510                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                      | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__8_n_9                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__9_n_9                                                                                                                                                                                  | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__7_n_9                                                                                                                                                                    | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043/flow_control_loop_pipe_sequential_init_U/i_5_fu_301                                                                                                          | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043/flow_control_loop_pipe_sequential_init_U/grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg_reg                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                        | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__6_n_9                                                                                                                                                                                 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056/flow_control_loop_pipe_sequential_init_U/i_7_fu_441                                                                                                        | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056/flow_control_loop_pipe_sequential_init_U/grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg_reg_0                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__5_n_9                                                                                                                                                                                 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                      | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                       | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                         | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/sext_ln88_reg_12290                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/mul_32s_32s_32_1_1_U220/we                                                                                                                                                                                       | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/trunc_ln17_2_reg_1098[5]_i_1_n_9                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/trunc_ln17_reg_10550                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state14                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_5_reg_49070                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_128_5_fu_1047_ap_start_reg                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049/flow_control_loop_pipe_sequential_init_U/i_6_fu_320                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/polar_decode_float_int_unsigned_char_reliability_sequence_U/polar_decode_float_int_unsigned_char_reliability_sequence_ce1                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/polar_decode_float_int_unsigned_char_reliability_sequence_U/polar_decode_float_int_unsigned_char_reliability_sequence_ce0                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state16                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_3_reg_49290                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state17                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_2_reg_49400                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state11                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_8_reg_48740                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state15                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_4_reg_49180                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state19                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_11_reg_49620                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state10                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_9_reg_48630                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state12                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_7_reg_48850                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state13                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_6_reg_48960                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state18                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_1_reg_49510                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state20                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_reg_49730                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state34                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_NS_fsm141_out                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg                                                                                                                                                                                 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state9                                                                                                                                                                                               | design_1_i/top_0/inst/grp_polar_decode_fu_400/pe_num_10_reg_48520                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/flow_control_loop_pipe_sequential_init_U/j_1_fu_2861                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/dg_reg_11700                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_5_fu_5018/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995/flow_control_loop_pipe_sequential_init_U/grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg_reg_1[0]                                             | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_3_fu_5008/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_4_fu_5013/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/flow_control_loop_pipe_sequential_init_U/j_1_fu_2860                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_7_fu_5028/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056/flow_control_loop_pipe_sequential_init_U/i_7_fu_440                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_8_fu_5033/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_128_5_fu_1047/flow_control_loop_pipe_sequential_init_U/j_fu_380                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_6_fu_5023/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[6]_i_1_n_9                                                                                                                                                                                  | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043/flow_control_loop_pipe_sequential_init_U/i_5_fu_300                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_9_fu_5038/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_2_fu_5003/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848_ap_start_reg                                                                                                                                                 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063/u_cap_ce5                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/r_fu_160[7]_i_1_n_9                                                                                                                                                | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/b_fu_1521                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/g_fu_156[15]_i_2_n_9                                                                                                                                               | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/b_fu_152[15]_i_2_n_9                                                                                                                                               | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/b_fu_152[15]_i_2_n_9                                                                                                                                               | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/b_fu_1521                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/g_fu_156[15]_i_2_n_9                                                                                                                                               | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/b_fu_1521                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/WEBWE[0]                                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]                                                                                                                                           | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848_ap_start_reg                                                                                                                                                 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/prev_g_1_reg_10650                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/prev_r_1_reg_10460                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/prev_r_1_reg_1046_pp0_iter1_reg0                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                           | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/prev_b_1_reg_1089[7]_i_1_n_9                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/ap_enable_reg_pp0_iter10                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_2[0]                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/buff_wdata/bus_wide_gen.first_pad_reg[0]                                                                                                                                                                       | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[32]_0[0]                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_9                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[30]_0[0]                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_1[0]                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/SR[0]                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848_ap_start_reg                                                                                                                                                 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848/flow_control_loop_pipe_sequential_init_U/j_1_fu_286_reg[3]_0                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state68                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_NS_fsm149_out                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/ap_CS_fsm_state38                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_encode_fu_252/ap_NS_fsm12_out                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                  | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state68                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/ap_CS_fsm_state38                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837_ap_start_reg0                                                                                                                                                | design_1_i/top_0/inst/grp_polar_encode_fu_252/ap_NS_fsm12_out                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln91_reg_88330                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln100_reg_87970                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln64_reg_89410                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln73_reg_89050                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln82_reg_88690                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state21                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/shared_memory_2_U/ap_CS_fsm_reg[7]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/shared_memory_1_U/add_ln55_reg_90130                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/shared_memory_2_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln136_reg_86530                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/shared_memory_5_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln145_reg_86170                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/add_ln109_reg_87610                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837/flow_control_loop_pipe_sequential_init_U/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837_ap_start_reg_reg_0                                                | design_1_i/top_0/inst/grp_polar_encode_fu_252/ap_NS_fsm12_out                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/flow_control_loop_pipe_sequential_init_U/i_1_fu_148                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/buf_idx_1_fu_152[11]_i_1_n_9                                                                                                                                      | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063/flow_control_loop_pipe_sequential_init_U/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg_reg                                              |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/sub_ln21_reg_10790                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/buf_idx_3_reg_11510                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/buf_idx_19_reg_12070                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837/flow_control_loop_pipe_sequential_init_U/grp_polar_encode_Pipeline_VITIS_LOOP_104_2_fu_837_ap_start_reg_reg                                                  |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/empty_60_reg_1126[11]_i_1_n_9                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/icmp_ln1065_reg_11610                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0                                                                           |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_6_1_fu_390/flow_control_loop_pipe_sequential_init_U/i_fu_440                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_6_1_fu_390/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state5                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_128_5_fu_1047/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg0                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_NS_fsm149_out                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/sitofp_32s_32_4_no_dsp_1_U191/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/A_Z_DET/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                              |                7 |             19 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_6_1_fu_390/sitofp_32s_32_4_no_dsp_1_U157/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/A_Z_DET/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                               |                7 |             19 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state66                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/depth_reg_4840                                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                  | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/reuse_reg_fu_1280                                                                                                                                                 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/reg_51000                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54/ap_enable_reg_pp0_iter1                                                                                                                                            | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                      |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67/ap_enable_reg_pp0_iter1                                                                                                                                            | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                      |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_54_in                                                                                                                                                                    | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1                                                                                                                                                                              |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state6                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/top_0/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/iter_reg_4829[30]_i_2_n_9                                                                                                                                                                                      | design_1_i/top_0/inst/grp_polar_decode_fu_400/grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_we0                                                                                                      | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/b_fu_1521                                                                                                                                  |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_we0                                                                                                    | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state27                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/reg_51110                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/reg_51050                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/int_out_r[31]_i_1_n_9                                                                                                                                                                                                  | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U226/ce_r                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/int_in_r[31]_i_1_n_9                                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/int_max_iter[31]_i_1_n_9                                                                                                                                                                                               | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/int_in_r[63]_i_1_n_9                                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/i_fu_1480                                                                                                                                                          | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/b_fu_1521                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/grp_polar_decode_fu_400/fcmp_32ns_32ns_1_2_no_dsp_1_U192/din1_buf1[31]_i_1_n_9                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state28                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state25                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/int_SNR[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/buf_idx_load_reg_1121[31]_i_1_n_9                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/runs_fu_144[0]_i_2_n_9                                                                                                                                            | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/flow_control_loop_pipe_sequential_init_U/runs_fu_144                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/buf_idx_fu_164[31]_i_1_n_9                                                                                                                                         | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/flow_control_loop_pipe_sequential_init_U/b_fu_1521                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/control_s_axi_U/int_out_r[63]_i_1_n_9                                                                                                                                                                                                  | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/ap_CS_fsm_state5                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                        | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                           | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg                                                                                                                                                                                 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/grp_polar_encode_Pipeline_VITIS_LOOP_119_3_fu_848_ap_start_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_2                                                                                                                                                                            | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/ap_rst_n_0                                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                          | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/buf_idx_17_reg_11460                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             37 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             38 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               19 |             38 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             39 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/i_3_reg_11100                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             46 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_3[0]                                                                                                                                                             | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_encode_fu_244/grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165/and_ln28_1_reg_11340                                                                                                                                              |                                                                                                                                                                                                                                                                               |               21 |             55 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/gmem_addr_reg_12210                                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_encode_fu_252/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state23                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               20 |             65 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             65 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               14 |             65 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                       | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_qoi_decode_fu_409/grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74/push                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                        | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state26                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             66 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |               25 |             67 |         2.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               25 |             67 |         2.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             68 |         2.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/E[0]                                                                                                                                                                                   | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |               20 |             68 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               22 |             72 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/grp_polar_decode_fu_400/ap_CS_fsm_state22                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               38 |             96 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/sel                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |            101 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                              | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |               30 |            134 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                             | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |               34 |            134 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            192 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                          |              162 |            321 |         1.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              323 |            857 |         2.65 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


