--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.668ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.633ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcklo                 0.380   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y56.A3      net (fanout=1)        0.456   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y56.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X20Y42.C5      net (fanout=2)        0.877   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y42.C       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iRESET<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X19Y41.B4      net (fanout=1)        0.533   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X19Y41.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X19Y41.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X19Y41.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (0.657ns logic, 1.976ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y55.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.222ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcklo                 0.380   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y56.A3      net (fanout=1)        0.456   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y56.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X21Y55.AX      net (fanout=2)        0.249   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y55.CLK     Tdick                 0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.482ns logic, 0.705ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y56.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.944ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcklo                 0.380   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y56.A3      net (fanout=1)        0.456   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y56.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.453ns logic, 0.456ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y56.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.223ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcklo                 0.118   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y56.A3      net (fanout=1)        0.160   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y56.CLK     Tah         (-Th)     0.055   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.063ns logic, 0.160ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y55.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.335ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcklo                 0.118   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y56.A3      net (fanout=1)        0.160   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y56.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X21Y55.AX      net (fanout=2)        0.099   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y55.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.076ns logic, 0.259ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.906ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.906ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcklo                 0.118   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y56.A3      net (fanout=1)        0.160   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y56.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X20Y42.C5      net (fanout=2)        0.345   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y42.C       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/iRESET<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X19Y41.B4      net (fanout=1)        0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X19Y41.B       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X19Y41.A6      net (fanout=1)        0.038   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X19Y41.CLK     Tah         (-Th)     0.055   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.165ns logic, 0.741ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y56.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.568ns (data path)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.568ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y77.D5      net (fanout=1)        1.198   usr/icon/U0/U_ICON/iSYNC
    SLICE_X43Y77.D       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X23Y62.A5      net (fanout=20)       2.071   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X23Y62.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X20Y56.CLK     net (fanout=5)        0.782   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (0.517ns logic, 4.051ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.345ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.345ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X42Y75.A3      net (fanout=2)        0.472   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X42Y75.AMUX    Tilo                  0.182   usr/rxIlaControl_from_icon<22>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y62.A1      net (fanout=20)       2.504   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y62.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X20Y56.CLK     net (fanout=5)        0.782   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (0.587ns logic, 3.758ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.291ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.291ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X42Y75.A4      net (fanout=3)        0.414   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X42Y75.AMUX    Tilo                  0.186   usr/rxIlaControl_from_icon<22>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y62.A1      net (fanout=20)       2.504   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y62.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X20Y56.CLK     net (fanout=5)        0.782   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (0.591ns logic, 3.700ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y56.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.900ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.780ns (Levels of Logic = 0)
  Clock Path Skew:      -1.518ns (2.805 - 4.323)
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y63.DQ      Tcko                  0.381   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X20Y56.SR      net (fanout=10)       1.145   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X20Y56.CLK     Trck                  0.254   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.635ns logic, 1.145ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y56.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.458ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.229ns (2.455 - 2.226)
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y63.DQ      Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X20Y56.SR      net (fanout=10)       0.518   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X20Y56.CLK     Tremck      (-Th)    -0.054   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.169ns logic, 0.518ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_from_orGate/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_from_orGate/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.656ns.
--------------------------------------------------------------------------------

Paths for end point system/cdceSync/cdce_control.timer_2 (SLICE_X19Y79.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_14 (FF)
  Destination:          system/cdceSync/cdce_control.timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_14 to system/cdceSync/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.BQ      Tcko                  0.337   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_14
    SLICE_X19Y83.B2      net (fanout=2)        0.734   system/cdceSync/cdce_control.timer<14>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (0.982ns logic, 2.659ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_13 (FF)
  Destination:          system/cdceSync/cdce_control.timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_13 to system/cdceSync/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.CMUX    Tshcko                0.420   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_13
    SLICE_X19Y83.B3      net (fanout=2)        0.584   system/cdceSync/cdce_control.timer<13>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.065ns logic, 2.509ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_12 (FF)
  Destination:          system/cdceSync/cdce_control.timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_12 to system/cdceSync/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.AQ      Tcko                  0.337   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_12
    SLICE_X19Y83.B1      net (fanout=2)        0.582   system/cdceSync/cdce_control.timer<12>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (0.982ns logic, 2.507ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdceSync/cdce_control.timer_4 (SLICE_X19Y79.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_14 (FF)
  Destination:          system/cdceSync/cdce_control.timer_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_14 to system/cdceSync/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.BQ      Tcko                  0.337   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_14
    SLICE_X19Y83.B2      net (fanout=2)        0.734   system/cdceSync/cdce_control.timer<14>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (0.982ns logic, 2.659ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_13 (FF)
  Destination:          system/cdceSync/cdce_control.timer_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_13 to system/cdceSync/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.CMUX    Tshcko                0.420   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_13
    SLICE_X19Y83.B3      net (fanout=2)        0.584   system/cdceSync/cdce_control.timer<13>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.065ns logic, 2.509ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_12 (FF)
  Destination:          system/cdceSync/cdce_control.timer_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_12 to system/cdceSync/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.AQ      Tcko                  0.337   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_12
    SLICE_X19Y83.B1      net (fanout=2)        0.582   system/cdceSync/cdce_control.timer<12>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (0.982ns logic, 2.507ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdceSync/cdce_control.timer_7 (SLICE_X19Y79.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_14 (FF)
  Destination:          system/cdceSync/cdce_control.timer_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_14 to system/cdceSync/cdce_control.timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.BQ      Tcko                  0.337   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_14
    SLICE_X19Y83.B2      net (fanout=2)        0.734   system/cdceSync/cdce_control.timer<14>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (0.982ns logic, 2.659ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_13 (FF)
  Destination:          system/cdceSync/cdce_control.timer_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_13 to system/cdceSync/cdce_control.timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.CMUX    Tshcko                0.420   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_13
    SLICE_X19Y83.B3      net (fanout=2)        0.584   system/cdceSync/cdce_control.timer<13>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.065ns logic, 2.509ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdceSync/cdce_control.timer_12 (FF)
  Destination:          system/cdceSync/cdce_control.timer_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (1.466 - 1.446)
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdceSync/cdce_control.timer_12 to system/cdceSync/cdce_control.timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.AQ      Tcko                  0.337   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/cdce_control.timer_12
    SLICE_X19Y83.B1      net (fanout=2)        0.582   system/cdceSync/cdce_control.timer<12>
    SLICE_X19Y83.B       Tilo                  0.068   system/cdceSync/cdce_control.timer<19>
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X17Y80.A1      net (fanout=2)        0.721   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X17Y80.A       Tilo                  0.068   system/cdceSync/cdce_control.state_FSM_FFd2
                                                       system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X19Y82.B4      net (fanout=5)        0.579   system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o
    SLICE_X19Y82.BMUX    Tilo                  0.191   system/cdceSync/cdce_control.timer<17>
                                                       system/cdceSync/_n0069_inv1
    SLICE_X19Y79.CE      net (fanout=4)        0.625   system/cdceSync/_n0069_inv
    SLICE_X19Y79.CLK     Tceck                 0.318   system/cdceSync/cdce_control.timer<7>
                                                       system/cdceSync/cdce_control.timer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (0.982ns logic, 2.507ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_7 (SLICE_X11Y97.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_7 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_7 to system/rst/dlyRstCtrl.timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y97.CQ      Tcko                  0.098   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/dlyRstCtrl.timer_7
    SLICE_X11Y97.C5      net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_7
    SLICE_X11Y97.CLK     Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT251
                                                       system/rst/dlyRstCtrl.timer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X8Y100.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_17 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_17 to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.115   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_17
    SLICE_X8Y100.C5      net (fanout=4)        0.077   system/rst/dlyRstCtrl.timer_17
    SLICE_X8Y100.CLK     Tah         (-Th)     0.076   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_10 (SLICE_X11Y98.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_10 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_10 to system/rst/dlyRstCtrl.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y98.CQ      Tcko                  0.098   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_10
    SLICE_X11Y98.C5      net (fanout=4)        0.075   system/rst/dlyRstCtrl.timer_10
    SLICE_X11Y98.CLK     Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT21
                                                       system/rst/dlyRstCtrl.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_from_orGate/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_from_orGate/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y23.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.935 - 0.993)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X54Y16.A2      net (fanout=2)        0.477   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X54Y16.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y17.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y17.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y23.A2      net (fanout=1)        0.914   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y23.CLK     Tas                   0.073   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.076ns logic, 1.391ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.935 - 0.993)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X54Y16.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X54Y16.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y17.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y17.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y23.A2      net (fanout=1)        0.914   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y23.CLK     Tas                   0.073   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.076ns logic, 1.269ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.935 - 0.993)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X54Y16.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X54Y16.COUT    Topcya                0.369   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y17.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y17.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y23.A2      net (fanout=1)        0.914   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y23.CLK     Tas                   0.073   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (1.036ns logic, 1.269ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      2.322ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.945 - 0.993)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y23.AMUX    Tshcko                0.422   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSEN   net (fanout=2)        0.860   usr/txpll/phaseShift_to_pll
    MMCM_ADV_X0Y1.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (1.462ns logic, 0.860ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.574ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (1.706 - 1.790)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y19.AQ      Tcko                  0.381   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y22.AX      net (fanout=1)        1.159   usr/sync_from_vio<12>
    SLICE_X55Y22.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.415ns logic, 1.159ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.826 - 0.756)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Minimum Data Path at Fast Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y19.AQ      Tcko                  0.115   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y22.AX      net (fanout=1)        0.657   usr/sync_from_vio<12>
    SLICE_X55Y22.CLK     Tckdi       (-Th)     0.076   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.039ns logic, 0.657ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y23.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X54Y23.A5      net (fanout=8)        0.084   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X54Y23.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.043ns logic, 0.084ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseshift_r1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.055 - 0.044)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseshift_r1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.BQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r1
    SLICE_X54Y23.A6      net (fanout=1)        0.097   usr/txpll/mmc_ctrl_inst/phaseshift_r1
    SLICE_X54Y23.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.043ns logic, 0.097ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y70.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y70.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y72.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X39Y55.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X39Y55.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" 
TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txData_from_dtcfetop<22>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_51/CK
  Location pin: SLICE_X78Y138.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txData_from_dtcfetop<22>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_51/CK
  Location pin: SLICE_X78Y138.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 854 paths analyzed, 389 endpoints analyzed, 40 failing endpoints
 40 timing errors detected. (40 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.172ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_24 (SLICE_X81Y171.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_24 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.843 - 1.025)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y72.DO0     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X81Y174.B5     net (fanout=1)        1.094   usr/dtc_top/dtc/dout_buff_0<0>
    SLICE_X81Y174.BMUX   Tilo                  0.196   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X81Y171.AX     net (fanout=8)        0.513   usr/dtc_top/dtc/cic_out<0>
    SLICE_X81Y171.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<25>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_24
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (2.303ns logic, 1.607ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_24 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (0.843 - 1.032)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y70.DO0     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X81Y174.B4     net (fanout=1)        0.891   usr/dtc_top/dtc/dout_buff_1<0>
    SLICE_X81Y174.BMUX   Tilo                  0.191   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X81Y171.AX     net (fanout=8)        0.513   usr/dtc_top/dtc/cic_out<0>
    SLICE_X81Y171.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<25>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_24
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (2.298ns logic, 1.404ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_24 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.158ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.843 - 0.903)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y181.BQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X81Y174.B2     net (fanout=18)       1.077   usr/dtc_top/dtc/cycle
    SLICE_X81Y174.BMUX   Tilo                  0.197   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X81Y171.AX     net (fanout=8)        0.513   usr/dtc_top/dtc/cic_out<0>
    SLICE_X81Y171.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<25>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_24
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.568ns logic, 1.590ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_25 (SLICE_X81Y171.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.816ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.843 - 1.025)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y72.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X81Y174.B3     net (fanout=1)        1.246   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X81Y174.B      Tilo                  0.068   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X81Y171.BX     net (fanout=8)        0.395   usr/dtc_top/dtc/cic_out<1>
    SLICE_X81Y171.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<25>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (2.175ns logic, 1.641ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (0.843 - 1.032)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y70.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X81Y174.B1     net (fanout=1)        1.001   usr/dtc_top/dtc/dout_buff_1<1>
    SLICE_X81Y174.B      Tilo                  0.068   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X81Y171.BX     net (fanout=8)        0.395   usr/dtc_top/dtc/cic_out<1>
    SLICE_X81Y171.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<25>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (2.175ns logic, 1.396ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.843 - 0.903)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y181.BQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X81Y174.B2     net (fanout=18)       1.077   usr/dtc_top/dtc/cycle
    SLICE_X81Y174.B      Tilo                  0.068   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X81Y171.BX     net (fanout=8)        0.395   usr/dtc_top/dtc/cic_out<1>
    SLICE_X81Y171.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<25>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.439ns logic, 1.472ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_18 (SLICE_X81Y172.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.842 - 1.025)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y72.DO16    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X81Y175.D3     net (fanout=1)        1.134   usr/dtc_top/dtc/dout_buff_0<2>
    SLICE_X81Y175.DMUX   Tilo                  0.181   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X81Y172.CX     net (fanout=8)        0.391   usr/dtc_top/dtc/cic_out<2>
    SLICE_X81Y172.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (2.288ns logic, 1.525ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.759ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (0.842 - 1.032)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y70.DO16    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X81Y175.D1     net (fanout=1)        1.069   usr/dtc_top/dtc/dout_buff_1<2>
    SLICE_X81Y175.DMUX   Tilo                  0.192   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X81Y172.CX     net (fanout=8)        0.391   usr/dtc_top/dtc/cic_out<2>
    SLICE_X81Y172.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (2.299ns logic, 1.460ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.842 - 0.903)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y181.BQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X81Y175.D2     net (fanout=18)       0.952   usr/dtc_top/dtc/cycle
    SLICE_X81Y175.DMUX   Tilo                  0.191   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X81Y172.CX     net (fanout=8)        0.391   usr/dtc_top/dtc/cic_out<2>
    SLICE_X81Y172.CLK    Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.562ns logic, 1.343ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X5Y72.ADDRBWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.530 - 0.384)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X92Y180.DQ           Tcko                  0.115   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                             usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5
    RAMB18_X5Y72.ADDRBWRADDR10 net (fanout=3)        0.197   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    RAMB18_X5Y72.WRCLK         Trckc_ADDRB (-Th)     0.097   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                             usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.215ns (0.018ns logic, 0.197ns route)
                                                             (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAMB18_X4Y72.ADDRARDADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/addra_0_1 (FF)
  Destination:          usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.537 - 0.393)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/addra_0_1 to usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X74Y185.BQ          Tcko                  0.115   usr/dtc_top/dtc/addra_0<3>
                                                            usr/dtc_top/dtc/addra_0_1
    RAMB18_X4Y72.ADDRARDADDR4 net (fanout=3)        0.207   usr/dtc_top/dtc/addra_0<1>
    RAMB18_X4Y72.RDCLK        Trckc_ADDRA (-Th)     0.097   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                            usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.225ns (0.018ns logic, 0.207ns route)
                                                            (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAMB18_X4Y72.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/addra_0_5 (FF)
  Destination:          usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.537 - 0.394)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/addra_0_5 to usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X74Y186.BQ          Tcko                  0.115   usr/dtc_top/dtc/addra_0<7>
                                                            usr/dtc_top/dtc/addra_0_5
    RAMB18_X4Y72.ADDRARDADDR8 net (fanout=3)        0.208   usr/dtc_top/dtc/addra_0<5>
    RAMB18_X4Y72.RDCLK        Trckc_ADDRA (-Th)     0.097   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                            usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.226ns (0.018ns logic, 0.208ns route)
                                                            (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y70.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y70.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y72.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X39Y55.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X39Y55.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout2_0"         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.936ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_39 (SLICE_X82Y140.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_3 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_39 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.214ns (Levels of Logic = 0)
  Clock Path Skew:      -0.300ns (2.904 - 3.204)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_3 to usr/dtc_top/dtc/DTC_FE_OUT_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y175.DQ     Tcko                  0.337   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_3
    SLICE_X82Y140.BX     net (fanout=1)        1.862   usr/dtc_top/dtc/EPORT_OUT<3>
    SLICE_X82Y140.CLK    Tdick                 0.015   usr/txData_from_dtcfetop<41>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_39
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.352ns logic, 1.862ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_32 (SLICE_X80Y139.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_4 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_32 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.133ns (Levels of Logic = 0)
  Clock Path Skew:      -0.312ns (2.899 - 3.211)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_4 to usr/dtc_top/dtc/DTC_FE_OUT_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y174.BQ     Tcko                  0.337   usr/dtc_top/dtc/EPORT_OUT<4>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_4
    SLICE_X80Y139.AX     net (fanout=1)        1.781   usr/dtc_top/dtc/EPORT_OUT<4>
    SLICE_X80Y139.CLK    Tdick                 0.015   usr/txData_from_dtcfetop<10>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_32
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.352ns logic, 1.781ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_33 (SLICE_X80Y139.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_5 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_33 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.305ns (2.899 - 3.204)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_5 to usr/dtc_top/dtc/DTC_FE_OUT_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y175.BQ     Tcko                  0.381   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_5
    SLICE_X80Y139.BX     net (fanout=1)        1.722   usr/dtc_top/dtc/EPORT_OUT<5>
    SLICE_X80Y139.CLK    Tdick                 0.015   usr/txData_from_dtcfetop<10>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_33
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.396ns logic, 1.722ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_49 (SLICE_X80Y141.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_21 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (1.383 - 1.355)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_21 to usr/dtc_top/dtc/DTC_FE_OUT_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y173.BQ     Tcko                  0.115   usr/dtc_top/dtc/EPORT_OUT<23>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_21
    SLICE_X80Y141.CX     net (fanout=1)        0.611   usr/dtc_top/dtc/EPORT_OUT<21>
    SLICE_X80Y141.CLK    Tckdi       (-Th)     0.089   usr/txData_from_dtcfetop<18>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_49
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.026ns logic, 0.611ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_50 (SLICE_X80Y141.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_22 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (1.383 - 1.355)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_22 to usr/dtc_top/dtc/DTC_FE_OUT_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y173.CQ     Tcko                  0.115   usr/dtc_top/dtc/EPORT_OUT<23>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_22
    SLICE_X80Y141.DX     net (fanout=1)        0.611   usr/dtc_top/dtc/EPORT_OUT<22>
    SLICE_X80Y141.CLK    Tckdi       (-Th)     0.089   usr/txData_from_dtcfetop<18>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_50
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.026ns logic, 0.611ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_48 (SLICE_X80Y141.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_20 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (1.383 - 1.355)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_20 to usr/dtc_top/dtc/DTC_FE_OUT_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y173.AQ     Tcko                  0.115   usr/dtc_top/dtc/EPORT_OUT<23>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_20
    SLICE_X80Y141.BX     net (fanout=1)        0.621   usr/dtc_top/dtc/EPORT_OUT<20>
    SLICE_X80Y141.CLK    Tckdi       (-Th)     0.089   usr/txData_from_dtcfetop<18>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_48
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.026ns logic, 0.621ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txData_from_dtcfetop<22>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_51/CK
  Location pin: SLICE_X78Y138.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txData_from_dtcfetop<22>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_51/CK
  Location pin: SLICE_X78Y138.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y26.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y30.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6814 paths analyzed, 1918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.198ns.
--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (SLICE_X40Y131.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.409 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X60Y165.A2     net (fanout=21)       3.382   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X60Y165.AMUX   Tilo                  0.337   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (1.173ns logic, 5.863ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.409 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X60Y165.B2     net (fanout=21)       3.256   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X60Y165.AMUX   Topba                 0.334   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.170ns logic, 5.737ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.409 - 1.482)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y120.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X60Y165.B4     net (fanout=20)       2.962   usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X60Y165.AMUX   Topba                 0.334   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.170ns logic, 5.443ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X40Y131.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.409 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X60Y165.A2     net (fanout=21)       3.382   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X60Y165.AMUX   Tilo                  0.337   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (1.173ns logic, 5.863ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.409 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X60Y165.B2     net (fanout=21)       3.256   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X60Y165.AMUX   Topba                 0.334   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.170ns logic, 5.737ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.409 - 1.482)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y120.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X60Y165.B4     net (fanout=20)       2.962   usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X60Y165.AMUX   Topba                 0.334   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.170ns logic, 5.443ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X40Y131.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.409 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X60Y165.A2     net (fanout=21)       3.382   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X60Y165.AMUX   Tilo                  0.337   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (1.173ns logic, 5.863ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.409 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X60Y165.B2     net (fanout=21)       3.256   usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X60Y165.AMUX   Topba                 0.334   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.170ns logic, 5.737ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.409 - 1.482)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y120.BQ     Tcko                  0.381   usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X60Y165.B4     net (fanout=20)       2.962   usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X60Y165.AMUX   Topba                 0.334   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X40Y131.SR     net (fanout=3)        2.481   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X40Y131.CLK    Tsrck                 0.455   usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.170ns logic, 5.443ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X2Y23.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.565 - 0.420)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y115.AMUX      Tshcko                0.146   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<145>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF
    RAMB36_X2Y23.DIBDI17    net (fanout=1)        0.218   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<144>
    RAMB36_X2Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.052ns logic, 0.218ns route)
                                                          (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y26.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.560 - 0.412)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y130.AMUX      Tshcko                0.146   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<109>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF
    RAMB36_X2Y26.DIBDI17    net (fanout=1)        0.223   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<108>
    RAMB36_X2Y26.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.171ns (-0.052ns logic, 0.223ns route)
                                                          (-30.4% logic, 130.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y26.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.539 - 0.384)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y133.BQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<39>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF
    RAMB36_X5Y26.DIBDI6     net (fanout=1)        0.261   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<41>
    RAMB36_X5Y26.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.083ns logic, 0.261ns route)
                                                          (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y26.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y30.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      3.656ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      3.656ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     33.376ns|            0|           40|            0|          886|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     33.376ns|            0|           40|            0|          886|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      4.172ns|          N/A|           40|            0|          854|            0|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkDiv_clkout2_0      |     25.000ns|     21.936ns|          N/A|            0|            0|           32|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      2.800ns|            0|            0|            0|         6865|
| TS_cdce_out0_n                |      4.167ns|      2.800ns|      1.200ns|            0|            0|           51|         6814|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      7.198ns|          N/A|            0|            0|         6814|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    7.198|         |         |         |
CDCE_OUT0_P    |    7.198|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    7.198|         |         |         |
CDCE_OUT0_P    |    7.198|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    3.656|         |         |         |
XPOINT1_CLK1_P |    3.656|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    3.656|         |         |         |
XPOINT1_CLK1_P |    3.656|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.172|         |         |         |
XPOINT1_CLK3_P |    4.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.172|         |         |         |
XPOINT1_CLK3_P |    4.172|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 40  Score: 29030  (Setup/Max: 29030, Hold: 0)

Constraints cover 10100 paths, 0 nets, and 3372 connections

Design statistics:
   Minimum period:  21.936ns{1}   (Maximum frequency:  45.587MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 02 12:44:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 589 MB



