- en: 'Part 4: Roll Your Own Backend'
  id: totrans-0
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 第四部分：自己构建后端
- en: In this section, you will learn about adding a new backend target for a CPU
    architecture not supported by LLVM, utilizing the TableGen language. Additionally,
    you will explore the various instruction selection frameworks within LLVM and
    understand how to implement them. Finally, you will also delve into concepts beyond
    the instruction selection frameworks within LLVM, which are valuable for highly
    optimizing backends.
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: 在本节中，你将学习为LLVM不支持的目标CPU架构添加新的后端目标，使用TableGen语言。此外，你还将探索LLVM内部的各个指令选择框架，并了解如何实现它们。最后，你还将深入研究LLVM指令选择框架之外的某些概念，这些概念对于高度优化后端非常有价值。
- en: 'This section comprises the following chapters:'
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 本节包括以下章节：
- en: '[*Chapter 11*](B19561_11.xhtml#_idTextAnchor177), *The Target Description*'
  id: totrans-3
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[*第11章*](B19561_11.xhtml#_idTextAnchor177), *目标描述*'
- en: '[*Chapter 12*](B19561_12.xhtml#_idTextAnchor193), *Instruction Selection*'
  id: totrans-4
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[*第12章*](B19561_12.xhtml#_idTextAnchor193), *指令选择*'
- en: '[*Chapter 13*](B19561_13.xhtml#_idTextAnchor222), *Beyond Instruction Selection*'
  id: totrans-5
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[*第13章*](B19561_13.xhtml#_idTextAnchor222), *超越指令选择*'
