{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490449061062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490449061066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 19:07:40 2017 " "Processing started: Sat Mar 25 19:07:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490449061066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449061066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divider -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divider -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449061066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490449061516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490449061516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myXOR-Form " "Found design unit 1: myXOR-Form" {  } { { "../../EE214 - Experiment 8/xor.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/xor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094575 ""} { "Info" "ISGN_ENTITY_NAME" "1 myXOR " "Found entity 1: myXOR" {  } { { "../../EE214 - Experiment 8/xor.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-Form " "Found design unit 1: subtractor-Form" {  } { { "../../EE214 - Experiment 8/subtractor.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/subtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094577 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../../EE214 - Experiment 8/subtractor.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/sub16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/sub16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub16-subractor " "Found design unit 1: sub16-subractor" {  } { { "../../EE214 - Experiment 8/sub16.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/sub16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094580 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub16 " "Found entity 1: sub16" {  } { { "../../EE214 - Experiment 8/sub16.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/sub16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-register16 " "Found design unit 1: reg16-register16" {  } { { "../../EE214 - Experiment 8/reg16.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094582 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../../EE214 - Experiment 8/reg16.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4-register4 " "Found design unit 1: reg4-register4" {  } { { "../../EE214 - Experiment 8/reg4.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094584 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "../../EE214 - Experiment 8/reg4.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/reg4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-choose " "Found design unit 1: mux16-choose" {  } { { "../../EE214 - Experiment 8/mux16.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094586 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "../../EE214 - Experiment 8/mux16.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-choose " "Found design unit 1: mux8-choose" {  } { { "../../EE214 - Experiment 8/mux8.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094588 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "../../EE214 - Experiment 8/mux8.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094588 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../EE214 - Experiment 8/mux.vhd " "Entity \"mux\" obtained from \"../../EE214 - Experiment 8/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../../EE214 - Experiment 8/mux.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1490449094591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-choose " "Found design unit 1: mux-choose" {  } { { "../../EE214 - Experiment 8/mux.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094591 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../EE214 - Experiment 8/mux.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/equal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equate-equality " "Found design unit 1: equate-equality" {  } { { "../../EE214 - Experiment 8/equal.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/equal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094593 ""} { "Info" "ISGN_ENTITY_NAME" "1 equate " "Found entity 1: equate" {  } { { "../../EE214 - Experiment 8/equal.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/equal.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EightBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EightBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitSub-Diff " "Found design unit 1: EightBitSub-Diff" {  } { { "../../EE214 - Experiment 8/EightBitSubtractor.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EightBitSubtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094595 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitSub " "Found entity 1: EightBitSub" {  } { { "../../EE214 - Experiment 8/EightBitSubtractor.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EightBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd 23 11 " "Found 23 design units, including 11 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Behave " "Found design unit 2: INVERTER-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 andi2-Behave " "Found design unit 3: andi2-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 andi5-Behave " "Found design unit 4: andi5-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 andi3-Behave " "Found design unit 5: andi3-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Nandi2-Behave " "Found design unit 6: Nandi2-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ori2-Behave " "Found design unit 7: ori2-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Nori2-Behave " "Found design unit 8: Nori2-Behave" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 positive_d_latch-Equations " "Found design unit 9: positive_d_latch-Equations" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 negative_d_latch-Equations " "Found design unit 10: negative_d_latch-Equations" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dffi-Struct " "Found design unit 11: dffi-Struct" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dffi1-Struct " "Found design unit 12: dffi1-Struct" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "2 andi2 " "Found entity 2: andi2" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "3 andi5 " "Found entity 3: andi5" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "4 andi3 " "Found entity 4: andi3" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nandi2 " "Found entity 5: Nandi2" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "6 ori2 " "Found entity 6: ori2" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nori2 " "Found entity 7: Nori2" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "8 positive_d_latch " "Found entity 8: positive_d_latch" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "9 negative_d_latch " "Found entity 9: negative_d_latch" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "10 dffi " "Found entity 10: dffi" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""} { "Info" "ISGN_ENTITY_NAME" "11 dffi1 " "Found entity 11: dffi1" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-WRAP " "Found design unit 1: DUT-WRAP" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_divider-division " "Found design unit 1: unsigned_divider-division" {  } { { "../../EE214 - Experiment 8/divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094605 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_divider " "Found entity 1: unsigned_divider" {  } { { "../../EE214 - Experiment 8/divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/countdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/countdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countdown-reduce " "Found design unit 1: countdown-reduce" {  } { { "../../EE214 - Experiment 8/countdown.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/countdown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094606 ""} { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "../../EE214 - Experiment 8/countdown.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/countdown.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-compare16 " "Found design unit 1: compare-compare16" {  } { { "../../EE214 - Experiment 8/comparator.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094609 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "../../EE214 - Experiment 8/comparator.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490449094609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490449094741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_divider unsigned_divider:divide " "Elaborating entity \"unsigned_divider\" for hierarchy \"unsigned_divider:divide\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "divide" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_int divider.vhd(36) " "Verilog HDL or VHDL warning at divider.vhd(36): object \"count_int\" assigned a value but never read" {  } { { "../../EE214 - Experiment 8/divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490449094750 "|DUT|unsigned_divider:divide"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q divider.vhd(37) " "Verilog HDL or VHDL warning at divider.vhd(37): object \"Q\" assigned a value but never read" {  } { { "../../EE214 - Experiment 8/divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490449094750 "|DUT|unsigned_divider:divide"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Qs\[15..1\] divider.vhd(37) " "Using initial value X (don't care) for net \"Qs\[15..1\]\" at divider.vhd(37)" {  } { { "../../EE214 - Experiment 8/divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 37 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449094750 "|DUT|unsigned_divider:divide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 unsigned_divider:divide\|reg16:load_divisor " "Elaborating entity \"reg16\" for hierarchy \"unsigned_divider:divide\|reg16:load_divisor\"" {  } { { "../../EE214 - Experiment 8/divider.vhd" "load_divisor" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equate unsigned_divider:divide\|equate:countdown_predicate " "Elaborating entity \"equate\" for hierarchy \"unsigned_divider:divide\|equate:countdown_predicate\"" {  } { { "../../EE214 - Experiment 8/divider.vhd" "countdown_predicate" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b equal.vhd(15) " "Verilog HDL or VHDL warning at equal.vhd(15): object \"b\" assigned a value but never read" {  } { { "../../EE214 - Experiment 8/equal.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/equal.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490449094759 "|DUT|unsigned_divider:divide|equate:countdown_predicate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub16 unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub " "Elaborating entity \"sub16\" for hierarchy \"unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\"" {  } { { "../../EE214 - Experiment 8/equal.vhd" "fullsub" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/equal.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitSub unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\|EightBitSub:sub1 " "Elaborating entity \"EightBitSub\" for hierarchy \"unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\|EightBitSub:sub1\"" {  } { { "../../EE214 - Experiment 8/sub16.vhd" "sub1" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/sub16.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\|EightBitSub:sub1\|subtractor:bit_1 " "Elaborating entity \"subtractor\" for hierarchy \"unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\|EightBitSub:sub1\|subtractor:bit_1\"" {  } { { "../../EE214 - Experiment 8/EightBitSubtractor.vhd" "bit_1" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EightBitSubtractor.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myXOR unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\|EightBitSub:sub1\|subtractor:bit_1\|myXOR:out_instance_1 " "Elaborating entity \"myXOR\" for hierarchy \"unsigned_divider:divide\|equate:countdown_predicate\|sub16:fullsub\|EightBitSub:sub1\|subtractor:bit_1\|myXOR:out_instance_1\"" {  } { { "../../EE214 - Experiment 8/subtractor.vhd" "out_instance_1" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/subtractor.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux unsigned_divider:divide\|mux:update_Qs " "Elaborating entity \"mux\" for hierarchy \"unsigned_divider:divide\|mux:update_Qs\"" {  } { { "../../EE214 - Experiment 8/divider.vhd" "update_Qs" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 unsigned_divider:divide\|mux16:next_R " "Elaborating entity \"mux16\" for hierarchy \"unsigned_divider:divide\|mux16:next_R\"" {  } { { "../../EE214 - Experiment 8/divider.vhd" "next_R" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 unsigned_divider:divide\|mux16:next_R\|mux8:mux81 " "Elaborating entity \"mux8\" for hierarchy \"unsigned_divider:divide\|mux16:next_R\|mux8:mux81\"" {  } { { "../../EE214 - Experiment 8/mux16.vhd" "mux81" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/mux16.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown unsigned_divider:divide\|countdown:next_count " "Elaborating entity \"countdown\" for hierarchy \"unsigned_divider:divide\|countdown:next_count\"" {  } { { "../../EE214 - Experiment 8/divider.vhd" "next_count" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "etc countdown.vhd(15) " "Verilog HDL or VHDL warning at countdown.vhd(15): object \"etc\" assigned a value but never read" {  } { { "../../EE214 - Experiment 8/countdown.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/countdown.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490449094880 "|DUT|unsigned_divider:divide|countdown:next_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffi unsigned_divider:divide\|dffi:ready " "Elaborating entity \"dffi\" for hierarchy \"unsigned_divider:divide\|dffi:ready\"" {  } { { "../../EE214 - Experiment 8/divider.vhd" "ready" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/divider.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_d_latch unsigned_divider:divide\|dffi:ready\|negative_d_latch:master " "Elaborating entity \"negative_d_latch\" for hierarchy \"unsigned_divider:divide\|dffi:ready\|negative_d_latch:master\"" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "master" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positive_d_latch unsigned_divider:divide\|dffi:ready\|positive_d_latch:slave " "Elaborating entity \"positive_d_latch\" for hierarchy \"unsigned_divider:divide\|dffi:ready\|positive_d_latch:slave\"" {  } { { "../../EE214 - Experiment 8/EE224.vhd" "slave" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/EE224.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490449094948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[18\] GND " "Pin \"output_vector\[18\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[19\] GND " "Pin \"output_vector\[19\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[20\] GND " "Pin \"output_vector\[20\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[21\] GND " "Pin \"output_vector\[21\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[22\] GND " "Pin \"output_vector\[22\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[23\] GND " "Pin \"output_vector\[23\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[24\] GND " "Pin \"output_vector\[24\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[25\] GND " "Pin \"output_vector\[25\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[26\] GND " "Pin \"output_vector\[26\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[27\] GND " "Pin \"output_vector\[27\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[28\] GND " "Pin \"output_vector\[28\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[29\] GND " "Pin \"output_vector\[29\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[30\] GND " "Pin \"output_vector\[30\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[31\] GND " "Pin \"output_vector\[31\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[32\] GND " "Pin \"output_vector\[32\]\" is stuck at GND" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490449096070 "|DUT|output_vector[32]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490449096070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[19\] " "No output dependent on input pin \"input_vector\[19\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[20\] " "No output dependent on input pin \"input_vector\[20\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[21\] " "No output dependent on input pin \"input_vector\[21\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[22\] " "No output dependent on input pin \"input_vector\[22\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[23\] " "No output dependent on input pin \"input_vector\[23\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[24\] " "No output dependent on input pin \"input_vector\[24\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[25\] " "No output dependent on input pin \"input_vector\[25\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[26\] " "No output dependent on input pin \"input_vector\[26\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[27\] " "No output dependent on input pin \"input_vector\[27\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[28\] " "No output dependent on input pin \"input_vector\[28\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[29\] " "No output dependent on input pin \"input_vector\[29\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[30\] " "No output dependent on input pin \"input_vector\[30\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[31\] " "No output dependent on input pin \"input_vector\[31\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[32\] " "No output dependent on input pin \"input_vector\[32\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[33\] " "No output dependent on input pin \"input_vector\[33\]\"" {  } { { "../../EE214 - Experiment 8/DUT.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/DUT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490449096164 "|DUT|input_vector[33]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490449096164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490449096166 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490449096166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490449096166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490449096166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490449096294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 19:08:16 2017 " "Processing ended: Sat Mar 25 19:08:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490449096294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490449096294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490449096294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490449096294 ""}
