```verilog
module synchronizer (
    input wire clk_a,
    input wire arstn,
    input wire [3:0] data_in,
    input wire data_en,
    input wire clk_b,
    input wire brstn,
    output reg [3:0] dataout
);

    // Registers in clock domain A
    reg [3:0] data_reg;
    reg en_data_reg;

    // Registers in clock domain B
    reg en_clap_one, en_clap_two;
    reg [3:0] delayed_data;

    // Clock domain A logic
    always @(posedge clk_a or negedge arstn) begin
        if (!arstn) begin
            data_reg <= 4'b0000;
            en_data_reg <= 1'b0;
        end else if (data_en) begin
            data_reg <= data_in;
            en_data_reg <= data_en;
        end
    end

    // Clock domain B logic for synchronizing enable signal
    always @(posedge clk_b or negedge brstn) begin
        if (!brstn) begin
            en_clap_one <= 1'b0;
            en_clap_two <= 1'b0;
        end else begin
            en_clap_one <= en_data_reg;
            en_clap_two <= en_clap_one;
        end
    end

    // Clock domain B logic for data synchronization
    always @(posedge clk_b or negedge brstn) begin
        if (!brstn) begin
            delayed_data <= 4'b0000;
            dataout <= 4'b0000;
        end else if (en_clap_two) begin
            delayed_data <= data_reg;
            dataout <= delayed_data;
        end else begin
            dataout <= dataout; // maintain previous data
        end
    end

endmodule
```
