
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087200                       # Number of seconds simulated
sim_ticks                                 87199738000                       # Number of ticks simulated
final_tick                                87199738000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 329274                       # Simulator instruction rate (inst/s)
host_op_rate                                   543245                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              641369655                       # Simulator tick rate (ticks/s)
host_mem_usage                                 684220                       # Number of bytes of host memory used
host_seconds                                   135.96                       # Real time elapsed on the host
sim_insts                                    44767586                       # Number of instructions simulated
sim_ops                                      73858870                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          497920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             544704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8511                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             536515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5710109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6246624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        536515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           536515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            536515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5710109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6246624                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998403                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428502                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        174399476                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767586                       # Number of instructions committed
system.cpu.committedOps                      73858870                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334893                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246114                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334893                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564206                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004125                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729329                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993539                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823170                       # number of memory refs
system.cpu.num_load_insts                    20998394                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  174399476                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689971                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851829     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997422     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858870                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.806370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38355                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            699.339825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.806370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53684713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53684713                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20967024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20967024                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5817800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5817800                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26784824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26784824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26784824                       # number of overall hits
system.cpu.dcache.overall_hits::total        26784824                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        31379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31379                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         6976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6976                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        38355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        38355                       # number of overall misses
system.cpu.dcache.overall_misses::total         38355                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    530624000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    530624000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    350999000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    350999000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    881623000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    881623000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    881623000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    881623000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823179                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001494                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001198                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001430                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001430                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16910.162848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16910.162848                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50315.223624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50315.223624                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22985.868857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22985.868857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22985.868857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22985.868857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        36254                       # number of writebacks
system.cpu.dcache.writebacks::total             36254                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        31379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31379                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         6976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6976                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        38355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        38355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38355                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    499245000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    499245000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    344023000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    344023000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    843268000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    843268000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    843268000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    843268000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001430                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15910.162848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15910.162848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49315.223624                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49315.223624                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21985.868857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21985.868857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21985.868857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21985.868857                       # average overall mshr miss latency
system.cpu.dcache.replacements                  37331                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.189326                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79027.263298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.189326                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.853885                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853885                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857756                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857756                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427750                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427750                       # number of overall hits
system.cpu.icache.overall_hits::total        59427750                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           752                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          752                       # number of overall misses
system.cpu.icache.overall_misses::total           752                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    105861000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105861000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    105861000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105861000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    105861000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105861000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428502                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 140772.606383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 140772.606383                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 140772.606383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 140772.606383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 140772.606383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 140772.606383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          752                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          752                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105109000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105109000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 139772.606383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 139772.606383                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 139772.606383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 139772.606383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 139772.606383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 139772.606383                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7962.263131                       # Cycle average of tags in use
system.l2.tags.total_refs                       76741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.016684                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        671.165260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7291.097871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.020482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.222507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.242989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8445                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.259735                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    622439                       # Number of tag accesses
system.l2.tags.data_accesses                   622439                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        36254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36254                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              304                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                268                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   268                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          30307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30307                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 30575                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30596                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   21                       # number of overall hits
system.l2.overall_hits::cpu.data                30575                       # number of overall hits
system.l2.overall_hits::total                   30596                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6708                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              731                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1072                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 731                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                7780                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8511                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                731                       # number of overall misses
system.l2.overall_misses::cpu.data               7780                       # number of overall misses
system.l2.overall_misses::total                  8511                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    330743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     330743500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    103756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103756000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    133945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    133945000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     103756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     464688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        568444500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    103756000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    464688500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       568444500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        36254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          304                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        31379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               752                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             38355                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39107                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              752                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            38355                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39107                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961583                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.972074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972074                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.034163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034163                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.972074                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.202842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217634                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.972074                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.202842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217634                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 49305.828861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 49305.828861                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 141937.072503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 141937.072503                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 124948.694030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124948.694030                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 141937.072503                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 59728.598972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 66789.390201                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 141937.072503                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 59728.598972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 66789.390201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         6708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6708                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          731                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1072                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           7780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          7780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8511                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    263663500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    263663500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     96446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    123225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    123225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     96446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    386888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    483334500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     96446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    386888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    483334500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.972074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.034163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034163                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.972074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.202842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217634                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.972074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.202842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217634                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 39305.828861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39305.828861                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 131937.072503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 131937.072503                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114948.694030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114948.694030                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 131937.072503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 49728.598972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56789.390201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 131937.072503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 49728.598972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56789.390201                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  7962.264156                       # Cycle average of tags in use
system.l3.tags.total_refs                        8511                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8511                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        671.165348                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       7291.098808                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.020482                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.222507                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.242989                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8511                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8445                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.259735                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 278896959                       # Number of tag accesses
system.l3.tags.data_accesses                278896959                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data             6708                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6708                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          731                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1072                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1803                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 731                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7780                       # number of demand (read+write) misses
system.l3.demand_misses::total                   8511                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                731                       # number of overall misses
system.l3.overall_misses::cpu.data               7780                       # number of overall misses
system.l3.overall_misses::total                  8511                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    189875500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     189875500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     88405000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    111433000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    199838000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      88405000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     301308500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        389713500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     88405000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    301308500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       389713500                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data           6708                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6708                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          731                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data         1072                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1803                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               731                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data              7780                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 8511                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              731                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data             7780                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                8511                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 28305.828861                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 28305.828861                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 120937.072503                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 103948.694030                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 110836.383805                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 120937.072503                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 38728.598972                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 45789.390201                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 120937.072503                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 38728.598972                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 45789.390201                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6708                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6708                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          731                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1072                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1803                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            731                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7780                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              8511                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           731                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7780                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             8511                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    122795500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    122795500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     81095000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    100713000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    181808000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     81095000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    223508500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    304603500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     81095000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    223508500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    304603500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 18305.828861                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 18305.828861                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 110937.072503                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93948.694030                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 100836.383805                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 110937.072503                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 28728.598972                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 35789.390201                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 110937.072503                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 28728.598972                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 35789.390201                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          8511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1803                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6708                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1803                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        17022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        17022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8511                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8524500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42568500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        76742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6976                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           752                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31379                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       114041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                115849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4774976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4842560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39107                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39106    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39107                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           74929000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1128000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          57532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         8511                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87199738000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1803                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6708                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6708                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1803                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        17022                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side       544704                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             8511                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   8511    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               8511                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            4255500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          12766500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
