#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 14 15:25:10 2018
# Process ID: 15036
# Current directory: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex
# Command line: vivado.exe -notrace -source d:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/mig_7series_2/mig_7series_2_ex.tcl
# Log file: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/vivado.log
# Journal file: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/mig_7series_2/mig_7series_2_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse {D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0.xdc D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0_ooc.xdc}
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0.xdc
export_ip_user_files -of_objects  [get_files D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0_ooc.xdc
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run impl_1
place_ports init_calib_complete M16
place_ports init_calib_complete J16
place_ports sys_rst M16
place_ports tg_compare_error K16
set_property IOSTANDARD LVCMOS33 [get_ports [list init_calib_complete]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tg_compare_error]]
set_property DRIVE 12 [get_ports [list ddr3_reset_n]]
set_property target_constrs_file d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/imports/example_top.xdc [current_fileset -constrset]
save_constraints -force
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
