Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 30 10:49:35 2024
| Host         : DESKTOP-EODFDLH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_control_sets_placed.rpt
| Design       : lab8
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |   168 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           28 |
|      8 |           16 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           20 |
| No           | No                    | Yes                    |              56 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  genblk1[10].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[1].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[11].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  UUT/Q                       |               | reset_IBUF       |                1 |              2 |
|  genblk1[20].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[23].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[24].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[21].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[12].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[2].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[25].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[26].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[22].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[6].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[8].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[4].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[3].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[9].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[13].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[7].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[14].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  genblk1[5].UUT2/Q_reg_0     |               | reset_IBUF       |                1 |              2 |
|  genblk1[15].UUT2/p_0_in[0]  |               | reset_IBUF       |                1 |              2 |
|  genblk1[16].UUT2/Q_reg_0[0] |               | reset_IBUF       |                1 |              2 |
|  genblk1[17].UUT2/p_0_in[0]  |               | reset_IBUF       |                1 |              2 |
|  genblk1[18].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG               |               | reset_IBUF       |                1 |              2 |
|  genblk1[19].UUT2/Q_reg_0    |               | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG               | q0            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q14           | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q12           | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q3            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q1            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q15           | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q2            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q4            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q6            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q5            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q13           | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q11           | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q9            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q8            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q7            | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG               | q10           | reset_IBUF       |                2 |              8 |
|  qt1_reg[3]_i_2_n_0          |               |                  |               20 |            128 |
+------------------------------+---------------+------------------+------------------+----------------+


