Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun 16 18:25:44 2025
| Host         : badile39.ee.ethz.ch running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_control_sets -verbose -file croc_xilinx_control_sets_placed.rpt
| Design       : croc_xilinx
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   279 |
|    Minimum number of control sets                        |   279 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   640 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   279 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |    66 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             257 |          101 |
| No           | No                    | Yes                    |             915 |          386 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             162 |           40 |
| Yes          | No                    | Yes                    |            4137 |         1898 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                            |                                                                      Enable Signal                                                                      |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_n                                   |                                                                                                                                                         |                                                                                                                                                 |                1 |              1 |         1.00 |
| ~i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]_1 |                                                                                                                                                         | i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/start_bit                                                                                   |                1 |              1 |         1.00 |
|  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5                              |                                                                                                                                                         |                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_croc_soc/i_user/i_user_transparentspi/i_counter/signal_next_read_data_o3_out                    |                                                                                                                                                         |                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_user/i_block_swap_ctrl/edge2_d__0                                                               |                                                                                                                                                         |                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[1]_i_1_n_1 |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[1]_i_1_n_1 |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[1]_i_1_n_1  |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[1]_i_1_n_1  |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q[1]_i_1_n_1                                                                                   |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q[1]_i_1_n_1                                                                                   |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1_n_1                                                                                   |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1                                                                                                     |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q[2]_i_1_n_1                                                                  |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q[2]_i_1_n_1                                                                 |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_rstgen/i_rstgen_bypass/synch_regs_q[3]_i_1__0_n_1                                                                                             |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_rstgen/i_rstgen_bypass/i_BUFGMUX                                                                                                              |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_ns                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_1                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_1                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/E[0]                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/E[0]                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_1                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_1                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/iLCR_reg[7]_0[0]                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_BRC/FSM_onehot_CState_reg[1][0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              4 |         4.00 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/s_dst_clear_ack_q_reg           |                                                                                                                                                 |                1 |              4 |         4.00 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/s_src_clear_ack_q_reg            |                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter[3]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              4 |         4.00 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_1                                                                                  |                                                                                                                                                 |                1 |              5 |         5.00 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_1                                                                                        |                                                                                                                                                 |                3 |              5 |         1.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              5 |         2.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iUSAGE[4]_i_1__0_n_1                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              5 |         2.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_reg_3[0]                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              6 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/ctrl_update                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              6 |         1.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/state_q_reg_1[0]                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              6 |         6.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iEMPTY_reg_1[0]                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              6 |         3.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_1                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              6 |         3.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_1                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              7 |         3.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_1                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              7 |         3.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_1                                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              7 |         3.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_1                                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_block_swap_ctrl/count_d                                                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/E[0]                                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              7 |         2.33 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]_1                                                                            |                                                                                                                                                 |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_1[0]                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |              7 |         1.17 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[1][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[30][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[20][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[21][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[22][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[23][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[24][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[25][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/iTXFIFORead_i_1_n_1                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[26][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[27][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[28][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[29][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[2][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/E[0]                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[19][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[18][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[17][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[16][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[15][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[14][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[13][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[12][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[11][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[10][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[0][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_obi_demux/i_counter/E[0]                                                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_rep_3               |                                                                                                                                                         |                                                                                                                                                 |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/state_q_reg_2[0]                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/state_q_reg_0[0]                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/iLCR_reg[7]_3[0]                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[59][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[50][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[51][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[52][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[53][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[54][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[56][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[57][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[58][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[4][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[5][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[60][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[61][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[62][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[6][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[7][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[8][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[9][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[40][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[32][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[33][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[34][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[35][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[36][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[37][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[38][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[39][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[3][7]_i_1_n_1                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[31][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[41][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[42][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[43][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[44][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[45][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[46][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[47][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[48][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[49][7]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/iLCR_reg[7]_2[0]                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[15]_i_4__0[0]                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |              9 |         2.25 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/E[0]                                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             10 |         2.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[30][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[48][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[31][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[32][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[33][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[34][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[35][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[36][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[37][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[38][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[39][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[3][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[40][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[41][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[42][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[43][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[44][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[45][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[46][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[47][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[1][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[0][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[19][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[18][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[17][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[16][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[15][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[14][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[13][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[12][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[11][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[10][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[2][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[20][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[21][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[22][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[23][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[24][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[25][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[26][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[27][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[28][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[29][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[58][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[49][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[62][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[61][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[60][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[5][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[6][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[7][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[59][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[8][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[9][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[57][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[56][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[53][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[52][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[51][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                2 |             11 |         5.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_1                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[4][10]_i_1_n_1                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             12 |         4.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/CState                                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                3 |             13 |         4.33 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                                       |                5 |             17 |         3.40 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[18]_i_7_0[0]                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               12 |             19 |         1.58 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]_5[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                8 |             21 |         2.62 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]_4[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                4 |             21 |         5.25 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]_3[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                6 |             21 |         3.50 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_block_swap_ctrl/E[0]                                                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                8 |             21 |         2.62 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rdata_update                                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               12 |             24 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_6__1_0[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               13 |             24 |         1.85 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_5[0]                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               10 |             30 |         3.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_6[0]                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                8 |             30 |         3.75 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_2[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                7 |             30 |         4.29 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/E[0]                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                8 |             31 |         3.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_5__4_0[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               16 |             31 |         1.94 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_2[0]                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             31 |         1.82 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_rep_24[0]                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               13 |             32 |         2.46 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_user/i_block_swap_ctrl/data_d                                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                8 |             32 |         4.00 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[1]_0 |                                                                                                                                                 |                9 |             32 |         3.56 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d                                                                                                     |                                                                                                                                                 |                6 |             32 |         5.33 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_1                                                                                        |                                                                                                                                                 |                5 |             32 |         6.40 |
|  n_0_8931_BUFG                                                                                     |                                                                                                                                                         |                                                                                                                                                 |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_0[0]                                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_0[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_1[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_2[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_3[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               14 |             32 |         2.29 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_4[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/lsu_err_q_reg[0]                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               16 |             32 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/lsu_err_q_reg[1]                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               13 |             32 |         2.46 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q_reg[0][0]                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q_reg[0][1]                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_2__2_1[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_3__2_0[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               14 |             32 |         2.29 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_5__1_0[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               16 |             32 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                9 |             32 |         3.56 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_8[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               16 |             32 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg[0]                                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               10 |             32 |         3.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep_2[0]                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               14 |             32 |         2.29 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               15 |             32 |         2.13 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_1[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_2[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               15 |             32 |         2.13 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_4[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               14 |             32 |         2.29 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_4[1]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_0[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               12 |             32 |         2.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_1[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               15 |             32 |         2.13 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_0[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep_1[0]                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               11 |             32 |         2.91 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]_1[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               15 |             32 |         2.13 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_1[0]                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_3[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_rep_23[0]                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               10 |             32 |         3.20 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[be][1]_0[0]                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               13 |             32 |         2.46 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][3]_5[0]                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               15 |             32 |         2.13 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[10]_0[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               27 |             32 |         1.19 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_0[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_1[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_2[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_3[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_4[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_5[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_0[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_1[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               24 |             32 |         1.33 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_2[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_7[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_4[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               16 |             32 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_5[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_6[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_7[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_8[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               13 |             32 |         2.46 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_9[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_0[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_1[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_2[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_3[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_4[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_5[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               16 |             32 |         2.00 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_6[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_obi_demux/xbar_periph_obi_rsp[rvalid]                                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               17 |             33 |         1.94 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_2                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               14 |             33 |         2.36 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q[0][33]_i_1_n_1                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |                9 |             33 |         3.67 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               10 |             33 |         3.30 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_0                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               14 |             33 |         2.36 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_1                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               10 |             33 |         3.30 |
|  jtag_tck_i_IBUF_BUFG                                                                              | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/error_q_reg[1]_0                                                                                            |                                                                                                                                                 |               11 |             41 |         3.73 |
|  i_user/i_user_transparentspi/tspi_clk                                                             |                                                                                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               33 |             59 |         1.79 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]_0[0]                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               33 |             64 |         1.94 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1_n_1                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               35 |             69 |         1.97 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/E[0]                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               49 |             69 |         1.41 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         |                                                                                                                                                 |               27 |             75 |         2.78 |
|  i_clkwiz/inst/clk_out1                                                                            | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/E[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |               45 |             87 |         1.93 |
|  jtag_tck_i_IBUF_BUFG                                                                              |                                                                                                                                                         |                                                                                                                                                 |               49 |            138 |         2.82 |
|  i_clkwiz/inst/clk_out1                                                                            |                                                                                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0                                                                            |              334 |            809 |         2.42 |
+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


