--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 33.980ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.020ns (166.113MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 3160.000ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 3200.000ns (0.313MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 109463839 paths analyzed, 3402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.481ns.
--------------------------------------------------------------------------------
Slack:                  11.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.363ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.363ns (8.610ns logic, 19.753ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.359ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.359ns (8.351ns logic, 20.008ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.354ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.354ns (8.610ns logic, 19.744ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  11.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.350ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.350ns (8.351ns logic, 19.999ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.314ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.314ns (8.614ns logic, 19.700ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  11.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.310ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.310ns (8.355ns logic, 19.955ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.305ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.305ns (8.614ns logic, 19.691ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  11.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.301ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.301ns (8.355ns logic, 19.946ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.247ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X11Y33.C6      net (fanout=101)      1.210   snake/M_snake_fsm_alu_b[10]
    SLICE_X11Y33.C       Tilo                  0.259   snake/Sh33
                                                       snake/snake_fsm/alu_a<0>LogicTrst
    DSP48_X0Y7.B0        net (fanout=12)       1.296   snake/M_snake_fsm_alu_a[0]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.247ns (8.614ns logic, 19.633ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  11.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.243ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X11Y33.C6      net (fanout=101)      1.210   snake/M_snake_fsm_alu_b[10]
    SLICE_X11Y33.C       Tilo                  0.259   snake/Sh33
                                                       snake/snake_fsm/alu_a<0>LogicTrst
    DSP48_X0Y7.B0        net (fanout=12)       1.296   snake/M_snake_fsm_alu_a[0]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.243ns (8.355ns logic, 19.888ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.238ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X11Y33.C6      net (fanout=101)      1.210   snake/M_snake_fsm_alu_b[10]
    SLICE_X11Y33.C       Tilo                  0.259   snake/Sh33
                                                       snake/snake_fsm/alu_a<0>LogicTrst
    DSP48_X0Y7.B0        net (fanout=12)       1.296   snake/M_snake_fsm_alu_a[0]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.238ns (8.614ns logic, 19.624ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  11.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.234ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X11Y33.C6      net (fanout=101)      1.210   snake/M_snake_fsm_alu_b[10]
    SLICE_X11Y33.C       Tilo                  0.259   snake/Sh33
                                                       snake/snake_fsm/alu_a<0>LogicTrst
    DSP48_X0Y7.B0        net (fanout=12)       1.296   snake/M_snake_fsm_alu_a[0]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.234ns (8.355ns logic, 19.879ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.227ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X7Y30.D2       net (fanout=101)      1.894   snake/M_snake_fsm_alu_b[10]
    SLICE_X7Y30.D        Tilo                  0.259   snake/M_snake_fsm_alu_a[4]
                                                       snake/snake_fsm/alu_a<4>LogicTrst
    DSP48_X0Y7.B4        net (fanout=10)       0.592   snake/M_snake_fsm_alu_a[4]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.227ns (8.614ns logic, 19.613ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  11.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.223ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X7Y30.D2       net (fanout=101)      1.894   snake/M_snake_fsm_alu_b[10]
    SLICE_X7Y30.D        Tilo                  0.259   snake/M_snake_fsm_alu_a[4]
                                                       snake/snake_fsm/alu_a<4>LogicTrst
    DSP48_X0Y7.B4        net (fanout=10)       0.592   snake/M_snake_fsm_alu_a[4]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.223ns (8.355ns logic, 19.868ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.218ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X7Y30.D2       net (fanout=101)      1.894   snake/M_snake_fsm_alu_b[10]
    SLICE_X7Y30.D        Tilo                  0.259   snake/M_snake_fsm_alu_a[4]
                                                       snake/snake_fsm/alu_a<4>LogicTrst
    DSP48_X0Y7.B4        net (fanout=10)       0.592   snake/M_snake_fsm_alu_a[4]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.218ns (8.614ns logic, 19.604ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  11.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.214ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X7Y30.D2       net (fanout=101)      1.894   snake/M_snake_fsm_alu_b[10]
    SLICE_X7Y30.D        Tilo                  0.259   snake/M_snake_fsm_alu_a[4]
                                                       snake/snake_fsm/alu_a<4>LogicTrst
    DSP48_X0Y7.B4        net (fanout=10)       0.592   snake/M_snake_fsm_alu_a[4]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.214ns (8.355ns logic, 19.859ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.077ns (Levels of Logic = 17)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.077ns (8.681ns logic, 19.396ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  11.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.073ns (Levels of Logic = 16)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.073ns (8.422ns logic, 19.651ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  11.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.068ns (Levels of Logic = 17)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.068ns (8.681ns logic, 19.387ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  11.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.064ns (Levels of Logic = 16)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.064ns (8.422ns logic, 19.642ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  11.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd5 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.093ns (Levels of Logic = 15)
  Clock Path Skew:      0.042ns (0.697 - 0.655)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd5 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd9
                                                       snake/snake_fsm/M_state_q_FSM_FFd5
    SLICE_X18Y40.D4      net (fanout=113)      1.796   snake/snake_fsm/M_state_q_FSM_FFd5
    SLICE_X18Y40.DMUX    Topdd                 0.466   snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1
                                                       snake/snake_fsm/M_state_q_FSM_FFd5_rt
                                                       snake/snake_fsm/direction_lut_dir_state<0>LogicTrst_cy
    SLICE_X6Y33.D2       net (fanout=1)        1.962   snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1
    SLICE_X6Y33.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[0]
                                                       snake/snake_fsm/direction_lut_dir_state<0>LogicTrst_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X2Y37.A5       net (fanout=6)        1.023   snake/M_snake_fsm_direction_lut_dir_state[0]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.093ns (8.299ns logic, 19.794ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd5 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.084ns (Levels of Logic = 15)
  Clock Path Skew:      0.042ns (0.697 - 0.655)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd5 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd9
                                                       snake/snake_fsm/M_state_q_FSM_FFd5
    SLICE_X18Y40.D4      net (fanout=113)      1.796   snake/snake_fsm/M_state_q_FSM_FFd5
    SLICE_X18Y40.DMUX    Topdd                 0.466   snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1
                                                       snake/snake_fsm/M_state_q_FSM_FFd5_rt
                                                       snake/snake_fsm/direction_lut_dir_state<0>LogicTrst_cy
    SLICE_X6Y33.D2       net (fanout=1)        1.962   snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1
    SLICE_X6Y33.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[0]
                                                       snake/snake_fsm/direction_lut_dir_state<0>LogicTrst_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X2Y37.A5       net (fanout=6)        1.023   snake/M_snake_fsm_direction_lut_dir_state[0]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y35.C3      net (fanout=101)      1.162   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y35.C       Tilo                  0.255   snake/N160
                                                       snake/snake_fsm/alu_a<7>LogicTrst
    DSP48_X0Y7.B7        net (fanout=11)       1.464   snake/M_snake_fsm_alu_a[7]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.084ns (8.299ns logic, 19.785ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.092ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y29.A6      net (fanout=101)      0.607   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y29.A       Tilo                  0.254   snake/N176
                                                       snake/snake_fsm/alu_a<14>LogicTrst
    DSP48_X0Y7.B14       net (fanout=11)       1.749   snake/M_snake_fsm_alu_a[14]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.092ns (8.609ns logic, 19.483ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  11.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.088ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y29.A6      net (fanout=101)      0.607   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y29.A       Tilo                  0.254   snake/N176
                                                       snake/snake_fsm/alu_a<14>LogicTrst
    DSP48_X0Y7.B14       net (fanout=11)       1.749   snake/M_snake_fsm_alu_a[14]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.088ns (8.350ns logic, 19.738ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  11.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.028ns (Levels of Logic = 17)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.028ns (8.685ns logic, 19.343ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  11.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.024ns (Levels of Logic = 16)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.024ns (8.426ns logic, 19.598ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  11.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.083ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y29.A6      net (fanout=101)      0.607   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y29.A       Tilo                  0.254   snake/N176
                                                       snake/snake_fsm/alu_a<14>LogicTrst
    DSP48_X0Y7.B14       net (fanout=11)       1.749   snake/M_snake_fsm_alu_a[14]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.083ns (8.609ns logic, 19.474ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  11.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd12 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.079ns (Levels of Logic = 16)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd12 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B1       net (fanout=32)       1.929   snake/snake_fsm/M_state_q_FSM_FFd12
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X12Y29.A6      net (fanout=101)      0.607   snake/M_snake_fsm_alu_b[10]
    SLICE_X12Y29.A       Tilo                  0.254   snake/N176
                                                       snake/snake_fsm/alu_a<14>LogicTrst
    DSP48_X0Y7.B14       net (fanout=11)       1.749   snake/M_snake_fsm_alu_a[14]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.079ns (8.350ns logic, 19.729ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  11.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/Maddsub_n2392 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      28.079ns (Levels of Logic = 17)
  Clock Path Skew:      0.067ns (0.785 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/Maddsub_n2392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X6Y30.D4       net (fanout=101)      1.648   snake/M_snake_fsm_alu_b[10]
    SLICE_X6Y30.D        Tilo                  0.235   snake/M_snake_fsm_alu_a[5]
                                                       snake/snake_fsm/alu_a<5>LogicTrst
    DSP48_X0Y7.B5        net (fanout=12)       0.714   snake/M_snake_fsm_alu_a[5]
    DSP48_X0Y7.M8        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X9Y28.D3       net (fanout=1)        0.830   snake/alu/add/n0023[8]
    SLICE_X9Y28.D        Tilo                  0.259   snake/alu/M_add_out[8]
                                                       snake/alu/add/Mmux_sum151
    SLICE_X9Y30.D1       net (fanout=2)        1.658   snake/alu/M_add_out[8]
    SLICE_X9Y30.D        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu303
    SLICE_X9Y30.C6       net (fanout=3)        0.161   snake/M_alu_alu[8]
    SLICE_X9Y30.C        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91
    SLICE_X7Y32.A4       net (fanout=3)        0.832   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.C1       net (fanout=6)        1.202   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y3.C4        net (fanout=1)        0.891   snake/snake_fsm/M_vram_refresh_ctr_d[4]
    DSP48_X0Y3.CLK       Tdspdck_C_CREG        0.121   snake/snake_fsm/Maddsub_n2392
                                                       snake/snake_fsm/Maddsub_n2392
    -------------------------------------------------  ---------------------------
    Total                                     28.079ns (8.590ns logic, 19.489ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  11.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/snake_fsm/M_state_q_FSM_FFd10 (FF)
  Destination:          snake/snake_fsm/M_vram_refresh_ctr_q_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      28.019ns (Levels of Logic = 17)
  Clock Path Skew:      0.008ns (0.726 - 0.718)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/snake_fsm/M_state_q_FSM_FFd10 to snake/snake_fsm/M_vram_refresh_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   snake/snake_fsm/M_state_q_FSM_FFd13
                                                       snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A4       net (fanout=39)       1.524   snake/snake_fsm/M_state_q_FSM_FFd10
    SLICE_X7Y31.A        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31
    SLICE_X7Y31.B6       net (fanout=2)        0.150   snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3
    SLICE_X7Y31.B        Tilo                  0.259   snake/M_state_q_FSM_FFd11
                                                       snake/snake_fsm/M_state_q_M_vram_refresh_d111
    SLICE_X3Y36.A4       net (fanout=4)        1.248   snake/snake_fsm/M_state_q_M_vram_refresh_d11
    SLICE_X3Y36.A        Tilo                  0.259   snake/travel_dir<3>3
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11
    SLICE_X2Y36.D2       net (fanout=9)        0.796   snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1
    SLICE_X2Y36.D        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[2]
                                                       snake/snake_fsm/direction_lut_dir_state<2>LogicTrst1
    SLICE_X2Y37.A2       net (fanout=5)        1.022   snake/M_snake_fsm_direction_lut_dir_state[2]
    SLICE_X2Y37.A        Tilo                  0.235   snake/M_snake_fsm_direction_lut_dir_state[4]
                                                       snake/direction_lut/travel_dir<1>211
    SLICE_X3Y37.B4       net (fanout=2)        0.813   snake/direction_lut/travel_dir<1>21
    SLICE_X3Y37.B        Tilo                  0.259   snake/snake_fsm/M_direction_q[3]
                                                       snake/direction_lut/travel_dir<1>1
    SLICE_X12Y27.A6      net (fanout=17)       2.938   snake/M_direction_lut_travel_dir[3]
    SLICE_X12Y27.A       Tilo                  0.254   snake/Sh43
                                                       snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1
    SLICE_X13Y34.C3      net (fanout=101)      1.113   snake/M_snake_fsm_alu_b[10]
    SLICE_X13Y34.C       Tilo                  0.259   snake/snake_fsm/N148
                                                       snake/snake_fsm/alu_a<1>LogicTrst
    DSP48_X0Y7.B1        net (fanout=12)       1.460   snake/M_snake_fsm_alu_a[1]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B3      net (fanout=1)        0.851   snake/alu/add/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/M_add_out[12]
                                                       snake/alu/add/Mmux_sum141
    SLICE_X9Y30.A6       net (fanout=2)        0.601   snake/alu/M_add_out[7]
    SLICE_X9Y30.A        Tilo                  0.259   snake/snake_fsm/M_r1_q[8]
                                                       snake/alu/Mmux_alu283
    SLICE_X7Y32.B3       net (fanout=3)        1.776   snake/M_alu_alu[7]
    SLICE_X7Y32.B        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81
    SLICE_X7Y32.A5       net (fanout=3)        0.244   snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]
    SLICE_X7Y32.A        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0
    SLICE_X7Y32.C2       net (fanout=1)        0.530   snake/snake_fsm/N138
    SLICE_X7Y32.C        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1
    SLICE_X7Y32.D5       net (fanout=5)        0.257   snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o
    SLICE_X7Y32.D        Tilo                  0.259   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.D1       net (fanout=2)        2.275   snake/snake_fsm/M_vram_refresh_ctr_d<11>11
    SLICE_X3Y17.DMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[0]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<0>21
    SLICE_X7Y16.B3       net (fanout=6)        1.052   snake/snake_fsm/M_vram_refresh_ctr_d<0>2
    SLICE_X7Y16.BMUX     Tilo                  0.337   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_d<3>1
    SLICE_X7Y16.AX       net (fanout=2)        0.684   snake/snake_fsm/M_vram_refresh_ctr_d[3]
    SLICE_X7Y16.CLK      Tdick                 0.114   snake/snake_fsm/M_vram_refresh_ctr_q[5]
                                                       snake/snake_fsm/M_vram_refresh_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     28.019ns (8.685ns logic, 19.334ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: snake/game_ram/Mram_ram/CLKA
  Logical resource: snake/game_ram/Mram_ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkgen/clkout2_buf/I0
  Logical resource: clkgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK0
  Logical resource: vga/oddr/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.960ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK1
  Logical resource: vga/oddr/CK1
  Location pin: OLOGIC_X9Y2.CLK1
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_down_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[3]/CLK
  Logical resource: b_left_a_button/M_ctr_q_0/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[3]/CLK
  Logical resource: b_left_a_button/M_ctr_q_1/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[3]/CLK
  Logical resource: b_left_a_button/M_ctr_q_2/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[3]/CLK
  Logical resource: b_left_a_button/M_ctr_q_3/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[7]/CLK
  Logical resource: b_left_a_button/M_ctr_q_4/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[7]/CLK
  Logical resource: b_left_a_button/M_ctr_q_5/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[7]/CLK
  Logical resource: b_left_a_button/M_ctr_q_6/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[7]/CLK
  Logical resource: b_left_a_button/M_ctr_q_7/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[11]/CLK
  Logical resource: b_left_a_button/M_ctr_q_8/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[11]/CLK
  Logical resource: b_left_a_button/M_ctr_q_9/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[11]/CLK
  Logical resource: b_left_a_button/M_ctr_q_10/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[11]/CLK
  Logical resource: b_left_a_button/M_ctr_q_11/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[15]/CLK
  Logical resource: b_left_a_button/M_ctr_q_12/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_left_a_button/M_ctr_q[15]/CLK
  Logical resource: b_left_a_button/M_ctr_q_13/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     14.241ns|            0|            0|            0|    109463839|
| TS_clkgen_clkdv               |     40.000ns|     28.481ns|          N/A|            0|            0|    109463839|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.481|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 109463839 paths, 0 nets, and 5527 connections

Design statistics:
   Minimum period:  28.481ns{1}   (Maximum frequency:  35.111MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 14 05:36:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4611 MB



