// Seed: 1364531338
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_4;
  tri0 id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10
);
  wire id_12, id_13, id_14, id_15;
  wire id_16;
  assign id_7 = id_6;
  module_0(
      id_16, id_13, id_15
  );
endmodule
