# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" \
"../../../../mccompFPGA.srcs/sources_1/new/dff128.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" \
"../../../../../../3rd Party IP/jtaglet/jtaglet/ff_sync.v" \
"../../../../mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" \
"../../../../../../3rd Party IP/jtaglet/jtaglet/jtag_reg.v" \
"../../../../../../3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" \
"../../../../../../3rd Party IP/jtaglet/jtaglet.v" \
"../../../../mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" \
"../../../../mccompFPGA.srcs/sources_1/new/mcgpio.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" \
"../../../../mccompFPGA.srcs/sources_1/new/seqram.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/Common/sigram.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" \
"../../../../../../Common/uram.v" \
"../../../../mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
