// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Mon Oct 28 11:05:25 2024
// Host        : XoiXoi running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,maxpool_CIF_0_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "maxpool_CIF_0_2,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (ap_clk,
    ap_rst_n,
    in_r_TVALID,
    in_r_TREADY,
    in_r_TDATA,
    out_r_TVALID,
    out_r_TREADY,
    out_r_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_r:out_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TVALID" *) input in_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TREADY" *) output in_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [63:0]in_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TVALID" *) output out_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TREADY" *) input out_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [63:0]out_r_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]in_r_TDATA;
  wire in_r_TREADY;
  wire in_r_TVALID;
  wire [63:0]out_r_TDATA;
  wire out_r_TREADY;
  wire out_r_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "52'b0000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "52'b0000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "52'b0000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "52'b0000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "52'b0000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "52'b0000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "52'b0000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "52'b0000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "52'b0000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "52'b0000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "52'b0000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "52'b0000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "52'b0000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "52'b0000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "52'b0000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "52'b0000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "52'b0000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "52'b0000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "52'b0000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "52'b0000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "52'b0000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "52'b0000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "52'b0000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "52'b0000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "52'b0000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "52'b0000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "52'b0000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "52'b0000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "52'b0000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "52'b0000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "52'b0000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "52'b0000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "52'b0000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "52'b0000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "52'b0000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "52'b0000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "52'b0000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "52'b0000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "52'b0000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "52'b0000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "52'b0000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "52'b0000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "52'b0000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "52'b0001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "52'b0000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "52'b0010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "52'b0100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "52'b1000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "52'b0000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "52'b0000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "52'b0000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "52'b0000000000000000000000000000000000000000000100000000" *) 
  bd_0_hls_inst_0_maxpool_CIF_0_2 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TVALID(in_r_TVALID),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TVALID(out_r_TVALID));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2" *) (* ap_ST_fsm_state1 = "52'b0000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "52'b0000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "52'b0000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "52'b0000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "52'b0000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "52'b0000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "52'b0000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "52'b0000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "52'b0000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "52'b0000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "52'b0000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "52'b0000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "52'b0000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "52'b0000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "52'b0000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "52'b0000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "52'b0000000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "52'b0000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "52'b0000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "52'b0000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "52'b0000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "52'b0000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "52'b0000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "52'b0000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "52'b0000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "52'b0000000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "52'b0000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "52'b0000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "52'b0000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "52'b0000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "52'b0000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "52'b0000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "52'b0000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "52'b0000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "52'b0000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "52'b0000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "52'b0000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "52'b0000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "52'b0000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "52'b0000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "52'b0000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "52'b0000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "52'b0000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "52'b0001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "52'b0000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "52'b0010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "52'b0100000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state52 = "52'b1000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "52'b0000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "52'b0000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "52'b0000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "52'b0000000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2
   (ap_clk,
    ap_rst_n,
    in_r_TDATA,
    in_r_TVALID,
    in_r_TREADY,
    out_r_TDATA,
    out_r_TVALID,
    out_r_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [63:0]in_r_TDATA;
  input in_r_TVALID;
  output in_r_TREADY;
  output [63:0]out_r_TDATA;
  output out_r_TVALID;
  input out_r_TREADY;

  wire [31:0]IFMCH_curr;
  wire IFMCH_curr0;
  wire [31:0]KER_bound_fu_682_p2;
  wire [31:0]KER_bound_reg_944;
  wire [31:0]KER_size_0_fu_626_p2;
  wire [31:0]KER_size_0_reg_886;
  wire [31:0]KER_size_1_fu_678_p2;
  wire [31:0]KER_size_1_reg_939;
  wire acc_U_n_35;
  wire acc_U_n_36;
  wire acc_U_n_37;
  wire acc_U_n_38;
  wire acc_U_n_39;
  wire acc_U_n_40;
  wire acc_U_n_41;
  wire acc_U_n_42;
  wire acc_U_n_43;
  wire acc_U_n_44;
  wire acc_U_n_45;
  wire acc_U_n_46;
  wire acc_U_n_47;
  wire acc_U_n_48;
  wire acc_U_n_49;
  wire acc_U_n_50;
  wire acc_U_n_51;
  wire acc_U_n_52;
  wire acc_U_n_53;
  wire acc_U_n_54;
  wire acc_U_n_55;
  wire acc_U_n_56;
  wire acc_U_n_57;
  wire acc_U_n_58;
  wire acc_U_n_59;
  wire acc_ce0;
  wire acc_ce1;
  wire [31:0]acc_q0;
  wire [31:1]add_ln155_1_fu_752_p2;
  wire [62:0]add_ln155_fu_727_p2;
  wire [62:0]add_ln155_reg_989;
  wire \add_ln155_reg_989_reg[12]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[12]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[12]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[12]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[16]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[16]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[16]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[16]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[20]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[20]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[20]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[20]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[24]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[24]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[24]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[24]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[28]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[28]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[28]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[28]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[32]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[32]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[32]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[32]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[36]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[36]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[36]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[36]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[40]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[40]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[40]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[40]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[44]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[44]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[44]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[44]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[48]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[48]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[48]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[48]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[4]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[4]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[4]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[4]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[52]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[52]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[52]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[52]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[56]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[56]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[56]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[56]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[60]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[60]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[60]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[60]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[62]_i_1_n_6 ;
  wire \add_ln155_reg_989_reg[8]_i_1_n_3 ;
  wire \add_ln155_reg_989_reg[8]_i_1_n_4 ;
  wire \add_ln155_reg_989_reg[8]_i_1_n_5 ;
  wire \add_ln155_reg_989_reg[8]_i_1_n_6 ;
  wire [31:0]add_ln157_fu_793_p2;
  wire [31:0]add_ln157_reg_1017;
  wire \add_ln157_reg_1017_reg[12]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[12]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[12]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[12]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[16]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[16]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[16]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[16]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[20]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[20]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[20]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[20]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[24]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[24]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[24]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[24]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[28]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[28]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[28]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[28]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[31]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[31]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[4]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[4]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[4]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[4]_i_1_n_6 ;
  wire \add_ln157_reg_1017_reg[8]_i_1_n_3 ;
  wire \add_ln157_reg_1017_reg[8]_i_1_n_4 ;
  wire \add_ln157_reg_1017_reg[8]_i_1_n_5 ;
  wire \add_ln157_reg_1017_reg[8]_i_1_n_6 ;
  wire [30:0]add_ln158_fu_816_p2;
  wire [30:0]add_ln158_reg_1027;
  wire \add_ln158_reg_1027[0]_i_10_n_3 ;
  wire \add_ln158_reg_1027[0]_i_11_n_3 ;
  wire \add_ln158_reg_1027[0]_i_12_n_3 ;
  wire \add_ln158_reg_1027[0]_i_13_n_3 ;
  wire \add_ln158_reg_1027[0]_i_14_n_3 ;
  wire \add_ln158_reg_1027[0]_i_15_n_3 ;
  wire \add_ln158_reg_1027[0]_i_4_n_3 ;
  wire \add_ln158_reg_1027[0]_i_5_n_3 ;
  wire \add_ln158_reg_1027[0]_i_6_n_3 ;
  wire \add_ln158_reg_1027[0]_i_8_n_3 ;
  wire \add_ln158_reg_1027[0]_i_9_n_3 ;
  wire \add_ln158_reg_1027[4]_i_4_n_3 ;
  wire \add_ln158_reg_1027[4]_i_5_n_3 ;
  wire \add_ln158_reg_1027_reg[0]_i_2_n_5 ;
  wire \add_ln158_reg_1027_reg[0]_i_2_n_6 ;
  wire \add_ln158_reg_1027_reg[0]_i_3_n_3 ;
  wire \add_ln158_reg_1027_reg[0]_i_3_n_4 ;
  wire \add_ln158_reg_1027_reg[0]_i_3_n_5 ;
  wire \add_ln158_reg_1027_reg[0]_i_3_n_6 ;
  wire \add_ln158_reg_1027_reg[0]_i_7_n_3 ;
  wire \add_ln158_reg_1027_reg[0]_i_7_n_4 ;
  wire \add_ln158_reg_1027_reg[0]_i_7_n_5 ;
  wire \add_ln158_reg_1027_reg[0]_i_7_n_6 ;
  wire \add_ln158_reg_1027_reg[12]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[12]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[12]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[12]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[16]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[16]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[16]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[16]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[20]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[20]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[20]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[20]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[24]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[24]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[24]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[24]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[28]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[28]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[28]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[28]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[30]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[4]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[4]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[4]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[4]_i_1_n_6 ;
  wire \add_ln158_reg_1027_reg[8]_i_1_n_3 ;
  wire \add_ln158_reg_1027_reg[8]_i_1_n_4 ;
  wire \add_ln158_reg_1027_reg[8]_i_1_n_5 ;
  wire \add_ln158_reg_1027_reg[8]_i_1_n_6 ;
  wire [0:0]add_ln171_fu_252_p2;
  wire [31:0]add_ln178_fu_315_p2;
  wire [4:0]address1;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [51:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm13_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_10;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]buf_1_q0;
  wire [31:0]buf_2_q0;
  wire buf_3_U_n_3;
  wire buf_3_U_n_36;
  wire buf_3_U_n_37;
  wire buf_3_U_n_38;
  wire buf_3_U_n_39;
  wire buf_3_U_n_40;
  wire buf_3_U_n_41;
  wire buf_3_U_n_42;
  wire buf_3_U_n_43;
  wire buf_3_U_n_44;
  wire buf_3_U_n_45;
  wire buf_3_U_n_46;
  wire buf_3_U_n_47;
  wire buf_3_U_n_48;
  wire buf_3_U_n_49;
  wire buf_3_U_n_50;
  wire buf_3_U_n_51;
  wire buf_3_U_n_52;
  wire buf_3_U_n_53;
  wire buf_3_U_n_54;
  wire buf_3_U_n_55;
  wire buf_3_U_n_56;
  wire buf_3_U_n_57;
  wire buf_3_U_n_58;
  wire buf_3_U_n_59;
  wire buf_3_U_n_60;
  wire buf_3_U_n_61;
  wire buf_3_U_n_62;
  wire buf_3_U_n_63;
  wire buf_3_U_n_64;
  wire buf_3_U_n_65;
  wire buf_3_U_n_66;
  wire [31:0]buf_3_q0;
  wire [31:0]buf_4_q0;
  wire [31:0]buf_5_q0;
  wire [31:0]buf_6_q0;
  wire buf_7_U_n_3;
  wire buf_7_U_n_36;
  wire buf_7_U_n_37;
  wire buf_7_U_n_38;
  wire buf_7_U_n_39;
  wire buf_7_U_n_40;
  wire buf_7_U_n_41;
  wire buf_7_U_n_42;
  wire buf_7_U_n_43;
  wire buf_7_U_n_44;
  wire buf_7_U_n_45;
  wire buf_7_U_n_46;
  wire buf_7_U_n_47;
  wire buf_7_U_n_48;
  wire buf_7_U_n_49;
  wire buf_7_U_n_50;
  wire buf_7_U_n_51;
  wire buf_7_U_n_52;
  wire buf_7_U_n_53;
  wire buf_7_U_n_54;
  wire buf_7_U_n_55;
  wire buf_7_U_n_56;
  wire buf_7_U_n_57;
  wire buf_7_U_n_58;
  wire buf_7_U_n_59;
  wire buf_7_U_n_60;
  wire buf_7_U_n_61;
  wire buf_7_U_n_62;
  wire buf_7_U_n_63;
  wire buf_7_U_n_64;
  wire buf_7_U_n_65;
  wire buf_7_U_n_66;
  wire [31:0]buf_7_q0;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire buf_ce0;
  wire [31:0]buf_q0;
  wire [62:16]buff0_reg__1;
  wire [62:16]buff0_reg__1_11;
  wire cmp130_not29_fu_763_p2;
  wire cmp130_not_mid1_fu_758_p2;
  wire cmp132_not_fu_822_p2;
  wire cmp132_not_reg_1032;
  wire \cmp132_not_reg_1032[0]_i_10_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_11_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_12_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_13_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_14_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_3_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_4_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_5_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_7_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_8_n_3 ;
  wire \cmp132_not_reg_1032[0]_i_9_n_3 ;
  wire \cmp132_not_reg_1032_reg[0]_i_1_n_5 ;
  wire \cmp132_not_reg_1032_reg[0]_i_1_n_6 ;
  wire \cmp132_not_reg_1032_reg[0]_i_2_n_3 ;
  wire \cmp132_not_reg_1032_reg[0]_i_2_n_4 ;
  wire \cmp132_not_reg_1032_reg[0]_i_2_n_5 ;
  wire \cmp132_not_reg_1032_reg[0]_i_2_n_6 ;
  wire \cmp132_not_reg_1032_reg[0]_i_6_n_3 ;
  wire \cmp132_not_reg_1032_reg[0]_i_6_n_4 ;
  wire \cmp132_not_reg_1032_reg[0]_i_6_n_5 ;
  wire \cmp132_not_reg_1032_reg[0]_i_6_n_6 ;
  wire [31:0]d1;
  wire [30:0]grp_fu_569_p0;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_n_10;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_n_11;
  wire [4:4]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_10;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_11;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_21;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_22;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_23;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_24;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_25;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_26;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_27;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_28;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_29;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_30;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_31;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_32;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_33;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_34;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_35;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_36;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_37;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_38;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_39;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_40;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_41;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_42;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_43;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_44;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_45;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_46;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_47;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_48;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_49;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_5;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_50;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_51;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_52;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_53;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_6;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_7;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_8;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_n_20;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_n_58;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_13;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_14;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_15;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_16;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_17;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_18;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_19;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_20;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_21;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_27;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_28;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_29;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_30;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_31;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_32;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_33;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_34;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_35;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_36;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_37;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_38;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_39;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_40;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_41;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_42;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_43;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_44;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_45;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_46;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_47;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_48;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_49;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_50;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_51;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_52;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_53;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_54;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_55;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_56;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_61;
  wire [32:32]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_4;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_7;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_8;
  wire [63:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA;
  wire \icmp_ln153_reg_882[0]_i_1_n_3 ;
  wire \icmp_ln153_reg_882[0]_i_2_n_3 ;
  wire \icmp_ln153_reg_882_reg_n_3_[0] ;
  wire icmp_ln155_fu_722_p2;
  wire icmp_ln157_fu_788_p2;
  wire icmp_ln160_fu_138_p22_in;
  wire [63:0]in_r_TDATA;
  wire [63:0]in_r_TDATA_int_regslice;
  wire in_r_TREADY;
  wire in_r_TVALID;
  wire in_r_TVALID_int_regslice;
  wire [62:0]indvar_flatten20_fu_198;
  wire indvar_flatten6_reg_482;
  wire \indvar_flatten6_reg_482_reg_n_3_[0] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[10] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[11] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[12] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[13] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[14] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[15] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[16] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[17] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[18] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[19] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[1] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[20] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[21] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[22] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[23] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[24] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[25] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[26] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[27] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[28] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[29] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[2] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[30] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[31] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[3] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[4] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[5] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[6] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[7] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[8] ;
  wire \indvar_flatten6_reg_482_reg_n_3_[9] ;
  wire mul_31ns_32ns_63_2_1_U45_n_3;
  wire mul_31ns_32ns_63_2_1_U45_n_4;
  wire mul_31ns_32ns_63_2_1_U45_n_5;
  wire mul_31ns_32ns_63_2_1_U45_n_54;
  wire mul_31ns_32ns_63_2_1_U45_n_55;
  wire mul_31ns_32ns_63_2_1_U45_n_56;
  wire mul_31ns_32ns_63_2_1_U45_n_57;
  wire mul_31ns_32ns_63_2_1_U45_n_58;
  wire mul_31ns_32ns_63_2_1_U45_n_59;
  wire mul_31ns_32ns_63_2_1_U45_n_6;
  wire mul_31ns_32ns_63_2_1_U45_n_60;
  wire mul_31ns_32ns_63_2_1_U45_n_61;
  wire mul_31ns_32ns_63_2_1_U45_n_62;
  wire mul_31ns_32ns_63_2_1_U45_n_63;
  wire mul_31ns_32ns_63_2_1_U45_n_64;
  wire mul_31ns_32ns_63_2_1_U45_n_65;
  wire mul_31ns_32ns_63_2_1_U45_n_66;
  wire mul_31ns_32ns_63_2_1_U45_n_67;
  wire mul_31ns_32ns_63_2_1_U45_n_68;
  wire mul_31ns_32ns_63_2_1_U45_n_69;
  wire mul_32ns_31ns_63_2_1_U46_n_50;
  wire mul_32ns_31ns_63_2_1_U46_n_51;
  wire mul_32ns_31ns_63_2_1_U46_n_52;
  wire mul_32ns_31ns_63_2_1_U46_n_53;
  wire mul_32ns_31ns_63_2_1_U46_n_54;
  wire mul_32ns_31ns_63_2_1_U46_n_55;
  wire mul_32ns_31ns_63_2_1_U46_n_56;
  wire mul_32ns_31ns_63_2_1_U46_n_57;
  wire mul_32ns_31ns_63_2_1_U46_n_58;
  wire mul_32ns_31ns_63_2_1_U46_n_59;
  wire mul_32ns_31ns_63_2_1_U46_n_60;
  wire mul_32ns_31ns_63_2_1_U46_n_61;
  wire mul_32ns_31ns_63_2_1_U46_n_62;
  wire mul_32ns_31ns_63_2_1_U46_n_63;
  wire mul_32ns_31ns_63_2_1_U46_n_64;
  wire mul_32ns_31ns_63_2_1_U46_n_65;
  wire [62:0]mul_ln154_1_reg_981;
  wire [62:0]mul_ln154_reg_976;
  wire [31:0]num_img_fu_194;
  wire [63:0]out_r_TDATA;
  wire [63:0]out_r_TDATA_int_regslice;
  wire out_r_TREADY;
  wire out_r_TREADY_int_regslice;
  wire out_r_TVALID;
  wire out_r_TVALID_int_regslice;
  wire [4:0]outch_fu_114;
  wire p_0_in;
  wire p_0_in0_out;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire [30:0]pool_out_bound_reg_912;
  wire regslice_both_in_r_U_n_3;
  wire regslice_both_out_r_U_apdone_blk;
  wire regslice_both_out_r_U_n_10;
  wire regslice_both_out_r_U_n_3;
  wire select_ln155_1_fu_768_p3;
  wire select_ln155_1_reg_999;
  wire \select_ln155_1_reg_999[0]_i_10_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_11_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_13_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_14_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_15_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_16_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_18_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_19_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_20_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_21_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_22_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_23_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_24_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_25_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_26_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_27_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_28_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_29_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_5_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_6_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_7_n_3 ;
  wire \select_ln155_1_reg_999[0]_i_9_n_3 ;
  wire \select_ln155_1_reg_999_reg[0]_i_12_n_3 ;
  wire \select_ln155_1_reg_999_reg[0]_i_12_n_4 ;
  wire \select_ln155_1_reg_999_reg[0]_i_12_n_5 ;
  wire \select_ln155_1_reg_999_reg[0]_i_12_n_6 ;
  wire \select_ln155_1_reg_999_reg[0]_i_17_n_3 ;
  wire \select_ln155_1_reg_999_reg[0]_i_17_n_4 ;
  wire \select_ln155_1_reg_999_reg[0]_i_17_n_5 ;
  wire \select_ln155_1_reg_999_reg[0]_i_17_n_6 ;
  wire \select_ln155_1_reg_999_reg[0]_i_2_n_5 ;
  wire \select_ln155_1_reg_999_reg[0]_i_2_n_6 ;
  wire \select_ln155_1_reg_999_reg[0]_i_3_n_5 ;
  wire \select_ln155_1_reg_999_reg[0]_i_3_n_6 ;
  wire \select_ln155_1_reg_999_reg[0]_i_4_n_3 ;
  wire \select_ln155_1_reg_999_reg[0]_i_4_n_4 ;
  wire \select_ln155_1_reg_999_reg[0]_i_4_n_5 ;
  wire \select_ln155_1_reg_999_reg[0]_i_4_n_6 ;
  wire \select_ln155_1_reg_999_reg[0]_i_8_n_3 ;
  wire \select_ln155_1_reg_999_reg[0]_i_8_n_4 ;
  wire \select_ln155_1_reg_999_reg[0]_i_8_n_5 ;
  wire \select_ln155_1_reg_999_reg[0]_i_8_n_6 ;
  wire [31:0]select_ln155_2_fu_776_p3;
  wire [31:0]select_ln155_2_reg_1004;
  wire \select_ln155_2_reg_1004[31]_i_10_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_11_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_12_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_13_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_14_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_15_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_16_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_5_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_6_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_7_n_3 ;
  wire \select_ln155_2_reg_1004[31]_i_9_n_3 ;
  wire \select_ln155_2_reg_1004_reg[12]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[12]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[12]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[12]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[16]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[16]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[16]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[16]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[20]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[20]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[20]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[20]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[24]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[24]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[24]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[24]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[28]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[28]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[28]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[28]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_3_n_5 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_3_n_6 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_4_n_3 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_4_n_4 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_4_n_5 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_4_n_6 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_8_n_3 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_8_n_4 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_8_n_5 ;
  wire \select_ln155_2_reg_1004_reg[31]_i_8_n_6 ;
  wire \select_ln155_2_reg_1004_reg[4]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[4]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[4]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[4]_i_2_n_6 ;
  wire \select_ln155_2_reg_1004_reg[8]_i_2_n_3 ;
  wire \select_ln155_2_reg_1004_reg[8]_i_2_n_4 ;
  wire \select_ln155_2_reg_1004_reg[8]_i_2_n_5 ;
  wire \select_ln155_2_reg_1004_reg[8]_i_2_n_6 ;
  wire [2:0]select_ln157_fu_804_p3;
  wire [30:3]select_ln157_fu_804_p3__0;
  wire [31:0]sub131_fu_694_p2;
  wire [31:0]sub131_reg_955;
  wire \sub131_reg_955[12]_i_2_n_3 ;
  wire \sub131_reg_955[12]_i_3_n_3 ;
  wire \sub131_reg_955[12]_i_4_n_3 ;
  wire \sub131_reg_955[12]_i_5_n_3 ;
  wire \sub131_reg_955[16]_i_2_n_3 ;
  wire \sub131_reg_955[16]_i_3_n_3 ;
  wire \sub131_reg_955[16]_i_4_n_3 ;
  wire \sub131_reg_955[16]_i_5_n_3 ;
  wire \sub131_reg_955[20]_i_2_n_3 ;
  wire \sub131_reg_955[20]_i_3_n_3 ;
  wire \sub131_reg_955[20]_i_4_n_3 ;
  wire \sub131_reg_955[20]_i_5_n_3 ;
  wire \sub131_reg_955[24]_i_2_n_3 ;
  wire \sub131_reg_955[24]_i_3_n_3 ;
  wire \sub131_reg_955[24]_i_4_n_3 ;
  wire \sub131_reg_955[24]_i_5_n_3 ;
  wire \sub131_reg_955[28]_i_2_n_3 ;
  wire \sub131_reg_955[28]_i_3_n_3 ;
  wire \sub131_reg_955[28]_i_4_n_3 ;
  wire \sub131_reg_955[28]_i_5_n_3 ;
  wire \sub131_reg_955[31]_i_2_n_3 ;
  wire \sub131_reg_955[31]_i_3_n_3 ;
  wire \sub131_reg_955[4]_i_2_n_3 ;
  wire \sub131_reg_955[4]_i_3_n_3 ;
  wire \sub131_reg_955[4]_i_4_n_3 ;
  wire \sub131_reg_955[4]_i_5_n_3 ;
  wire \sub131_reg_955[8]_i_2_n_3 ;
  wire \sub131_reg_955[8]_i_3_n_3 ;
  wire \sub131_reg_955[8]_i_4_n_3 ;
  wire \sub131_reg_955[8]_i_5_n_3 ;
  wire \sub131_reg_955_reg[12]_i_1_n_3 ;
  wire \sub131_reg_955_reg[12]_i_1_n_4 ;
  wire \sub131_reg_955_reg[12]_i_1_n_5 ;
  wire \sub131_reg_955_reg[12]_i_1_n_6 ;
  wire \sub131_reg_955_reg[16]_i_1_n_3 ;
  wire \sub131_reg_955_reg[16]_i_1_n_4 ;
  wire \sub131_reg_955_reg[16]_i_1_n_5 ;
  wire \sub131_reg_955_reg[16]_i_1_n_6 ;
  wire \sub131_reg_955_reg[20]_i_1_n_3 ;
  wire \sub131_reg_955_reg[20]_i_1_n_4 ;
  wire \sub131_reg_955_reg[20]_i_1_n_5 ;
  wire \sub131_reg_955_reg[20]_i_1_n_6 ;
  wire \sub131_reg_955_reg[24]_i_1_n_3 ;
  wire \sub131_reg_955_reg[24]_i_1_n_4 ;
  wire \sub131_reg_955_reg[24]_i_1_n_5 ;
  wire \sub131_reg_955_reg[24]_i_1_n_6 ;
  wire \sub131_reg_955_reg[28]_i_1_n_3 ;
  wire \sub131_reg_955_reg[28]_i_1_n_4 ;
  wire \sub131_reg_955_reg[28]_i_1_n_5 ;
  wire \sub131_reg_955_reg[28]_i_1_n_6 ;
  wire \sub131_reg_955_reg[31]_i_1_n_5 ;
  wire \sub131_reg_955_reg[31]_i_1_n_6 ;
  wire \sub131_reg_955_reg[4]_i_1_n_3 ;
  wire \sub131_reg_955_reg[4]_i_1_n_4 ;
  wire \sub131_reg_955_reg[4]_i_1_n_5 ;
  wire \sub131_reg_955_reg[4]_i_1_n_6 ;
  wire \sub131_reg_955_reg[8]_i_1_n_3 ;
  wire \sub131_reg_955_reg[8]_i_1_n_4 ;
  wire \sub131_reg_955_reg[8]_i_1_n_5 ;
  wire \sub131_reg_955_reg[8]_i_1_n_6 ;
  wire [31:0]sub137_fu_700_p2;
  wire [31:0]sub137_reg_961;
  wire \sub137_reg_961[12]_i_2_n_3 ;
  wire \sub137_reg_961[12]_i_3_n_3 ;
  wire \sub137_reg_961[12]_i_4_n_3 ;
  wire \sub137_reg_961[12]_i_5_n_3 ;
  wire \sub137_reg_961[16]_i_2_n_3 ;
  wire \sub137_reg_961[16]_i_3_n_3 ;
  wire \sub137_reg_961[16]_i_4_n_3 ;
  wire \sub137_reg_961[16]_i_5_n_3 ;
  wire \sub137_reg_961[20]_i_2_n_3 ;
  wire \sub137_reg_961[20]_i_3_n_3 ;
  wire \sub137_reg_961[20]_i_4_n_3 ;
  wire \sub137_reg_961[20]_i_5_n_3 ;
  wire \sub137_reg_961[24]_i_2_n_3 ;
  wire \sub137_reg_961[24]_i_3_n_3 ;
  wire \sub137_reg_961[24]_i_4_n_3 ;
  wire \sub137_reg_961[24]_i_5_n_3 ;
  wire \sub137_reg_961[28]_i_2_n_3 ;
  wire \sub137_reg_961[28]_i_3_n_3 ;
  wire \sub137_reg_961[28]_i_4_n_3 ;
  wire \sub137_reg_961[28]_i_5_n_3 ;
  wire \sub137_reg_961[31]_i_2_n_3 ;
  wire \sub137_reg_961[31]_i_3_n_3 ;
  wire \sub137_reg_961[31]_i_4_n_3 ;
  wire \sub137_reg_961[4]_i_2_n_3 ;
  wire \sub137_reg_961[4]_i_3_n_3 ;
  wire \sub137_reg_961[4]_i_4_n_3 ;
  wire \sub137_reg_961[4]_i_5_n_3 ;
  wire \sub137_reg_961[8]_i_2_n_3 ;
  wire \sub137_reg_961[8]_i_3_n_3 ;
  wire \sub137_reg_961[8]_i_4_n_3 ;
  wire \sub137_reg_961[8]_i_5_n_3 ;
  wire \sub137_reg_961_reg[12]_i_1_n_3 ;
  wire \sub137_reg_961_reg[12]_i_1_n_4 ;
  wire \sub137_reg_961_reg[12]_i_1_n_5 ;
  wire \sub137_reg_961_reg[12]_i_1_n_6 ;
  wire \sub137_reg_961_reg[16]_i_1_n_3 ;
  wire \sub137_reg_961_reg[16]_i_1_n_4 ;
  wire \sub137_reg_961_reg[16]_i_1_n_5 ;
  wire \sub137_reg_961_reg[16]_i_1_n_6 ;
  wire \sub137_reg_961_reg[20]_i_1_n_3 ;
  wire \sub137_reg_961_reg[20]_i_1_n_4 ;
  wire \sub137_reg_961_reg[20]_i_1_n_5 ;
  wire \sub137_reg_961_reg[20]_i_1_n_6 ;
  wire \sub137_reg_961_reg[24]_i_1_n_3 ;
  wire \sub137_reg_961_reg[24]_i_1_n_4 ;
  wire \sub137_reg_961_reg[24]_i_1_n_5 ;
  wire \sub137_reg_961_reg[24]_i_1_n_6 ;
  wire \sub137_reg_961_reg[28]_i_1_n_3 ;
  wire \sub137_reg_961_reg[28]_i_1_n_4 ;
  wire \sub137_reg_961_reg[28]_i_1_n_5 ;
  wire \sub137_reg_961_reg[28]_i_1_n_6 ;
  wire \sub137_reg_961_reg[31]_i_1_n_5 ;
  wire \sub137_reg_961_reg[31]_i_1_n_6 ;
  wire \sub137_reg_961_reg[4]_i_1_n_3 ;
  wire \sub137_reg_961_reg[4]_i_1_n_4 ;
  wire \sub137_reg_961_reg[4]_i_1_n_5 ;
  wire \sub137_reg_961_reg[4]_i_1_n_6 ;
  wire \sub137_reg_961_reg[8]_i_1_n_3 ;
  wire \sub137_reg_961_reg[8]_i_1_n_4 ;
  wire \sub137_reg_961_reg[8]_i_1_n_5 ;
  wire \sub137_reg_961_reg[8]_i_1_n_6 ;
  wire [31:0]sub_fu_689_p2;
  wire [31:0]sub_reg_949;
  wire \sub_reg_949[12]_i_2_n_3 ;
  wire \sub_reg_949[12]_i_3_n_3 ;
  wire \sub_reg_949[12]_i_4_n_3 ;
  wire \sub_reg_949[12]_i_5_n_3 ;
  wire \sub_reg_949[16]_i_2_n_3 ;
  wire \sub_reg_949[16]_i_3_n_3 ;
  wire \sub_reg_949[16]_i_4_n_3 ;
  wire \sub_reg_949[16]_i_5_n_3 ;
  wire \sub_reg_949[20]_i_2_n_3 ;
  wire \sub_reg_949[20]_i_3_n_3 ;
  wire \sub_reg_949[20]_i_4_n_3 ;
  wire \sub_reg_949[20]_i_5_n_3 ;
  wire \sub_reg_949[24]_i_2_n_3 ;
  wire \sub_reg_949[24]_i_3_n_3 ;
  wire \sub_reg_949[24]_i_4_n_3 ;
  wire \sub_reg_949[24]_i_5_n_3 ;
  wire \sub_reg_949[28]_i_2_n_3 ;
  wire \sub_reg_949[28]_i_3_n_3 ;
  wire \sub_reg_949[28]_i_4_n_3 ;
  wire \sub_reg_949[28]_i_5_n_3 ;
  wire \sub_reg_949[31]_i_2_n_3 ;
  wire \sub_reg_949[31]_i_3_n_3 ;
  wire \sub_reg_949[31]_i_4_n_3 ;
  wire \sub_reg_949[4]_i_2_n_3 ;
  wire \sub_reg_949[4]_i_3_n_3 ;
  wire \sub_reg_949[4]_i_4_n_3 ;
  wire \sub_reg_949[4]_i_5_n_3 ;
  wire \sub_reg_949[8]_i_2_n_3 ;
  wire \sub_reg_949[8]_i_3_n_3 ;
  wire \sub_reg_949[8]_i_4_n_3 ;
  wire \sub_reg_949[8]_i_5_n_3 ;
  wire \sub_reg_949_reg[12]_i_1_n_3 ;
  wire \sub_reg_949_reg[12]_i_1_n_4 ;
  wire \sub_reg_949_reg[12]_i_1_n_5 ;
  wire \sub_reg_949_reg[12]_i_1_n_6 ;
  wire \sub_reg_949_reg[16]_i_1_n_3 ;
  wire \sub_reg_949_reg[16]_i_1_n_4 ;
  wire \sub_reg_949_reg[16]_i_1_n_5 ;
  wire \sub_reg_949_reg[16]_i_1_n_6 ;
  wire \sub_reg_949_reg[20]_i_1_n_3 ;
  wire \sub_reg_949_reg[20]_i_1_n_4 ;
  wire \sub_reg_949_reg[20]_i_1_n_5 ;
  wire \sub_reg_949_reg[20]_i_1_n_6 ;
  wire \sub_reg_949_reg[24]_i_1_n_3 ;
  wire \sub_reg_949_reg[24]_i_1_n_4 ;
  wire \sub_reg_949_reg[24]_i_1_n_5 ;
  wire \sub_reg_949_reg[24]_i_1_n_6 ;
  wire \sub_reg_949_reg[28]_i_1_n_3 ;
  wire \sub_reg_949_reg[28]_i_1_n_4 ;
  wire \sub_reg_949_reg[28]_i_1_n_5 ;
  wire \sub_reg_949_reg[28]_i_1_n_6 ;
  wire \sub_reg_949_reg[31]_i_1_n_5 ;
  wire \sub_reg_949_reg[31]_i_1_n_6 ;
  wire \sub_reg_949_reg[4]_i_1_n_3 ;
  wire \sub_reg_949_reg[4]_i_1_n_4 ;
  wire \sub_reg_949_reg[4]_i_1_n_5 ;
  wire \sub_reg_949_reg[4]_i_1_n_6 ;
  wire \sub_reg_949_reg[8]_i_1_n_3 ;
  wire \sub_reg_949_reg[8]_i_1_n_4 ;
  wire \sub_reg_949_reg[8]_i_1_n_5 ;
  wire \sub_reg_949_reg[8]_i_1_n_6 ;
  wire [32:1]tmp_3_reg_966;
  wire [31:1]tmp_5_reg_971;
  wire [2:0]trunc_ln158_reg_1022;
  wire [31:0]valIn_data_1_reg_851;
  wire [31:0]valIn_data_2_reg_857;
  wire [31:0]valIn_data_3_reg_863;
  wire [31:0]valIn_data_4_reg_868;
  wire [31:1]valIn_data_5_reg_874;
  wire [31:0]valIn_data_reg_845;
  wire [30:0]xp_reg_493;
  wire [30:0]yp_1_fu_827_p2;
  wire [30:0]yp_fu_190;
  wire \yp_fu_190_reg[12]_i_1_n_3 ;
  wire \yp_fu_190_reg[12]_i_1_n_4 ;
  wire \yp_fu_190_reg[12]_i_1_n_5 ;
  wire \yp_fu_190_reg[12]_i_1_n_6 ;
  wire \yp_fu_190_reg[16]_i_1_n_3 ;
  wire \yp_fu_190_reg[16]_i_1_n_4 ;
  wire \yp_fu_190_reg[16]_i_1_n_5 ;
  wire \yp_fu_190_reg[16]_i_1_n_6 ;
  wire \yp_fu_190_reg[20]_i_1_n_3 ;
  wire \yp_fu_190_reg[20]_i_1_n_4 ;
  wire \yp_fu_190_reg[20]_i_1_n_5 ;
  wire \yp_fu_190_reg[20]_i_1_n_6 ;
  wire \yp_fu_190_reg[24]_i_1_n_3 ;
  wire \yp_fu_190_reg[24]_i_1_n_4 ;
  wire \yp_fu_190_reg[24]_i_1_n_5 ;
  wire \yp_fu_190_reg[24]_i_1_n_6 ;
  wire \yp_fu_190_reg[28]_i_1_n_3 ;
  wire \yp_fu_190_reg[28]_i_1_n_4 ;
  wire \yp_fu_190_reg[28]_i_1_n_5 ;
  wire \yp_fu_190_reg[28]_i_1_n_6 ;
  wire \yp_fu_190_reg[30]_i_1_n_6 ;
  wire \yp_fu_190_reg[4]_i_1_n_3 ;
  wire \yp_fu_190_reg[4]_i_1_n_4 ;
  wire \yp_fu_190_reg[4]_i_1_n_5 ;
  wire \yp_fu_190_reg[4]_i_1_n_6 ;
  wire \yp_fu_190_reg[8]_i_1_n_3 ;
  wire \yp_fu_190_reg[8]_i_1_n_4 ;
  wire \yp_fu_190_reg[8]_i_1_n_5 ;
  wire \yp_fu_190_reg[8]_i_1_n_6 ;
  wire [30:0]zext_ln156_reg_1009;
  wire \zext_ln156_reg_1009[30]_i_1_n_3 ;
  wire [3:1]\NLW_add_ln155_reg_989_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln155_reg_989_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln157_reg_1017_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln157_reg_1017_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln158_reg_1027_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1027_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1027_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1027_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln158_reg_1027_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln158_reg_1027_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp132_not_reg_1032_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp132_not_reg_1032_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp132_not_reg_1032_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp132_not_reg_1032_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_999_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_999_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_1_reg_999_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_999_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_1_reg_999_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_999_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_999_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_999_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln155_2_reg_1004_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_2_reg_1004_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_2_reg_1004_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1004_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1004_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1004_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_sub131_reg_955_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub131_reg_955_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub137_reg_961_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub137_reg_961_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_reg_949_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_949_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_yp_fu_190_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_yp_fu_190_reg[30]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[0] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[0]),
        .Q(IFMCH_curr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[10] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[10]),
        .Q(IFMCH_curr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[11] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[11]),
        .Q(IFMCH_curr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[12] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[12]),
        .Q(IFMCH_curr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[13] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[13]),
        .Q(IFMCH_curr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[14] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[14]),
        .Q(IFMCH_curr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[15] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[15]),
        .Q(IFMCH_curr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[16] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[16]),
        .Q(IFMCH_curr[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[17] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[17]),
        .Q(IFMCH_curr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[18] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[18]),
        .Q(IFMCH_curr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[19] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[19]),
        .Q(IFMCH_curr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[1] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[1]),
        .Q(IFMCH_curr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[20] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[20]),
        .Q(IFMCH_curr[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[21] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[21]),
        .Q(IFMCH_curr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[22] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[22]),
        .Q(IFMCH_curr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[23] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[23]),
        .Q(IFMCH_curr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[24] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[24]),
        .Q(IFMCH_curr[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[25] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[25]),
        .Q(IFMCH_curr[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[26] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[26]),
        .Q(IFMCH_curr[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[27] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[27]),
        .Q(IFMCH_curr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[28] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[28]),
        .Q(IFMCH_curr[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[29] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[29]),
        .Q(IFMCH_curr[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[2] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[2]),
        .Q(IFMCH_curr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[30] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[30]),
        .Q(IFMCH_curr[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[31] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[31]),
        .Q(IFMCH_curr[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[3] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[3]),
        .Q(IFMCH_curr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[4] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[4]),
        .Q(IFMCH_curr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[5] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[5]),
        .Q(IFMCH_curr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[6] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[6]),
        .Q(IFMCH_curr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[7] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[7]),
        .Q(IFMCH_curr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[8] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[8]),
        .Q(IFMCH_curr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[9] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_868[9]),
        .Q(IFMCH_curr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[10] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[10]),
        .Q(grp_fu_569_p0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[11] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[11]),
        .Q(grp_fu_569_p0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[12] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[12]),
        .Q(grp_fu_569_p0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[13] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[13]),
        .Q(grp_fu_569_p0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[14] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[14]),
        .Q(grp_fu_569_p0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[15] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[15]),
        .Q(grp_fu_569_p0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[16] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[16]),
        .Q(grp_fu_569_p0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[17] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[17]),
        .Q(grp_fu_569_p0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[18] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[18]),
        .Q(grp_fu_569_p0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[19] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[19]),
        .Q(grp_fu_569_p0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[1] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[1]),
        .Q(grp_fu_569_p0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[20] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[20]),
        .Q(grp_fu_569_p0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[21] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[21]),
        .Q(grp_fu_569_p0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[22] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[22]),
        .Q(grp_fu_569_p0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[23] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[23]),
        .Q(grp_fu_569_p0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[24] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[24]),
        .Q(grp_fu_569_p0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[25] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[25]),
        .Q(grp_fu_569_p0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[26] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[26]),
        .Q(grp_fu_569_p0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[27] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[27]),
        .Q(grp_fu_569_p0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[28] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[28]),
        .Q(grp_fu_569_p0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[29] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[29]),
        .Q(grp_fu_569_p0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[2] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[2]),
        .Q(grp_fu_569_p0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[30] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[30]),
        .Q(grp_fu_569_p0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[31] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[31]),
        .Q(grp_fu_569_p0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[3] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[3]),
        .Q(grp_fu_569_p0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[4] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[4]),
        .Q(grp_fu_569_p0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[5] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[5]),
        .Q(grp_fu_569_p0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[6] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[6]),
        .Q(grp_fu_569_p0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[7] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[7]),
        .Q(grp_fu_569_p0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[8] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[8]),
        .Q(grp_fu_569_p0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[9] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_874[9]),
        .Q(grp_fu_569_p0[8]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[0]),
        .Q(KER_bound_reg_944[0]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[10]),
        .Q(KER_bound_reg_944[10]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[11]),
        .Q(KER_bound_reg_944[11]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[12]),
        .Q(KER_bound_reg_944[12]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[13]),
        .Q(KER_bound_reg_944[13]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[14]),
        .Q(KER_bound_reg_944[14]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[15]),
        .Q(KER_bound_reg_944[15]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[16]),
        .Q(KER_bound_reg_944[16]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[17]),
        .Q(KER_bound_reg_944[17]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[18]),
        .Q(KER_bound_reg_944[18]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[19]),
        .Q(KER_bound_reg_944[19]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[1]),
        .Q(KER_bound_reg_944[1]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[20]),
        .Q(KER_bound_reg_944[20]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[21]),
        .Q(KER_bound_reg_944[21]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[22]),
        .Q(KER_bound_reg_944[22]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[23]),
        .Q(KER_bound_reg_944[23]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[24]),
        .Q(KER_bound_reg_944[24]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[25]),
        .Q(KER_bound_reg_944[25]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[26]),
        .Q(KER_bound_reg_944[26]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[27]),
        .Q(KER_bound_reg_944[27]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[28]),
        .Q(KER_bound_reg_944[28]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[29]),
        .Q(KER_bound_reg_944[29]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[2]),
        .Q(KER_bound_reg_944[2]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[30]),
        .Q(KER_bound_reg_944[30]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[31]),
        .Q(KER_bound_reg_944[31]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[3]),
        .Q(KER_bound_reg_944[3]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[4]),
        .Q(KER_bound_reg_944[4]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[5]),
        .Q(KER_bound_reg_944[5]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[6]),
        .Q(KER_bound_reg_944[6]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[7]),
        .Q(KER_bound_reg_944[7]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[8]),
        .Q(KER_bound_reg_944[8]),
        .R(1'b0));
  FDRE \KER_bound_reg_944_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_682_p2[9]),
        .Q(KER_bound_reg_944[9]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[0]),
        .Q(KER_size_0_reg_886[0]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[10]),
        .Q(KER_size_0_reg_886[10]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[11]),
        .Q(KER_size_0_reg_886[11]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[12]),
        .Q(KER_size_0_reg_886[12]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[13]),
        .Q(KER_size_0_reg_886[13]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[14]),
        .Q(KER_size_0_reg_886[14]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[15]),
        .Q(KER_size_0_reg_886[15]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[16]),
        .Q(KER_size_0_reg_886[16]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[17]),
        .Q(KER_size_0_reg_886[17]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[18]),
        .Q(KER_size_0_reg_886[18]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[19]),
        .Q(KER_size_0_reg_886[19]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[1]),
        .Q(KER_size_0_reg_886[1]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[20]),
        .Q(KER_size_0_reg_886[20]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[21]),
        .Q(KER_size_0_reg_886[21]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[22]),
        .Q(KER_size_0_reg_886[22]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[23]),
        .Q(KER_size_0_reg_886[23]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[24]),
        .Q(KER_size_0_reg_886[24]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[25]),
        .Q(KER_size_0_reg_886[25]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[26]),
        .Q(KER_size_0_reg_886[26]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[27]),
        .Q(KER_size_0_reg_886[27]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[28]),
        .Q(KER_size_0_reg_886[28]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[29]),
        .Q(KER_size_0_reg_886[29]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[2]),
        .Q(KER_size_0_reg_886[2]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[30]),
        .Q(KER_size_0_reg_886[30]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[31]),
        .Q(KER_size_0_reg_886[31]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[3]),
        .Q(KER_size_0_reg_886[3]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[4]),
        .Q(KER_size_0_reg_886[4]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[5]),
        .Q(KER_size_0_reg_886[5]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[6]),
        .Q(KER_size_0_reg_886[6]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[7]),
        .Q(KER_size_0_reg_886[7]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[8]),
        .Q(KER_size_0_reg_886[8]),
        .R(1'b0));
  FDRE \KER_size_0_reg_886_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_626_p2[9]),
        .Q(KER_size_0_reg_886[9]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[0]),
        .Q(KER_size_1_reg_939[0]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[10]),
        .Q(KER_size_1_reg_939[10]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[11]),
        .Q(KER_size_1_reg_939[11]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[12]),
        .Q(KER_size_1_reg_939[12]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[13]),
        .Q(KER_size_1_reg_939[13]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[14]),
        .Q(KER_size_1_reg_939[14]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[15]),
        .Q(KER_size_1_reg_939[15]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[16]),
        .Q(KER_size_1_reg_939[16]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[17]),
        .Q(KER_size_1_reg_939[17]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[18]),
        .Q(KER_size_1_reg_939[18]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[19]),
        .Q(KER_size_1_reg_939[19]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[1]),
        .Q(KER_size_1_reg_939[1]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[20]),
        .Q(KER_size_1_reg_939[20]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[21]),
        .Q(KER_size_1_reg_939[21]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[22]),
        .Q(KER_size_1_reg_939[22]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[23]),
        .Q(KER_size_1_reg_939[23]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[24]),
        .Q(KER_size_1_reg_939[24]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[25]),
        .Q(KER_size_1_reg_939[25]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[26]),
        .Q(KER_size_1_reg_939[26]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[27]),
        .Q(KER_size_1_reg_939[27]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[28]),
        .Q(KER_size_1_reg_939[28]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[29]),
        .Q(KER_size_1_reg_939[29]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[2]),
        .Q(KER_size_1_reg_939[2]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[30]),
        .Q(KER_size_1_reg_939[30]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[31]),
        .Q(KER_size_1_reg_939[31]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[3]),
        .Q(KER_size_1_reg_939[3]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[4]),
        .Q(KER_size_1_reg_939[4]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[5]),
        .Q(KER_size_1_reg_939[5]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[6]),
        .Q(KER_size_1_reg_939[6]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[7]),
        .Q(KER_size_1_reg_939[7]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[8]),
        .Q(KER_size_1_reg_939[8]),
        .R(1'b0));
  FDRE \KER_size_1_reg_939_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_678_p2[9]),
        .Q(KER_size_1_reg_939[9]),
        .R(1'b0));
  bd_0_hls_inst_0_maxpool_CIF_0_2_acc_RAM_2P_LUTRAM_1R1W acc_U
       (.D({grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_5,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_6,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_7,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_8}),
        .E(acc_ce0),
        .O19(acc_q0),
        .Q(trunc_ln158_reg_1022[2]),
        .add_ln178_fu_315_p2(add_ln178_fu_315_p2),
        .\add_ln178_reg_390_reg[11] (buf_3_U_n_43),
        .\add_ln178_reg_390_reg[11]_0 (buf_7_U_n_43),
        .\add_ln178_reg_390_reg[11]_1 (buf_3_U_n_44),
        .\add_ln178_reg_390_reg[11]_2 (buf_7_U_n_44),
        .\add_ln178_reg_390_reg[11]_3 (buf_3_U_n_45),
        .\add_ln178_reg_390_reg[11]_4 (buf_7_U_n_45),
        .\add_ln178_reg_390_reg[11]_5 (buf_3_U_n_46),
        .\add_ln178_reg_390_reg[11]_6 (buf_7_U_n_46),
        .\add_ln178_reg_390_reg[15] (buf_3_U_n_47),
        .\add_ln178_reg_390_reg[15]_0 (buf_7_U_n_47),
        .\add_ln178_reg_390_reg[15]_1 (buf_3_U_n_48),
        .\add_ln178_reg_390_reg[15]_2 (buf_7_U_n_48),
        .\add_ln178_reg_390_reg[15]_3 (buf_3_U_n_49),
        .\add_ln178_reg_390_reg[15]_4 (buf_7_U_n_49),
        .\add_ln178_reg_390_reg[15]_5 (buf_3_U_n_50),
        .\add_ln178_reg_390_reg[15]_6 (buf_7_U_n_50),
        .\add_ln178_reg_390_reg[19] (buf_3_U_n_51),
        .\add_ln178_reg_390_reg[19]_0 (buf_7_U_n_51),
        .\add_ln178_reg_390_reg[19]_1 (buf_3_U_n_52),
        .\add_ln178_reg_390_reg[19]_2 (buf_7_U_n_52),
        .\add_ln178_reg_390_reg[19]_3 (buf_3_U_n_53),
        .\add_ln178_reg_390_reg[19]_4 (buf_7_U_n_53),
        .\add_ln178_reg_390_reg[19]_5 (buf_3_U_n_54),
        .\add_ln178_reg_390_reg[19]_6 (buf_7_U_n_54),
        .\add_ln178_reg_390_reg[23] (buf_3_U_n_55),
        .\add_ln178_reg_390_reg[23]_0 (buf_7_U_n_55),
        .\add_ln178_reg_390_reg[23]_1 (buf_3_U_n_56),
        .\add_ln178_reg_390_reg[23]_2 (buf_7_U_n_56),
        .\add_ln178_reg_390_reg[23]_3 (buf_3_U_n_57),
        .\add_ln178_reg_390_reg[23]_4 (buf_7_U_n_57),
        .\add_ln178_reg_390_reg[23]_5 (buf_3_U_n_58),
        .\add_ln178_reg_390_reg[23]_6 (buf_7_U_n_58),
        .\add_ln178_reg_390_reg[27] (buf_3_U_n_59),
        .\add_ln178_reg_390_reg[27]_0 (buf_7_U_n_59),
        .\add_ln178_reg_390_reg[27]_1 (buf_3_U_n_60),
        .\add_ln178_reg_390_reg[27]_2 (buf_7_U_n_60),
        .\add_ln178_reg_390_reg[27]_3 (buf_3_U_n_61),
        .\add_ln178_reg_390_reg[27]_4 (buf_7_U_n_61),
        .\add_ln178_reg_390_reg[27]_5 (buf_3_U_n_62),
        .\add_ln178_reg_390_reg[27]_6 (buf_7_U_n_62),
        .\add_ln178_reg_390_reg[31] (buf_3_U_n_66),
        .\add_ln178_reg_390_reg[31]_0 (buf_7_U_n_66),
        .\add_ln178_reg_390_reg[31]_1 (buf_3_U_n_63),
        .\add_ln178_reg_390_reg[31]_2 (buf_7_U_n_63),
        .\add_ln178_reg_390_reg[31]_3 (buf_3_U_n_64),
        .\add_ln178_reg_390_reg[31]_4 (buf_7_U_n_64),
        .\add_ln178_reg_390_reg[31]_5 (buf_3_U_n_65),
        .\add_ln178_reg_390_reg[31]_6 (buf_7_U_n_65),
        .\add_ln178_reg_390_reg[3] (buf_3_U_n_3),
        .\add_ln178_reg_390_reg[3]_0 (buf_7_U_n_3),
        .\add_ln178_reg_390_reg[3]_1 (buf_3_U_n_36),
        .\add_ln178_reg_390_reg[3]_2 (buf_7_U_n_36),
        .\add_ln178_reg_390_reg[3]_3 (buf_3_U_n_37),
        .\add_ln178_reg_390_reg[3]_4 (buf_7_U_n_37),
        .\add_ln178_reg_390_reg[3]_5 (buf_3_U_n_38),
        .\add_ln178_reg_390_reg[3]_6 (buf_7_U_n_38),
        .\add_ln178_reg_390_reg[7] (buf_3_U_n_39),
        .\add_ln178_reg_390_reg[7]_0 (buf_7_U_n_39),
        .\add_ln178_reg_390_reg[7]_1 (buf_3_U_n_40),
        .\add_ln178_reg_390_reg[7]_2 (buf_7_U_n_40),
        .\add_ln178_reg_390_reg[7]_3 (buf_3_U_n_41),
        .\add_ln178_reg_390_reg[7]_4 (buf_7_U_n_41),
        .\add_ln178_reg_390_reg[7]_5 (buf_3_U_n_42),
        .\add_ln178_reg_390_reg[7]_6 (buf_7_U_n_42),
        .address1(address1),
        .\ap_CS_fsm_reg[10] (acc_U_n_47),
        .\ap_CS_fsm_reg[11] (acc_U_n_54),
        .\ap_CS_fsm_reg[13] (acc_U_n_42),
        .\ap_CS_fsm_reg[13]_0 (acc_U_n_55),
        .\ap_CS_fsm_reg[15] (acc_U_n_36),
        .\ap_CS_fsm_reg[15]_0 (acc_U_n_39),
        .\ap_CS_fsm_reg[16] (acc_U_n_38),
        .\ap_CS_fsm_reg[16]_0 (acc_U_n_41),
        .\ap_CS_fsm_reg[21] (acc_U_n_37),
        .\ap_CS_fsm_reg[23] (acc_U_n_45),
        .\ap_CS_fsm_reg[23]_0 (acc_U_n_49),
        .\ap_CS_fsm_reg[24] (acc_U_n_51),
        .\ap_CS_fsm_reg[24]_0 (acc_U_n_52),
        .\ap_CS_fsm_reg[25] (acc_U_n_40),
        .\ap_CS_fsm_reg[27] (acc_U_n_44),
        .\ap_CS_fsm_reg[28] (acc_U_n_48),
        .\ap_CS_fsm_reg[31] (acc_U_n_50),
        .\ap_CS_fsm_reg[34] (acc_U_n_56),
        .\ap_CS_fsm_reg[36] (acc_U_n_57),
        .\ap_CS_fsm_reg[37] (acc_U_n_46),
        .\ap_CS_fsm_reg[37]_0 (acc_U_n_58),
        .\ap_CS_fsm_reg[38] (acc_U_n_53),
        .\ap_CS_fsm_reg[39] (acc_U_n_43),
        .\ap_CS_fsm_reg[50] (acc_U_n_35),
        .\ap_CS_fsm_reg[8] (acc_U_n_59),
        .ap_clk(ap_clk),
        .d1({grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_21,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_22,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_23,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_24,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_25,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_26,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_27,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_28,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_29,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_30,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_31,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_32,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_33,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_34,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_35,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_36,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_37,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_38,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_39,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_40,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_41,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_42,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_43,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_44,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_45,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_46,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_47,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_48,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_49,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_50,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_51,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_52}),
        .p_0_in(p_0_in_8),
        .\q1_reg[31]_0 (acc_ce1),
        .ram_reg_0_31_0_0_i_25({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln155_reg_989[0]_i_1 
       (.I0(indvar_flatten20_fu_198[0]),
        .O(add_ln155_fu_727_p2[0]));
  FDRE \add_ln155_reg_989_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[0]),
        .Q(add_ln155_reg_989[0]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[10]),
        .Q(add_ln155_reg_989[10]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[11]),
        .Q(add_ln155_reg_989[11]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[12]),
        .Q(add_ln155_reg_989[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[12]_i_1 
       (.CI(\add_ln155_reg_989_reg[8]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[12]_i_1_n_3 ,\add_ln155_reg_989_reg[12]_i_1_n_4 ,\add_ln155_reg_989_reg[12]_i_1_n_5 ,\add_ln155_reg_989_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[12:9]),
        .S(indvar_flatten20_fu_198[12:9]));
  FDRE \add_ln155_reg_989_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[13]),
        .Q(add_ln155_reg_989[13]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[14]),
        .Q(add_ln155_reg_989[14]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[15]),
        .Q(add_ln155_reg_989[15]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[16]),
        .Q(add_ln155_reg_989[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[16]_i_1 
       (.CI(\add_ln155_reg_989_reg[12]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[16]_i_1_n_3 ,\add_ln155_reg_989_reg[16]_i_1_n_4 ,\add_ln155_reg_989_reg[16]_i_1_n_5 ,\add_ln155_reg_989_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[16:13]),
        .S(indvar_flatten20_fu_198[16:13]));
  FDRE \add_ln155_reg_989_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[17]),
        .Q(add_ln155_reg_989[17]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[18]),
        .Q(add_ln155_reg_989[18]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[19]),
        .Q(add_ln155_reg_989[19]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[1]),
        .Q(add_ln155_reg_989[1]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[20]),
        .Q(add_ln155_reg_989[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[20]_i_1 
       (.CI(\add_ln155_reg_989_reg[16]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[20]_i_1_n_3 ,\add_ln155_reg_989_reg[20]_i_1_n_4 ,\add_ln155_reg_989_reg[20]_i_1_n_5 ,\add_ln155_reg_989_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[20:17]),
        .S(indvar_flatten20_fu_198[20:17]));
  FDRE \add_ln155_reg_989_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[21]),
        .Q(add_ln155_reg_989[21]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[22]),
        .Q(add_ln155_reg_989[22]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[23]),
        .Q(add_ln155_reg_989[23]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[24]),
        .Q(add_ln155_reg_989[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[24]_i_1 
       (.CI(\add_ln155_reg_989_reg[20]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[24]_i_1_n_3 ,\add_ln155_reg_989_reg[24]_i_1_n_4 ,\add_ln155_reg_989_reg[24]_i_1_n_5 ,\add_ln155_reg_989_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[24:21]),
        .S(indvar_flatten20_fu_198[24:21]));
  FDRE \add_ln155_reg_989_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[25]),
        .Q(add_ln155_reg_989[25]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[26]),
        .Q(add_ln155_reg_989[26]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[27]),
        .Q(add_ln155_reg_989[27]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[28]),
        .Q(add_ln155_reg_989[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[28]_i_1 
       (.CI(\add_ln155_reg_989_reg[24]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[28]_i_1_n_3 ,\add_ln155_reg_989_reg[28]_i_1_n_4 ,\add_ln155_reg_989_reg[28]_i_1_n_5 ,\add_ln155_reg_989_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[28:25]),
        .S(indvar_flatten20_fu_198[28:25]));
  FDRE \add_ln155_reg_989_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[29]),
        .Q(add_ln155_reg_989[29]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[2]),
        .Q(add_ln155_reg_989[2]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[30]),
        .Q(add_ln155_reg_989[30]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[31]),
        .Q(add_ln155_reg_989[31]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[32]),
        .Q(add_ln155_reg_989[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[32]_i_1 
       (.CI(\add_ln155_reg_989_reg[28]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[32]_i_1_n_3 ,\add_ln155_reg_989_reg[32]_i_1_n_4 ,\add_ln155_reg_989_reg[32]_i_1_n_5 ,\add_ln155_reg_989_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[32:29]),
        .S(indvar_flatten20_fu_198[32:29]));
  FDRE \add_ln155_reg_989_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[33]),
        .Q(add_ln155_reg_989[33]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[34]),
        .Q(add_ln155_reg_989[34]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[35]),
        .Q(add_ln155_reg_989[35]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[36]),
        .Q(add_ln155_reg_989[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[36]_i_1 
       (.CI(\add_ln155_reg_989_reg[32]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[36]_i_1_n_3 ,\add_ln155_reg_989_reg[36]_i_1_n_4 ,\add_ln155_reg_989_reg[36]_i_1_n_5 ,\add_ln155_reg_989_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[36:33]),
        .S(indvar_flatten20_fu_198[36:33]));
  FDRE \add_ln155_reg_989_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[37]),
        .Q(add_ln155_reg_989[37]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[38]),
        .Q(add_ln155_reg_989[38]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[39]),
        .Q(add_ln155_reg_989[39]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[3]),
        .Q(add_ln155_reg_989[3]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[40]),
        .Q(add_ln155_reg_989[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[40]_i_1 
       (.CI(\add_ln155_reg_989_reg[36]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[40]_i_1_n_3 ,\add_ln155_reg_989_reg[40]_i_1_n_4 ,\add_ln155_reg_989_reg[40]_i_1_n_5 ,\add_ln155_reg_989_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[40:37]),
        .S(indvar_flatten20_fu_198[40:37]));
  FDRE \add_ln155_reg_989_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[41]),
        .Q(add_ln155_reg_989[41]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[42]),
        .Q(add_ln155_reg_989[42]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[43]),
        .Q(add_ln155_reg_989[43]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[44]),
        .Q(add_ln155_reg_989[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[44]_i_1 
       (.CI(\add_ln155_reg_989_reg[40]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[44]_i_1_n_3 ,\add_ln155_reg_989_reg[44]_i_1_n_4 ,\add_ln155_reg_989_reg[44]_i_1_n_5 ,\add_ln155_reg_989_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[44:41]),
        .S(indvar_flatten20_fu_198[44:41]));
  FDRE \add_ln155_reg_989_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[45]),
        .Q(add_ln155_reg_989[45]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[46]),
        .Q(add_ln155_reg_989[46]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[47]),
        .Q(add_ln155_reg_989[47]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[48]),
        .Q(add_ln155_reg_989[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[48]_i_1 
       (.CI(\add_ln155_reg_989_reg[44]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[48]_i_1_n_3 ,\add_ln155_reg_989_reg[48]_i_1_n_4 ,\add_ln155_reg_989_reg[48]_i_1_n_5 ,\add_ln155_reg_989_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[48:45]),
        .S(indvar_flatten20_fu_198[48:45]));
  FDRE \add_ln155_reg_989_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[49]),
        .Q(add_ln155_reg_989[49]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[4]),
        .Q(add_ln155_reg_989[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln155_reg_989_reg[4]_i_1_n_3 ,\add_ln155_reg_989_reg[4]_i_1_n_4 ,\add_ln155_reg_989_reg[4]_i_1_n_5 ,\add_ln155_reg_989_reg[4]_i_1_n_6 }),
        .CYINIT(indvar_flatten20_fu_198[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[4:1]),
        .S(indvar_flatten20_fu_198[4:1]));
  FDRE \add_ln155_reg_989_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[50]),
        .Q(add_ln155_reg_989[50]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[51]),
        .Q(add_ln155_reg_989[51]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[52]),
        .Q(add_ln155_reg_989[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[52]_i_1 
       (.CI(\add_ln155_reg_989_reg[48]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[52]_i_1_n_3 ,\add_ln155_reg_989_reg[52]_i_1_n_4 ,\add_ln155_reg_989_reg[52]_i_1_n_5 ,\add_ln155_reg_989_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[52:49]),
        .S(indvar_flatten20_fu_198[52:49]));
  FDRE \add_ln155_reg_989_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[53]),
        .Q(add_ln155_reg_989[53]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[54]),
        .Q(add_ln155_reg_989[54]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[55]),
        .Q(add_ln155_reg_989[55]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[56]),
        .Q(add_ln155_reg_989[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[56]_i_1 
       (.CI(\add_ln155_reg_989_reg[52]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[56]_i_1_n_3 ,\add_ln155_reg_989_reg[56]_i_1_n_4 ,\add_ln155_reg_989_reg[56]_i_1_n_5 ,\add_ln155_reg_989_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[56:53]),
        .S(indvar_flatten20_fu_198[56:53]));
  FDRE \add_ln155_reg_989_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[57]),
        .Q(add_ln155_reg_989[57]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[58]),
        .Q(add_ln155_reg_989[58]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[59]),
        .Q(add_ln155_reg_989[59]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[5]),
        .Q(add_ln155_reg_989[5]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[60]),
        .Q(add_ln155_reg_989[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[60]_i_1 
       (.CI(\add_ln155_reg_989_reg[56]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[60]_i_1_n_3 ,\add_ln155_reg_989_reg[60]_i_1_n_4 ,\add_ln155_reg_989_reg[60]_i_1_n_5 ,\add_ln155_reg_989_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[60:57]),
        .S(indvar_flatten20_fu_198[60:57]));
  FDRE \add_ln155_reg_989_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[61]),
        .Q(add_ln155_reg_989[61]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[62]),
        .Q(add_ln155_reg_989[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[62]_i_1 
       (.CI(\add_ln155_reg_989_reg[60]_i_1_n_3 ),
        .CO({\NLW_add_ln155_reg_989_reg[62]_i_1_CO_UNCONNECTED [3:1],\add_ln155_reg_989_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln155_reg_989_reg[62]_i_1_O_UNCONNECTED [3:2],add_ln155_fu_727_p2[62:61]}),
        .S({1'b0,1'b0,indvar_flatten20_fu_198[62:61]}));
  FDRE \add_ln155_reg_989_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[6]),
        .Q(add_ln155_reg_989[6]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[7]),
        .Q(add_ln155_reg_989[7]),
        .R(1'b0));
  FDRE \add_ln155_reg_989_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[8]),
        .Q(add_ln155_reg_989[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_989_reg[8]_i_1 
       (.CI(\add_ln155_reg_989_reg[4]_i_1_n_3 ),
        .CO({\add_ln155_reg_989_reg[8]_i_1_n_3 ,\add_ln155_reg_989_reg[8]_i_1_n_4 ,\add_ln155_reg_989_reg[8]_i_1_n_5 ,\add_ln155_reg_989_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_727_p2[8:5]),
        .S(indvar_flatten20_fu_198[8:5]));
  FDRE \add_ln155_reg_989_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_727_p2[9]),
        .Q(add_ln155_reg_989[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln157_reg_1017[0]_i_1 
       (.I0(\indvar_flatten6_reg_482_reg_n_3_[0] ),
        .O(add_ln157_fu_793_p2[0]));
  FDRE \add_ln157_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[0]),
        .Q(add_ln157_reg_1017[0]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[10]),
        .Q(add_ln157_reg_1017[10]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[11]),
        .Q(add_ln157_reg_1017[11]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[12]),
        .Q(add_ln157_reg_1017[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[12]_i_1 
       (.CI(\add_ln157_reg_1017_reg[8]_i_1_n_3 ),
        .CO({\add_ln157_reg_1017_reg[12]_i_1_n_3 ,\add_ln157_reg_1017_reg[12]_i_1_n_4 ,\add_ln157_reg_1017_reg[12]_i_1_n_5 ,\add_ln157_reg_1017_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[12:9]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[12] ,\indvar_flatten6_reg_482_reg_n_3_[11] ,\indvar_flatten6_reg_482_reg_n_3_[10] ,\indvar_flatten6_reg_482_reg_n_3_[9] }));
  FDRE \add_ln157_reg_1017_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[13]),
        .Q(add_ln157_reg_1017[13]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[14]),
        .Q(add_ln157_reg_1017[14]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[15]),
        .Q(add_ln157_reg_1017[15]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[16]),
        .Q(add_ln157_reg_1017[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[16]_i_1 
       (.CI(\add_ln157_reg_1017_reg[12]_i_1_n_3 ),
        .CO({\add_ln157_reg_1017_reg[16]_i_1_n_3 ,\add_ln157_reg_1017_reg[16]_i_1_n_4 ,\add_ln157_reg_1017_reg[16]_i_1_n_5 ,\add_ln157_reg_1017_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[16:13]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[16] ,\indvar_flatten6_reg_482_reg_n_3_[15] ,\indvar_flatten6_reg_482_reg_n_3_[14] ,\indvar_flatten6_reg_482_reg_n_3_[13] }));
  FDRE \add_ln157_reg_1017_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[17]),
        .Q(add_ln157_reg_1017[17]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[18]),
        .Q(add_ln157_reg_1017[18]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[19]),
        .Q(add_ln157_reg_1017[19]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[1]),
        .Q(add_ln157_reg_1017[1]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[20]),
        .Q(add_ln157_reg_1017[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[20]_i_1 
       (.CI(\add_ln157_reg_1017_reg[16]_i_1_n_3 ),
        .CO({\add_ln157_reg_1017_reg[20]_i_1_n_3 ,\add_ln157_reg_1017_reg[20]_i_1_n_4 ,\add_ln157_reg_1017_reg[20]_i_1_n_5 ,\add_ln157_reg_1017_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[20:17]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[20] ,\indvar_flatten6_reg_482_reg_n_3_[19] ,\indvar_flatten6_reg_482_reg_n_3_[18] ,\indvar_flatten6_reg_482_reg_n_3_[17] }));
  FDRE \add_ln157_reg_1017_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[21]),
        .Q(add_ln157_reg_1017[21]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[22]),
        .Q(add_ln157_reg_1017[22]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[23]),
        .Q(add_ln157_reg_1017[23]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[24]),
        .Q(add_ln157_reg_1017[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[24]_i_1 
       (.CI(\add_ln157_reg_1017_reg[20]_i_1_n_3 ),
        .CO({\add_ln157_reg_1017_reg[24]_i_1_n_3 ,\add_ln157_reg_1017_reg[24]_i_1_n_4 ,\add_ln157_reg_1017_reg[24]_i_1_n_5 ,\add_ln157_reg_1017_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[24:21]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[24] ,\indvar_flatten6_reg_482_reg_n_3_[23] ,\indvar_flatten6_reg_482_reg_n_3_[22] ,\indvar_flatten6_reg_482_reg_n_3_[21] }));
  FDRE \add_ln157_reg_1017_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[25]),
        .Q(add_ln157_reg_1017[25]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[26]),
        .Q(add_ln157_reg_1017[26]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[27]),
        .Q(add_ln157_reg_1017[27]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[28]),
        .Q(add_ln157_reg_1017[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[28]_i_1 
       (.CI(\add_ln157_reg_1017_reg[24]_i_1_n_3 ),
        .CO({\add_ln157_reg_1017_reg[28]_i_1_n_3 ,\add_ln157_reg_1017_reg[28]_i_1_n_4 ,\add_ln157_reg_1017_reg[28]_i_1_n_5 ,\add_ln157_reg_1017_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[28:25]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[28] ,\indvar_flatten6_reg_482_reg_n_3_[27] ,\indvar_flatten6_reg_482_reg_n_3_[26] ,\indvar_flatten6_reg_482_reg_n_3_[25] }));
  FDRE \add_ln157_reg_1017_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[29]),
        .Q(add_ln157_reg_1017[29]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[2]),
        .Q(add_ln157_reg_1017[2]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[30]),
        .Q(add_ln157_reg_1017[30]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[31]),
        .Q(add_ln157_reg_1017[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[31]_i_1 
       (.CI(\add_ln157_reg_1017_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln157_reg_1017_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln157_reg_1017_reg[31]_i_1_n_5 ,\add_ln157_reg_1017_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln157_reg_1017_reg[31]_i_1_O_UNCONNECTED [3],add_ln157_fu_793_p2[31:29]}),
        .S({1'b0,\indvar_flatten6_reg_482_reg_n_3_[31] ,\indvar_flatten6_reg_482_reg_n_3_[30] ,\indvar_flatten6_reg_482_reg_n_3_[29] }));
  FDRE \add_ln157_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[3]),
        .Q(add_ln157_reg_1017[3]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[4]),
        .Q(add_ln157_reg_1017[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln157_reg_1017_reg[4]_i_1_n_3 ,\add_ln157_reg_1017_reg[4]_i_1_n_4 ,\add_ln157_reg_1017_reg[4]_i_1_n_5 ,\add_ln157_reg_1017_reg[4]_i_1_n_6 }),
        .CYINIT(\indvar_flatten6_reg_482_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[4:1]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[4] ,\indvar_flatten6_reg_482_reg_n_3_[3] ,\indvar_flatten6_reg_482_reg_n_3_[2] ,\indvar_flatten6_reg_482_reg_n_3_[1] }));
  FDRE \add_ln157_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[5]),
        .Q(add_ln157_reg_1017[5]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[6]),
        .Q(add_ln157_reg_1017[6]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[7]),
        .Q(add_ln157_reg_1017[7]),
        .R(1'b0));
  FDRE \add_ln157_reg_1017_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[8]),
        .Q(add_ln157_reg_1017[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1017_reg[8]_i_1 
       (.CI(\add_ln157_reg_1017_reg[4]_i_1_n_3 ),
        .CO({\add_ln157_reg_1017_reg[8]_i_1_n_3 ,\add_ln157_reg_1017_reg[8]_i_1_n_4 ,\add_ln157_reg_1017_reg[8]_i_1_n_5 ,\add_ln157_reg_1017_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_793_p2[8:5]),
        .S({\indvar_flatten6_reg_482_reg_n_3_[8] ,\indvar_flatten6_reg_482_reg_n_3_[7] ,\indvar_flatten6_reg_482_reg_n_3_[6] ,\indvar_flatten6_reg_482_reg_n_3_[5] }));
  FDRE \add_ln157_reg_1017_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_793_p2[9]),
        .Q(add_ln157_reg_1017[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln158_reg_1027[0]_i_1 
       (.I0(p_0_in),
        .I1(xp_reg_493[0]),
        .O(add_ln158_fu_816_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_10 
       (.I0(xp_reg_493[15]),
        .I1(pool_out_bound_reg_912[15]),
        .I2(pool_out_bound_reg_912[17]),
        .I3(xp_reg_493[17]),
        .I4(pool_out_bound_reg_912[16]),
        .I5(xp_reg_493[16]),
        .O(\add_ln158_reg_1027[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_11 
       (.I0(xp_reg_493[12]),
        .I1(pool_out_bound_reg_912[12]),
        .I2(pool_out_bound_reg_912[14]),
        .I3(xp_reg_493[14]),
        .I4(pool_out_bound_reg_912[13]),
        .I5(xp_reg_493[13]),
        .O(\add_ln158_reg_1027[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_12 
       (.I0(xp_reg_493[9]),
        .I1(pool_out_bound_reg_912[9]),
        .I2(pool_out_bound_reg_912[11]),
        .I3(xp_reg_493[11]),
        .I4(pool_out_bound_reg_912[10]),
        .I5(xp_reg_493[10]),
        .O(\add_ln158_reg_1027[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_13 
       (.I0(xp_reg_493[6]),
        .I1(pool_out_bound_reg_912[6]),
        .I2(pool_out_bound_reg_912[8]),
        .I3(xp_reg_493[8]),
        .I4(pool_out_bound_reg_912[7]),
        .I5(xp_reg_493[7]),
        .O(\add_ln158_reg_1027[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_14 
       (.I0(xp_reg_493[3]),
        .I1(pool_out_bound_reg_912[3]),
        .I2(pool_out_bound_reg_912[5]),
        .I3(xp_reg_493[5]),
        .I4(pool_out_bound_reg_912[4]),
        .I5(xp_reg_493[4]),
        .O(\add_ln158_reg_1027[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_15 
       (.I0(xp_reg_493[0]),
        .I1(pool_out_bound_reg_912[0]),
        .I2(pool_out_bound_reg_912[2]),
        .I3(xp_reg_493[2]),
        .I4(pool_out_bound_reg_912[1]),
        .I5(xp_reg_493[1]),
        .O(\add_ln158_reg_1027[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln158_reg_1027[0]_i_4 
       (.I0(pool_out_bound_reg_912[30]),
        .I1(xp_reg_493[30]),
        .O(\add_ln158_reg_1027[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_5 
       (.I0(xp_reg_493[27]),
        .I1(pool_out_bound_reg_912[27]),
        .I2(pool_out_bound_reg_912[29]),
        .I3(xp_reg_493[29]),
        .I4(pool_out_bound_reg_912[28]),
        .I5(xp_reg_493[28]),
        .O(\add_ln158_reg_1027[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_6 
       (.I0(xp_reg_493[24]),
        .I1(pool_out_bound_reg_912[24]),
        .I2(pool_out_bound_reg_912[26]),
        .I3(xp_reg_493[26]),
        .I4(pool_out_bound_reg_912[25]),
        .I5(xp_reg_493[25]),
        .O(\add_ln158_reg_1027[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_8 
       (.I0(xp_reg_493[21]),
        .I1(pool_out_bound_reg_912[21]),
        .I2(pool_out_bound_reg_912[23]),
        .I3(xp_reg_493[23]),
        .I4(pool_out_bound_reg_912[22]),
        .I5(xp_reg_493[22]),
        .O(\add_ln158_reg_1027[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1027[0]_i_9 
       (.I0(xp_reg_493[18]),
        .I1(pool_out_bound_reg_912[18]),
        .I2(pool_out_bound_reg_912[20]),
        .I3(xp_reg_493[20]),
        .I4(pool_out_bound_reg_912[19]),
        .I5(xp_reg_493[19]),
        .O(\add_ln158_reg_1027[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[12]_i_2 
       (.I0(xp_reg_493[12]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[12]_i_3 
       (.I0(xp_reg_493[11]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[12]_i_4 
       (.I0(xp_reg_493[10]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[12]_i_5 
       (.I0(xp_reg_493[9]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[16]_i_2 
       (.I0(xp_reg_493[16]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[16]_i_3 
       (.I0(xp_reg_493[15]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[16]_i_4 
       (.I0(xp_reg_493[14]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[16]_i_5 
       (.I0(xp_reg_493[13]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[20]_i_2 
       (.I0(xp_reg_493[20]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[20]_i_3 
       (.I0(xp_reg_493[19]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[20]_i_4 
       (.I0(xp_reg_493[18]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[20]_i_5 
       (.I0(xp_reg_493[17]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[24]_i_2 
       (.I0(xp_reg_493[24]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[24]_i_3 
       (.I0(xp_reg_493[23]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[24]_i_4 
       (.I0(xp_reg_493[22]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[24]_i_5 
       (.I0(xp_reg_493[21]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[28]_i_2 
       (.I0(xp_reg_493[28]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[28]_i_3 
       (.I0(xp_reg_493[27]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[28]_i_4 
       (.I0(xp_reg_493[26]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[28]_i_5 
       (.I0(xp_reg_493[25]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[30]_i_2 
       (.I0(xp_reg_493[30]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[30]_i_3 
       (.I0(xp_reg_493[29]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[4]_i_2 
       (.I0(xp_reg_493[4]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[4]_i_3 
       (.I0(xp_reg_493[3]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[4]_i_4 
       (.I0(xp_reg_493[2]),
        .I1(p_0_in),
        .O(\add_ln158_reg_1027[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[4]_i_5 
       (.I0(xp_reg_493[1]),
        .I1(p_0_in),
        .O(\add_ln158_reg_1027[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[8]_i_2 
       (.I0(xp_reg_493[8]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[8]_i_3 
       (.I0(xp_reg_493[7]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[8]_i_4 
       (.I0(xp_reg_493[6]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1027[8]_i_5 
       (.I0(xp_reg_493[5]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3__0[5]));
  FDRE \add_ln158_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[0]),
        .Q(add_ln158_reg_1027[0]),
        .R(1'b0));
  CARRY4 \add_ln158_reg_1027_reg[0]_i_2 
       (.CI(\add_ln158_reg_1027_reg[0]_i_3_n_3 ),
        .CO({\NLW_add_ln158_reg_1027_reg[0]_i_2_CO_UNCONNECTED [3],p_0_in,\add_ln158_reg_1027_reg[0]_i_2_n_5 ,\add_ln158_reg_1027_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1027_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\add_ln158_reg_1027[0]_i_4_n_3 ,\add_ln158_reg_1027[0]_i_5_n_3 ,\add_ln158_reg_1027[0]_i_6_n_3 }));
  CARRY4 \add_ln158_reg_1027_reg[0]_i_3 
       (.CI(\add_ln158_reg_1027_reg[0]_i_7_n_3 ),
        .CO({\add_ln158_reg_1027_reg[0]_i_3_n_3 ,\add_ln158_reg_1027_reg[0]_i_3_n_4 ,\add_ln158_reg_1027_reg[0]_i_3_n_5 ,\add_ln158_reg_1027_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1027_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln158_reg_1027[0]_i_8_n_3 ,\add_ln158_reg_1027[0]_i_9_n_3 ,\add_ln158_reg_1027[0]_i_10_n_3 ,\add_ln158_reg_1027[0]_i_11_n_3 }));
  CARRY4 \add_ln158_reg_1027_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\add_ln158_reg_1027_reg[0]_i_7_n_3 ,\add_ln158_reg_1027_reg[0]_i_7_n_4 ,\add_ln158_reg_1027_reg[0]_i_7_n_5 ,\add_ln158_reg_1027_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1027_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln158_reg_1027[0]_i_12_n_3 ,\add_ln158_reg_1027[0]_i_13_n_3 ,\add_ln158_reg_1027[0]_i_14_n_3 ,\add_ln158_reg_1027[0]_i_15_n_3 }));
  FDRE \add_ln158_reg_1027_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[10]),
        .Q(add_ln158_reg_1027[10]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[11]),
        .Q(add_ln158_reg_1027[11]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[12]),
        .Q(add_ln158_reg_1027[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[12]_i_1 
       (.CI(\add_ln158_reg_1027_reg[8]_i_1_n_3 ),
        .CO({\add_ln158_reg_1027_reg[12]_i_1_n_3 ,\add_ln158_reg_1027_reg[12]_i_1_n_4 ,\add_ln158_reg_1027_reg[12]_i_1_n_5 ,\add_ln158_reg_1027_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[12:9]),
        .S(select_ln157_fu_804_p3__0[12:9]));
  FDRE \add_ln158_reg_1027_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[13]),
        .Q(add_ln158_reg_1027[13]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[14]),
        .Q(add_ln158_reg_1027[14]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[15]),
        .Q(add_ln158_reg_1027[15]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[16]),
        .Q(add_ln158_reg_1027[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[16]_i_1 
       (.CI(\add_ln158_reg_1027_reg[12]_i_1_n_3 ),
        .CO({\add_ln158_reg_1027_reg[16]_i_1_n_3 ,\add_ln158_reg_1027_reg[16]_i_1_n_4 ,\add_ln158_reg_1027_reg[16]_i_1_n_5 ,\add_ln158_reg_1027_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[16:13]),
        .S(select_ln157_fu_804_p3__0[16:13]));
  FDRE \add_ln158_reg_1027_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[17]),
        .Q(add_ln158_reg_1027[17]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[18]),
        .Q(add_ln158_reg_1027[18]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[19]),
        .Q(add_ln158_reg_1027[19]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[1]),
        .Q(add_ln158_reg_1027[1]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[20]),
        .Q(add_ln158_reg_1027[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[20]_i_1 
       (.CI(\add_ln158_reg_1027_reg[16]_i_1_n_3 ),
        .CO({\add_ln158_reg_1027_reg[20]_i_1_n_3 ,\add_ln158_reg_1027_reg[20]_i_1_n_4 ,\add_ln158_reg_1027_reg[20]_i_1_n_5 ,\add_ln158_reg_1027_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[20:17]),
        .S(select_ln157_fu_804_p3__0[20:17]));
  FDRE \add_ln158_reg_1027_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[21]),
        .Q(add_ln158_reg_1027[21]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[22]),
        .Q(add_ln158_reg_1027[22]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[23]),
        .Q(add_ln158_reg_1027[23]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[24]),
        .Q(add_ln158_reg_1027[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[24]_i_1 
       (.CI(\add_ln158_reg_1027_reg[20]_i_1_n_3 ),
        .CO({\add_ln158_reg_1027_reg[24]_i_1_n_3 ,\add_ln158_reg_1027_reg[24]_i_1_n_4 ,\add_ln158_reg_1027_reg[24]_i_1_n_5 ,\add_ln158_reg_1027_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[24:21]),
        .S(select_ln157_fu_804_p3__0[24:21]));
  FDRE \add_ln158_reg_1027_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[25]),
        .Q(add_ln158_reg_1027[25]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[26]),
        .Q(add_ln158_reg_1027[26]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[27]),
        .Q(add_ln158_reg_1027[27]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[28]),
        .Q(add_ln158_reg_1027[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[28]_i_1 
       (.CI(\add_ln158_reg_1027_reg[24]_i_1_n_3 ),
        .CO({\add_ln158_reg_1027_reg[28]_i_1_n_3 ,\add_ln158_reg_1027_reg[28]_i_1_n_4 ,\add_ln158_reg_1027_reg[28]_i_1_n_5 ,\add_ln158_reg_1027_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[28:25]),
        .S(select_ln157_fu_804_p3__0[28:25]));
  FDRE \add_ln158_reg_1027_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[29]),
        .Q(add_ln158_reg_1027[29]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[2]),
        .Q(add_ln158_reg_1027[2]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[30]),
        .Q(add_ln158_reg_1027[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[30]_i_1 
       (.CI(\add_ln158_reg_1027_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln158_reg_1027_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln158_reg_1027_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln158_reg_1027_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln158_fu_816_p2[30:29]}),
        .S({1'b0,1'b0,select_ln157_fu_804_p3__0[30:29]}));
  FDRE \add_ln158_reg_1027_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[3]),
        .Q(add_ln158_reg_1027[3]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[4]),
        .Q(add_ln158_reg_1027[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln158_reg_1027_reg[4]_i_1_n_3 ,\add_ln158_reg_1027_reg[4]_i_1_n_4 ,\add_ln158_reg_1027_reg[4]_i_1_n_5 ,\add_ln158_reg_1027_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln157_fu_804_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[4:1]),
        .S({select_ln157_fu_804_p3__0[4:3],\add_ln158_reg_1027[4]_i_4_n_3 ,\add_ln158_reg_1027[4]_i_5_n_3 }));
  FDRE \add_ln158_reg_1027_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[5]),
        .Q(add_ln158_reg_1027[5]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[6]),
        .Q(add_ln158_reg_1027[6]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[7]),
        .Q(add_ln158_reg_1027[7]),
        .R(1'b0));
  FDRE \add_ln158_reg_1027_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[8]),
        .Q(add_ln158_reg_1027[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1027_reg[8]_i_1 
       (.CI(\add_ln158_reg_1027_reg[4]_i_1_n_3 ),
        .CO({\add_ln158_reg_1027_reg[8]_i_1_n_3 ,\add_ln158_reg_1027_reg[8]_i_1_n_4 ,\add_ln158_reg_1027_reg[8]_i_1_n_5 ,\add_ln158_reg_1027_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_816_p2[8:5]),
        .S(select_ln157_fu_804_p3__0[8:5]));
  FDRE \add_ln158_reg_1027_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_816_p2[9]),
        .Q(add_ln158_reg_1027[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\icmp_ln153_reg_882_reg_n_3_[0] ),
        .O(ap_NS_fsm[40]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\icmp_ln153_reg_882_reg_n_3_[0] ),
        .O(ap_NS_fsm[44]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W buf_1_U
       (.E(buf_ce0),
        .O12(buf_1_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_1));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_0 buf_2_U
       (.E(buf_ce0),
        .O13(buf_2_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_2));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_1 buf_3_U
       (.E(buf_ce0),
        .O12(buf_1_q0),
        .O13(buf_2_q0),
        .O14(buf_3_q0),
        .Q(trunc_ln158_reg_1022[1:0]),
        .\add_ln178_reg_390[31]_i_2 (buf_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_3),
        .\q0_reg[0]_0 (buf_3_U_n_3),
        .\q0_reg[10]_0 (buf_3_U_n_45),
        .\q0_reg[11]_0 (buf_3_U_n_46),
        .\q0_reg[12]_0 (buf_3_U_n_47),
        .\q0_reg[13]_0 (buf_3_U_n_48),
        .\q0_reg[14]_0 (buf_3_U_n_49),
        .\q0_reg[15]_0 (buf_3_U_n_50),
        .\q0_reg[16]_0 (buf_3_U_n_51),
        .\q0_reg[17]_0 (buf_3_U_n_52),
        .\q0_reg[18]_0 (buf_3_U_n_53),
        .\q0_reg[19]_0 (buf_3_U_n_54),
        .\q0_reg[1]_0 (buf_3_U_n_36),
        .\q0_reg[20]_0 (buf_3_U_n_55),
        .\q0_reg[21]_0 (buf_3_U_n_56),
        .\q0_reg[22]_0 (buf_3_U_n_57),
        .\q0_reg[23]_0 (buf_3_U_n_58),
        .\q0_reg[24]_0 (buf_3_U_n_59),
        .\q0_reg[25]_0 (buf_3_U_n_60),
        .\q0_reg[26]_0 (buf_3_U_n_61),
        .\q0_reg[27]_0 (buf_3_U_n_62),
        .\q0_reg[28]_0 (buf_3_U_n_63),
        .\q0_reg[29]_0 (buf_3_U_n_64),
        .\q0_reg[2]_0 (buf_3_U_n_37),
        .\q0_reg[30]_0 (buf_3_U_n_65),
        .\q0_reg[31]_0 (buf_3_U_n_66),
        .\q0_reg[3]_0 (buf_3_U_n_38),
        .\q0_reg[4]_0 (buf_3_U_n_39),
        .\q0_reg[5]_0 (buf_3_U_n_40),
        .\q0_reg[6]_0 (buf_3_U_n_41),
        .\q0_reg[7]_0 (buf_3_U_n_42),
        .\q0_reg[8]_0 (buf_3_U_n_43),
        .\q0_reg[9]_0 (buf_3_U_n_44));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_2 buf_4_U
       (.E(buf_ce0),
        .O15(buf_4_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_4));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_3 buf_5_U
       (.E(buf_ce0),
        .O16(buf_5_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_5));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_4 buf_6_U
       (.E(buf_ce0),
        .O17(buf_6_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_6));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_5 buf_7_U
       (.E(buf_ce0),
        .O15(buf_4_q0),
        .O16(buf_5_q0),
        .O17(buf_6_q0),
        .O18(buf_7_q0),
        .Q(trunc_ln158_reg_1022[1:0]),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_7),
        .\q0_reg[0]_0 (buf_7_U_n_3),
        .\q0_reg[10]_0 (buf_7_U_n_45),
        .\q0_reg[11]_0 (buf_7_U_n_46),
        .\q0_reg[12]_0 (buf_7_U_n_47),
        .\q0_reg[13]_0 (buf_7_U_n_48),
        .\q0_reg[14]_0 (buf_7_U_n_49),
        .\q0_reg[15]_0 (buf_7_U_n_50),
        .\q0_reg[16]_0 (buf_7_U_n_51),
        .\q0_reg[17]_0 (buf_7_U_n_52),
        .\q0_reg[18]_0 (buf_7_U_n_53),
        .\q0_reg[19]_0 (buf_7_U_n_54),
        .\q0_reg[1]_0 (buf_7_U_n_36),
        .\q0_reg[20]_0 (buf_7_U_n_55),
        .\q0_reg[21]_0 (buf_7_U_n_56),
        .\q0_reg[22]_0 (buf_7_U_n_57),
        .\q0_reg[23]_0 (buf_7_U_n_58),
        .\q0_reg[24]_0 (buf_7_U_n_59),
        .\q0_reg[25]_0 (buf_7_U_n_60),
        .\q0_reg[26]_0 (buf_7_U_n_61),
        .\q0_reg[27]_0 (buf_7_U_n_62),
        .\q0_reg[28]_0 (buf_7_U_n_63),
        .\q0_reg[29]_0 (buf_7_U_n_64),
        .\q0_reg[2]_0 (buf_7_U_n_37),
        .\q0_reg[30]_0 (buf_7_U_n_65),
        .\q0_reg[31]_0 (buf_7_U_n_66),
        .\q0_reg[3]_0 (buf_7_U_n_38),
        .\q0_reg[4]_0 (buf_7_U_n_39),
        .\q0_reg[5]_0 (buf_7_U_n_40),
        .\q0_reg[6]_0 (buf_7_U_n_41),
        .\q0_reg[7]_0 (buf_7_U_n_42),
        .\q0_reg[8]_0 (buf_7_U_n_43),
        .\q0_reg[9]_0 (buf_7_U_n_44));
  bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_6 buf_U
       (.E(buf_ce0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_0),
        .q0(buf_q0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_10 
       (.I0(zext_ln156_reg_1009[12]),
        .I1(sub131_reg_955[12]),
        .I2(sub131_reg_955[14]),
        .I3(zext_ln156_reg_1009[14]),
        .I4(sub131_reg_955[13]),
        .I5(zext_ln156_reg_1009[13]),
        .O(\cmp132_not_reg_1032[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_11 
       (.I0(zext_ln156_reg_1009[9]),
        .I1(sub131_reg_955[9]),
        .I2(sub131_reg_955[11]),
        .I3(zext_ln156_reg_1009[11]),
        .I4(sub131_reg_955[10]),
        .I5(zext_ln156_reg_1009[10]),
        .O(\cmp132_not_reg_1032[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_12 
       (.I0(zext_ln156_reg_1009[6]),
        .I1(sub131_reg_955[6]),
        .I2(sub131_reg_955[8]),
        .I3(zext_ln156_reg_1009[8]),
        .I4(sub131_reg_955[7]),
        .I5(zext_ln156_reg_1009[7]),
        .O(\cmp132_not_reg_1032[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_13 
       (.I0(zext_ln156_reg_1009[3]),
        .I1(sub131_reg_955[3]),
        .I2(sub131_reg_955[5]),
        .I3(zext_ln156_reg_1009[5]),
        .I4(sub131_reg_955[4]),
        .I5(zext_ln156_reg_1009[4]),
        .O(\cmp132_not_reg_1032[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_14 
       (.I0(zext_ln156_reg_1009[0]),
        .I1(sub131_reg_955[0]),
        .I2(sub131_reg_955[2]),
        .I3(zext_ln156_reg_1009[2]),
        .I4(sub131_reg_955[1]),
        .I5(zext_ln156_reg_1009[1]),
        .O(\cmp132_not_reg_1032[0]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp132_not_reg_1032[0]_i_3 
       (.I0(zext_ln156_reg_1009[30]),
        .I1(sub131_reg_955[30]),
        .I2(sub131_reg_955[31]),
        .O(\cmp132_not_reg_1032[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_4 
       (.I0(zext_ln156_reg_1009[27]),
        .I1(sub131_reg_955[27]),
        .I2(sub131_reg_955[29]),
        .I3(zext_ln156_reg_1009[29]),
        .I4(sub131_reg_955[28]),
        .I5(zext_ln156_reg_1009[28]),
        .O(\cmp132_not_reg_1032[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_5 
       (.I0(zext_ln156_reg_1009[24]),
        .I1(sub131_reg_955[24]),
        .I2(sub131_reg_955[26]),
        .I3(zext_ln156_reg_1009[26]),
        .I4(sub131_reg_955[25]),
        .I5(zext_ln156_reg_1009[25]),
        .O(\cmp132_not_reg_1032[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_7 
       (.I0(zext_ln156_reg_1009[21]),
        .I1(sub131_reg_955[21]),
        .I2(sub131_reg_955[23]),
        .I3(zext_ln156_reg_1009[23]),
        .I4(sub131_reg_955[22]),
        .I5(zext_ln156_reg_1009[22]),
        .O(\cmp132_not_reg_1032[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_8 
       (.I0(zext_ln156_reg_1009[18]),
        .I1(sub131_reg_955[18]),
        .I2(sub131_reg_955[20]),
        .I3(zext_ln156_reg_1009[20]),
        .I4(sub131_reg_955[19]),
        .I5(zext_ln156_reg_1009[19]),
        .O(\cmp132_not_reg_1032[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1032[0]_i_9 
       (.I0(zext_ln156_reg_1009[15]),
        .I1(sub131_reg_955[15]),
        .I2(sub131_reg_955[17]),
        .I3(zext_ln156_reg_1009[17]),
        .I4(sub131_reg_955[16]),
        .I5(zext_ln156_reg_1009[16]),
        .O(\cmp132_not_reg_1032[0]_i_9_n_3 ));
  FDRE \cmp132_not_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(cmp132_not_fu_822_p2),
        .Q(cmp132_not_reg_1032),
        .R(1'b0));
  CARRY4 \cmp132_not_reg_1032_reg[0]_i_1 
       (.CI(\cmp132_not_reg_1032_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp132_not_reg_1032_reg[0]_i_1_CO_UNCONNECTED [3],cmp132_not_fu_822_p2,\cmp132_not_reg_1032_reg[0]_i_1_n_5 ,\cmp132_not_reg_1032_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp132_not_reg_1032_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp132_not_reg_1032[0]_i_3_n_3 ,\cmp132_not_reg_1032[0]_i_4_n_3 ,\cmp132_not_reg_1032[0]_i_5_n_3 }));
  CARRY4 \cmp132_not_reg_1032_reg[0]_i_2 
       (.CI(\cmp132_not_reg_1032_reg[0]_i_6_n_3 ),
        .CO({\cmp132_not_reg_1032_reg[0]_i_2_n_3 ,\cmp132_not_reg_1032_reg[0]_i_2_n_4 ,\cmp132_not_reg_1032_reg[0]_i_2_n_5 ,\cmp132_not_reg_1032_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp132_not_reg_1032_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp132_not_reg_1032[0]_i_7_n_3 ,\cmp132_not_reg_1032[0]_i_8_n_3 ,\cmp132_not_reg_1032[0]_i_9_n_3 ,\cmp132_not_reg_1032[0]_i_10_n_3 }));
  CARRY4 \cmp132_not_reg_1032_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp132_not_reg_1032_reg[0]_i_6_n_3 ,\cmp132_not_reg_1032_reg[0]_i_6_n_4 ,\cmp132_not_reg_1032_reg[0]_i_6_n_5 ,\cmp132_not_reg_1032_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp132_not_reg_1032_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp132_not_reg_1032[0]_i_11_n_3 ,\cmp132_not_reg_1032[0]_i_12_n_3 ,\cmp132_not_reg_1032[0]_i_13_n_3 ,\cmp132_not_reg_1032[0]_i_14_n_3 }));
  bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504
       (.D(ap_NS_fsm[10:9]),
        .Q({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[8] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address1(buf_address1),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_n_11),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1),
        .\q0_reg[25] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_n_10),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525
       (.CO(icmp_ln160_fu_138_p22_in),
        .D({grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_5,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_6,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_7,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_8}),
        .E(acc_ce0),
        .O19(acc_q0),
        .Q(IFMCH_curr),
        .\acc_addr_reg_263_reg[4]_0 ({grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1[4:3],grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1[1:0]}),
        .ack_in(out_r_TREADY_int_regslice),
        .address1(address1[2]),
        .\ap_CS_fsm_reg[39] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_11),
        .\ap_CS_fsm_reg[47]_i_2 ({\indvar_flatten6_reg_482_reg_n_3_[31] ,\indvar_flatten6_reg_482_reg_n_3_[30] ,\indvar_flatten6_reg_482_reg_n_3_[29] ,\indvar_flatten6_reg_482_reg_n_3_[28] ,\indvar_flatten6_reg_482_reg_n_3_[27] ,\indvar_flatten6_reg_482_reg_n_3_[26] ,\indvar_flatten6_reg_482_reg_n_3_[25] ,\indvar_flatten6_reg_482_reg_n_3_[24] ,\indvar_flatten6_reg_482_reg_n_3_[23] ,\indvar_flatten6_reg_482_reg_n_3_[22] ,\indvar_flatten6_reg_482_reg_n_3_[21] ,\indvar_flatten6_reg_482_reg_n_3_[20] ,\indvar_flatten6_reg_482_reg_n_3_[19] ,\indvar_flatten6_reg_482_reg_n_3_[18] ,\indvar_flatten6_reg_482_reg_n_3_[17] ,\indvar_flatten6_reg_482_reg_n_3_[16] ,\indvar_flatten6_reg_482_reg_n_3_[15] ,\indvar_flatten6_reg_482_reg_n_3_[14] ,\indvar_flatten6_reg_482_reg_n_3_[13] ,\indvar_flatten6_reg_482_reg_n_3_[12] ,\indvar_flatten6_reg_482_reg_n_3_[11] ,\indvar_flatten6_reg_482_reg_n_3_[10] ,\indvar_flatten6_reg_482_reg_n_3_[9] ,\indvar_flatten6_reg_482_reg_n_3_[8] ,\indvar_flatten6_reg_482_reg_n_3_[7] ,\indvar_flatten6_reg_482_reg_n_3_[6] ,\indvar_flatten6_reg_482_reg_n_3_[5] ,\indvar_flatten6_reg_482_reg_n_3_[4] ,\indvar_flatten6_reg_482_reg_n_3_[3] ,\indvar_flatten6_reg_482_reg_n_3_[2] ,\indvar_flatten6_reg_482_reg_n_3_[1] ,\indvar_flatten6_reg_482_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[47]_i_2_0 (tmp_5_reg_971),
        .\ap_CS_fsm_reg[8] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_10),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_NS_fsm[48:47]),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_53),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address0(buf_address0[2]),
        .\ch_1_fu_60_reg[5]_i_4 (tmp_3_reg_966),
        .d1({grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_21,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_22,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_23,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_24,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_25,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_26,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_27,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_28,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_29,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_30,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_31,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_32,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_33,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_34,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_35,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_36,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_37,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_38,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_39,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_40,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_41,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_42,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_43,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_44,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_45,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_46,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_47,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_48,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_49,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_50,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_51,grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_52}),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .in_r_TDATA_int_regslice(in_r_TDATA_int_regslice[31:0]),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .\q0_reg[0] ({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state40,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\q0_reg[0]_0 (acc_U_n_43),
        .\q0_reg[31] (acc_U_n_57),
        .\q0_reg[31]_0 (acc_U_n_51),
        .\q0_reg[31]_1 (acc_U_n_40),
        .\q0_reg[31]_2 (acc_U_n_36),
        .\q0_reg[31]_3 (acc_U_n_53),
        .\q1_reg[31] (ap_NS_fsm[10]),
        .\q1_reg[31]_0 (acc_U_n_44),
        .ram_reg_0_31_0_0_i_5_0(acc_U_n_35),
        .ram_reg_0_31_0_0_i_5_1(acc_U_n_54),
        .ram_reg_0_31_0_0_i_5_2(acc_U_n_55),
        .ram_reg_0_31_0_0_i_5_3(acc_U_n_41),
        .\tmp_5_reg_971_reg[31] (icmp_ln157_fu_788_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_53),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555
       (.CO(p_0_in_9),
        .D({ap_NS_fsm[49],ap_NS_fsm[46]}),
        .E(ap_NS_fsm11_out),
        .Q(trunc_ln158_reg_1022),
        .SR(indvar_flatten6_reg_482),
        .add_ln178_fu_315_p2(add_ln178_fu_315_p2),
        .address1(address1[4:3]),
        .\ap_CS_fsm_reg[49] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_n_20),
        .\ap_CS_fsm_reg[51]_i_4 (indvar_flatten20_fu_198),
        .\ap_CS_fsm_reg[51]_i_4_0 (mul_ln154_1_reg_981),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address0(buf_address0),
        .d1(d1),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_n_58),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0(add_ln171_fu_252_p2),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1),
        .\indvar_flatten20_fu_198_reg[60] (icmp_ln155_fu_722_p2),
        .p_0_in(p_0_in_7),
        .p_0_in_0(p_0_in_6),
        .p_0_in_1(p_0_in_5),
        .p_0_in_2(p_0_in_4),
        .p_0_in_3(p_0_in_3),
        .p_0_in_4(p_0_in_2),
        .p_0_in_5(p_0_in_1),
        .p_0_in_6(p_0_in_0),
        .\q0_reg[25] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_n_11),
        .\q0_reg[25]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_15),
        .\q0_reg[25]_1 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_13),
        .\q0_reg[25]_2 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_16),
        .\q0_reg[25]_3 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_17),
        .\q0_reg[25]_4 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_18),
        .\q0_reg[25]_5 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_19),
        .\q0_reg[25]_6 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_20),
        .\q0_reg[25]_7 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_21),
        .\q0_reg[25]_8 (outch_fu_114),
        .\q0_reg[31] (acc_U_n_52),
        .\q0_reg[31]_0 (acc_U_n_40),
        .\q0_reg[31]_1 (acc_U_n_37),
        .\q0_reg[31]_2 (acc_U_n_53),
        .\q0_reg[31]_3 (acc_U_n_50),
        .ram_reg_0_31_0_0_i_6(acc_U_n_41),
        .ram_reg_0_31_0_0_i_6_0(acc_U_n_54),
        .ram_reg_0_31_0_0_i_7(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1[4:3]),
        .ram_reg_0_31_0_0_i_7_0(acc_U_n_35),
        .ram_reg_0_31_0_5_i_1_0({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state46,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state10}),
        .ram_reg_0_31_0_5_i_1_1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_14));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_n_58),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534
       (.\B_V_data_1_payload_A_reg[31] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA[31:0]),
        .\B_V_data_1_payload_A_reg[31]_0 (regslice_both_in_r_U_n_3),
        .CO(p_0_in_9),
        .D({ap_NS_fsm[50],ap_NS_fsm[45]}),
        .E(ap_block_pp0_stage0_subdone),
        .O12(buf_1_q0),
        .O13(buf_2_q0),
        .O14(buf_3_q0),
        .O15(buf_4_q0),
        .O16(buf_5_q0),
        .O17(buf_6_q0),
        .O18(buf_7_q0),
        .Q(mul_ln154_reg_976),
        .ack_in(out_r_TREADY_int_regslice),
        .address1(address1[1:0]),
        .\ap_CS_fsm_reg[45] ({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state47,ap_CS_fsm_state45,ap_CS_fsm_state40,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\ap_CS_fsm_reg[46] (ap_NS_fsm13_out),
        .\ap_CS_fsm_reg[49] (acc_ce1),
        .\ap_CS_fsm_reg[49]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_13),
        .\ap_CS_fsm_reg[49]_1 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_15),
        .\ap_CS_fsm_reg[49]_2 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_16),
        .\ap_CS_fsm_reg[49]_3 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_17),
        .\ap_CS_fsm_reg[49]_4 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_18),
        .\ap_CS_fsm_reg[49]_5 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_19),
        .\ap_CS_fsm_reg[49]_6 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_20),
        .\ap_CS_fsm_reg[49]_7 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_61),
        .ap_enable_reg_pp0_iter2_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_14),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_28),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_1_addr_reg_649_reg[4]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1),
        .cmp132_not_reg_1032(cmp132_not_reg_1032),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg(buf_ce0),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA),
        .in_r_TDATA_int_regslice(in_r_TDATA_int_regslice[31:29]),
        .\num_img_fu_194_reg[0] (icmp_ln157_fu_788_p2),
        .\outch_fu_114_reg[4]_0 (outch_fu_114),
        .\outch_fu_114_reg[5]_i_6_0 (IFMCH_curr),
        .p_0_in(p_0_in_8),
        .q0(buf_q0),
        .\q0_reg[31] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_10),
        .\q0_reg[31]_0 (acc_U_n_43),
        .\q0_reg[31]_1 (acc_U_n_49),
        .\q0_reg[31]_2 (acc_U_n_39),
        .\q0_reg[31]_3 (acc_U_n_53),
        .\q0_reg[31]_4 (acc_U_n_58),
        .\q0_reg[31]_5 (acc_U_n_52),
        .\q0_reg[31]_6 (acc_U_n_48),
        .\q0_reg[31]_7 (acc_U_n_38),
        .\q0_reg[31]_8 (acc_U_n_40),
        .\q0_reg[31]_9 (acc_U_n_56),
        .\q1_reg[31] (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_n_11),
        .ram_reg_0_31_0_0_i_14_0(add_ln171_fu_252_p2),
        .ram_reg_0_31_0_0_i_19_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1[1:0]),
        .ram_reg_0_31_0_0_i_19_1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_n_20),
        .ram_reg_0_31_0_0_i_3_0(acc_U_n_47),
        .ram_reg_0_31_0_0_i_3_1(acc_U_n_42),
        .ram_reg_0_31_0_0_i_4_0(acc_U_n_59),
        .ram_reg_0_31_0_0_i_4_1(acc_U_n_55),
        .ram_reg_0_31_0_0_i_4_2(acc_U_n_41),
        .select_ln155_1_reg_999(select_ln155_1_reg_999),
        .\tmp_1_reg_696_reg[0]_0 (out_r_TDATA_int_regslice[31:29]),
        .\tmp_6_reg_701_reg[0]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_27),
        .\tmp_7_reg_706_reg[10]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_38),
        .\tmp_7_reg_706_reg[11]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_39),
        .\tmp_7_reg_706_reg[12]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_40),
        .\tmp_7_reg_706_reg[13]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_41),
        .\tmp_7_reg_706_reg[14]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_42),
        .\tmp_7_reg_706_reg[15]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_43),
        .\tmp_7_reg_706_reg[16]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_44),
        .\tmp_7_reg_706_reg[17]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_45),
        .\tmp_7_reg_706_reg[18]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_46),
        .\tmp_7_reg_706_reg[19]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_47),
        .\tmp_7_reg_706_reg[1]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_29),
        .\tmp_7_reg_706_reg[20]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_48),
        .\tmp_7_reg_706_reg[21]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_49),
        .\tmp_7_reg_706_reg[22]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_50),
        .\tmp_7_reg_706_reg[23]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_51),
        .\tmp_7_reg_706_reg[24]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_52),
        .\tmp_7_reg_706_reg[25]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_53),
        .\tmp_7_reg_706_reg[26]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_54),
        .\tmp_7_reg_706_reg[27]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_55),
        .\tmp_7_reg_706_reg[28]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_56),
        .\tmp_7_reg_706_reg[2]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_30),
        .\tmp_7_reg_706_reg[3]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_31),
        .\tmp_7_reg_706_reg[4]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_32),
        .\tmp_7_reg_706_reg[5]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_33),
        .\tmp_7_reg_706_reg[6]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_34),
        .\tmp_7_reg_706_reg[7]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_35),
        .\tmp_7_reg_706_reg[8]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_36),
        .\tmp_7_reg_706_reg[9]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_37),
        .\valOut_last_reg_691_reg[0]_i_2_0 (sub137_reg_961),
        .\valOut_last_reg_691_reg[0]_i_3_0 (sub131_reg_955));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_61),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516
       (.D({ap_NS_fsm[51],ap_NS_fsm[43]}),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state46,ap_CS_fsm_state44,ap_CS_fsm_state43}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[43] (regslice_both_out_r_U_n_3),
        .\ap_CS_fsm_reg[51] (icmp_ln155_fu_722_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_10),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_4),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_8),
        .\i_fu_32_reg[31]_i_4 (KER_bound_reg_944),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .\in_r_read_reg_90_reg[63]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA),
        .\in_r_read_reg_90_reg[63]_1 (in_r_TDATA_int_regslice),
        .regslice_both_out_r_U_apdone_blk(regslice_both_out_r_U_apdone_blk));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_8),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    \icmp_ln153_reg_882[0]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(\icmp_ln153_reg_882_reg_n_3_[0] ),
        .I2(\icmp_ln153_reg_882[0]_i_2_n_3 ),
        .I3(mul_31ns_32ns_63_2_1_U45_n_6),
        .O(\icmp_ln153_reg_882[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \icmp_ln153_reg_882[0]_i_2 
       (.I0(mul_31ns_32ns_63_2_1_U45_n_5),
        .I1(valIn_data_reg_845[27]),
        .I2(valIn_data_reg_845[2]),
        .I3(ap_CS_fsm_state9),
        .I4(valIn_data_reg_845[1]),
        .I5(mul_31ns_32ns_63_2_1_U45_n_4),
        .O(\icmp_ln153_reg_882[0]_i_2_n_3 ));
  FDRE \icmp_ln153_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_882[0]_i_1_n_3 ),
        .Q(\icmp_ln153_reg_882_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[0]),
        .Q(indvar_flatten20_fu_198[0]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[10]),
        .Q(indvar_flatten20_fu_198[10]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[11]),
        .Q(indvar_flatten20_fu_198[11]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[12]),
        .Q(indvar_flatten20_fu_198[12]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[13]),
        .Q(indvar_flatten20_fu_198[13]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[14]),
        .Q(indvar_flatten20_fu_198[14]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[15]),
        .Q(indvar_flatten20_fu_198[15]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[16]),
        .Q(indvar_flatten20_fu_198[16]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[17]),
        .Q(indvar_flatten20_fu_198[17]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[18]),
        .Q(indvar_flatten20_fu_198[18]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[19]),
        .Q(indvar_flatten20_fu_198[19]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[1]),
        .Q(indvar_flatten20_fu_198[1]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[20]),
        .Q(indvar_flatten20_fu_198[20]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[21]),
        .Q(indvar_flatten20_fu_198[21]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[22]),
        .Q(indvar_flatten20_fu_198[22]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[23]),
        .Q(indvar_flatten20_fu_198[23]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[24]),
        .Q(indvar_flatten20_fu_198[24]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[25]),
        .Q(indvar_flatten20_fu_198[25]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[26]),
        .Q(indvar_flatten20_fu_198[26]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[27]),
        .Q(indvar_flatten20_fu_198[27]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[28]),
        .Q(indvar_flatten20_fu_198[28]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[29]),
        .Q(indvar_flatten20_fu_198[29]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[2]),
        .Q(indvar_flatten20_fu_198[2]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[30]),
        .Q(indvar_flatten20_fu_198[30]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[31]),
        .Q(indvar_flatten20_fu_198[31]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[32]),
        .Q(indvar_flatten20_fu_198[32]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[33]),
        .Q(indvar_flatten20_fu_198[33]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[34]),
        .Q(indvar_flatten20_fu_198[34]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[35]),
        .Q(indvar_flatten20_fu_198[35]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[36]),
        .Q(indvar_flatten20_fu_198[36]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[37]),
        .Q(indvar_flatten20_fu_198[37]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[38]),
        .Q(indvar_flatten20_fu_198[38]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[39]),
        .Q(indvar_flatten20_fu_198[39]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[3]),
        .Q(indvar_flatten20_fu_198[3]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[40]),
        .Q(indvar_flatten20_fu_198[40]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[41]),
        .Q(indvar_flatten20_fu_198[41]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[42]),
        .Q(indvar_flatten20_fu_198[42]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[43]),
        .Q(indvar_flatten20_fu_198[43]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[44]),
        .Q(indvar_flatten20_fu_198[44]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[45]),
        .Q(indvar_flatten20_fu_198[45]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[46]),
        .Q(indvar_flatten20_fu_198[46]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[47]),
        .Q(indvar_flatten20_fu_198[47]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[48]),
        .Q(indvar_flatten20_fu_198[48]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[49]),
        .Q(indvar_flatten20_fu_198[49]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[4]),
        .Q(indvar_flatten20_fu_198[4]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[50]),
        .Q(indvar_flatten20_fu_198[50]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[51]),
        .Q(indvar_flatten20_fu_198[51]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[52]),
        .Q(indvar_flatten20_fu_198[52]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[53]),
        .Q(indvar_flatten20_fu_198[53]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[54]),
        .Q(indvar_flatten20_fu_198[54]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[55]),
        .Q(indvar_flatten20_fu_198[55]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[56]),
        .Q(indvar_flatten20_fu_198[56]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[57]),
        .Q(indvar_flatten20_fu_198[57]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[58]),
        .Q(indvar_flatten20_fu_198[58]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[59]),
        .Q(indvar_flatten20_fu_198[59]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[5]),
        .Q(indvar_flatten20_fu_198[5]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[60]),
        .Q(indvar_flatten20_fu_198[60]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[61]),
        .Q(indvar_flatten20_fu_198[61]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[62]),
        .Q(indvar_flatten20_fu_198[62]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[6]),
        .Q(indvar_flatten20_fu_198[6]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[7]),
        .Q(indvar_flatten20_fu_198[7]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[8]),
        .Q(indvar_flatten20_fu_198[8]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_198_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln155_reg_989[9]),
        .Q(indvar_flatten20_fu_198[9]),
        .R(ap_NS_fsm[44]));
  FDRE \indvar_flatten6_reg_482_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[0]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[0] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[10]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[10] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[11]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[11] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[12]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[12] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[13]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[13] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[14]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[14] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[15]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[15] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[16]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[16] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[17]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[17] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[18]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[18] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[19]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[19] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[1]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[1] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[20]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[20] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[21]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[21] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[22]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[22] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[23]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[23] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[24]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[24] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[25]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[25] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[26]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[26] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[27]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[27] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[28]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[28] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[29]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[29] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[2]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[2] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[30]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[30] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[31]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[31] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[3]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[3] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[4]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[4] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[5]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[5] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[6]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[6] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[7]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[7] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[8]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[8] ),
        .R(indvar_flatten6_reg_482));
  FDRE \indvar_flatten6_reg_482_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln157_reg_1017[9]),
        .Q(\indvar_flatten6_reg_482_reg_n_3_[9] ),
        .R(indvar_flatten6_reg_482));
  bd_0_hls_inst_0_maxpool_CIF_0_2_mul_31ns_32ns_63_2_1 mul_31ns_32ns_63_2_1_U45
       (.D({buff0_reg__1,mul_31ns_32ns_63_2_1_U45_n_54,mul_31ns_32ns_63_2_1_U45_n_55,mul_31ns_32ns_63_2_1_U45_n_56,mul_31ns_32ns_63_2_1_U45_n_57,mul_31ns_32ns_63_2_1_U45_n_58,mul_31ns_32ns_63_2_1_U45_n_59,mul_31ns_32ns_63_2_1_U45_n_60,mul_31ns_32ns_63_2_1_U45_n_61,mul_31ns_32ns_63_2_1_U45_n_62,mul_31ns_32ns_63_2_1_U45_n_63,mul_31ns_32ns_63_2_1_U45_n_64,mul_31ns_32ns_63_2_1_U45_n_65,mul_31ns_32ns_63_2_1_U45_n_66,mul_31ns_32ns_63_2_1_U45_n_67,mul_31ns_32ns_63_2_1_U45_n_68,mul_31ns_32ns_63_2_1_U45_n_69}),
        .IFMCH_curr0(IFMCH_curr0),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .tmp_product_0(in_r_TDATA_int_regslice[31:0]),
        .tmp_product_1({valIn_data_reg_845[31:2],valIn_data_reg_845[0]}),
        .\valIn_data_reg_845_reg[16] (mul_31ns_32ns_63_2_1_U45_n_6),
        .\valIn_data_reg_845_reg[28] (mul_31ns_32ns_63_2_1_U45_n_5),
        .\valIn_data_reg_845_reg[2] (mul_31ns_32ns_63_2_1_U45_n_3),
        .\valIn_data_reg_845_reg[31] (mul_31ns_32ns_63_2_1_U45_n_4));
  bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32ns_31ns_63_2_1 mul_32ns_31ns_63_2_1_U46
       (.D({buff0_reg__1_11,mul_32ns_31ns_63_2_1_U46_n_50,mul_32ns_31ns_63_2_1_U46_n_51,mul_32ns_31ns_63_2_1_U46_n_52,mul_32ns_31ns_63_2_1_U46_n_53,mul_32ns_31ns_63_2_1_U46_n_54,mul_32ns_31ns_63_2_1_U46_n_55,mul_32ns_31ns_63_2_1_U46_n_56,mul_32ns_31ns_63_2_1_U46_n_57,mul_32ns_31ns_63_2_1_U46_n_58,mul_32ns_31ns_63_2_1_U46_n_59,mul_32ns_31ns_63_2_1_U46_n_60,mul_32ns_31ns_63_2_1_U46_n_61,mul_32ns_31ns_63_2_1_U46_n_62,mul_32ns_31ns_63_2_1_U46_n_63,mul_32ns_31ns_63_2_1_U46_n_64,mul_32ns_31ns_63_2_1_U46_n_65}),
        .IFMCH_curr0(IFMCH_curr0),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .buff0_reg_0(in_r_TDATA_int_regslice[31:0]));
  bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32s_32s_32_1_1 mul_32s_32s_32_1_1_U47
       (.D(KER_size_0_fu_626_p2),
        .\KER_size_0_reg_886[31]_i_31_0 (valIn_data_2_reg_857),
        .Q(valIn_data_4_reg_868));
  bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32s_32s_32_1_1_7 mul_32s_32s_32_1_1_U48
       (.D(KER_size_1_fu_678_p2),
        .\KER_size_1_reg_939[31]_i_31_0 (valIn_data_2_reg_857),
        .Q(KER_size_0_reg_886));
  bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32s_32s_32_1_1_8 mul_32s_32s_32_1_1_U49
       (.D(KER_bound_fu_682_p2),
        .\KER_bound_reg_944[31]_i_31_0 (valIn_data_3_reg_863),
        .Q(KER_size_1_reg_939));
  FDRE \mul_ln154_1_reg_981_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_65),
        .Q(mul_ln154_1_reg_981[0]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_55),
        .Q(mul_ln154_1_reg_981[10]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_54),
        .Q(mul_ln154_1_reg_981[11]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_53),
        .Q(mul_ln154_1_reg_981[12]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_52),
        .Q(mul_ln154_1_reg_981[13]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_51),
        .Q(mul_ln154_1_reg_981[14]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_50),
        .Q(mul_ln154_1_reg_981[15]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[16]),
        .Q(mul_ln154_1_reg_981[16]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[17]),
        .Q(mul_ln154_1_reg_981[17]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[18]),
        .Q(mul_ln154_1_reg_981[18]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[19]),
        .Q(mul_ln154_1_reg_981[19]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_64),
        .Q(mul_ln154_1_reg_981[1]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[20]),
        .Q(mul_ln154_1_reg_981[20]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[21]),
        .Q(mul_ln154_1_reg_981[21]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[22]),
        .Q(mul_ln154_1_reg_981[22]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[23]),
        .Q(mul_ln154_1_reg_981[23]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[24]),
        .Q(mul_ln154_1_reg_981[24]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[25]),
        .Q(mul_ln154_1_reg_981[25]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[26]),
        .Q(mul_ln154_1_reg_981[26]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[27]),
        .Q(mul_ln154_1_reg_981[27]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[28]),
        .Q(mul_ln154_1_reg_981[28]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[29]),
        .Q(mul_ln154_1_reg_981[29]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_63),
        .Q(mul_ln154_1_reg_981[2]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[30]),
        .Q(mul_ln154_1_reg_981[30]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[31]),
        .Q(mul_ln154_1_reg_981[31]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[32]),
        .Q(mul_ln154_1_reg_981[32]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[33]),
        .Q(mul_ln154_1_reg_981[33]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[34]),
        .Q(mul_ln154_1_reg_981[34]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[35]),
        .Q(mul_ln154_1_reg_981[35]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[36]),
        .Q(mul_ln154_1_reg_981[36]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[37]),
        .Q(mul_ln154_1_reg_981[37]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[38]),
        .Q(mul_ln154_1_reg_981[38]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[39]),
        .Q(mul_ln154_1_reg_981[39]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_62),
        .Q(mul_ln154_1_reg_981[3]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[40]),
        .Q(mul_ln154_1_reg_981[40]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[41]),
        .Q(mul_ln154_1_reg_981[41]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[42]),
        .Q(mul_ln154_1_reg_981[42]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[43]),
        .Q(mul_ln154_1_reg_981[43]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[44]),
        .Q(mul_ln154_1_reg_981[44]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[45]),
        .Q(mul_ln154_1_reg_981[45]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[46]),
        .Q(mul_ln154_1_reg_981[46]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[47]),
        .Q(mul_ln154_1_reg_981[47]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[48]),
        .Q(mul_ln154_1_reg_981[48]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[49]),
        .Q(mul_ln154_1_reg_981[49]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_61),
        .Q(mul_ln154_1_reg_981[4]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[50]),
        .Q(mul_ln154_1_reg_981[50]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[51]),
        .Q(mul_ln154_1_reg_981[51]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[52]),
        .Q(mul_ln154_1_reg_981[52]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[53]),
        .Q(mul_ln154_1_reg_981[53]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[54]),
        .Q(mul_ln154_1_reg_981[54]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[55]),
        .Q(mul_ln154_1_reg_981[55]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[56]),
        .Q(mul_ln154_1_reg_981[56]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[57]),
        .Q(mul_ln154_1_reg_981[57]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[58]),
        .Q(mul_ln154_1_reg_981[58]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[59]),
        .Q(mul_ln154_1_reg_981[59]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_60),
        .Q(mul_ln154_1_reg_981[5]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[60]),
        .Q(mul_ln154_1_reg_981[60]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[61]),
        .Q(mul_ln154_1_reg_981[61]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_11[62]),
        .Q(mul_ln154_1_reg_981[62]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_59),
        .Q(mul_ln154_1_reg_981[6]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_58),
        .Q(mul_ln154_1_reg_981[7]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_57),
        .Q(mul_ln154_1_reg_981[8]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_981_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U46_n_56),
        .Q(mul_ln154_1_reg_981[9]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_69),
        .Q(mul_ln154_reg_976[0]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_59),
        .Q(mul_ln154_reg_976[10]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_58),
        .Q(mul_ln154_reg_976[11]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_57),
        .Q(mul_ln154_reg_976[12]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_56),
        .Q(mul_ln154_reg_976[13]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_55),
        .Q(mul_ln154_reg_976[14]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_54),
        .Q(mul_ln154_reg_976[15]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[16]),
        .Q(mul_ln154_reg_976[16]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[17]),
        .Q(mul_ln154_reg_976[17]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[18]),
        .Q(mul_ln154_reg_976[18]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[19]),
        .Q(mul_ln154_reg_976[19]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_68),
        .Q(mul_ln154_reg_976[1]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[20]),
        .Q(mul_ln154_reg_976[20]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[21]),
        .Q(mul_ln154_reg_976[21]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[22]),
        .Q(mul_ln154_reg_976[22]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[23]),
        .Q(mul_ln154_reg_976[23]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[24]),
        .Q(mul_ln154_reg_976[24]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[25]),
        .Q(mul_ln154_reg_976[25]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[26]),
        .Q(mul_ln154_reg_976[26]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[27]),
        .Q(mul_ln154_reg_976[27]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[28]),
        .Q(mul_ln154_reg_976[28]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[29]),
        .Q(mul_ln154_reg_976[29]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_67),
        .Q(mul_ln154_reg_976[2]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[30]),
        .Q(mul_ln154_reg_976[30]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[31]),
        .Q(mul_ln154_reg_976[31]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[32]),
        .Q(mul_ln154_reg_976[32]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[33]),
        .Q(mul_ln154_reg_976[33]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[34]),
        .Q(mul_ln154_reg_976[34]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[35]),
        .Q(mul_ln154_reg_976[35]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[36]),
        .Q(mul_ln154_reg_976[36]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[37]),
        .Q(mul_ln154_reg_976[37]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[38]),
        .Q(mul_ln154_reg_976[38]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[39]),
        .Q(mul_ln154_reg_976[39]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_66),
        .Q(mul_ln154_reg_976[3]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[40]),
        .Q(mul_ln154_reg_976[40]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[41]),
        .Q(mul_ln154_reg_976[41]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[42]),
        .Q(mul_ln154_reg_976[42]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[43]),
        .Q(mul_ln154_reg_976[43]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[44]),
        .Q(mul_ln154_reg_976[44]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[45]),
        .Q(mul_ln154_reg_976[45]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[46]),
        .Q(mul_ln154_reg_976[46]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[47]),
        .Q(mul_ln154_reg_976[47]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[48]),
        .Q(mul_ln154_reg_976[48]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[49]),
        .Q(mul_ln154_reg_976[49]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_65),
        .Q(mul_ln154_reg_976[4]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[50]),
        .Q(mul_ln154_reg_976[50]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[51]),
        .Q(mul_ln154_reg_976[51]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[52]),
        .Q(mul_ln154_reg_976[52]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[53]),
        .Q(mul_ln154_reg_976[53]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[54]),
        .Q(mul_ln154_reg_976[54]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[55]),
        .Q(mul_ln154_reg_976[55]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[56]),
        .Q(mul_ln154_reg_976[56]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[57]),
        .Q(mul_ln154_reg_976[57]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[58]),
        .Q(mul_ln154_reg_976[58]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[59]),
        .Q(mul_ln154_reg_976[59]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_64),
        .Q(mul_ln154_reg_976[5]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[60]),
        .Q(mul_ln154_reg_976[60]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[61]),
        .Q(mul_ln154_reg_976[61]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[62]),
        .Q(mul_ln154_reg_976[62]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_63),
        .Q(mul_ln154_reg_976[6]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_62),
        .Q(mul_ln154_reg_976[7]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_61),
        .Q(mul_ln154_reg_976[8]),
        .R(1'b0));
  FDRE \mul_ln154_reg_976_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U45_n_60),
        .Q(mul_ln154_reg_976[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[0]),
        .Q(num_img_fu_194[0]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[10]),
        .Q(num_img_fu_194[10]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[11]),
        .Q(num_img_fu_194[11]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[12]),
        .Q(num_img_fu_194[12]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[13]),
        .Q(num_img_fu_194[13]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[14]),
        .Q(num_img_fu_194[14]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[15]),
        .Q(num_img_fu_194[15]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[16]),
        .Q(num_img_fu_194[16]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[17]),
        .Q(num_img_fu_194[17]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[18]),
        .Q(num_img_fu_194[18]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[19]),
        .Q(num_img_fu_194[19]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[1]),
        .Q(num_img_fu_194[1]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[20]),
        .Q(num_img_fu_194[20]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[21]),
        .Q(num_img_fu_194[21]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[22]),
        .Q(num_img_fu_194[22]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[23]),
        .Q(num_img_fu_194[23]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[24]),
        .Q(num_img_fu_194[24]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[25]),
        .Q(num_img_fu_194[25]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[26]),
        .Q(num_img_fu_194[26]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[27]),
        .Q(num_img_fu_194[27]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[28]),
        .Q(num_img_fu_194[28]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[29]),
        .Q(num_img_fu_194[29]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[2]),
        .Q(num_img_fu_194[2]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[30]),
        .Q(num_img_fu_194[30]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[31]),
        .Q(num_img_fu_194[31]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[3]),
        .Q(num_img_fu_194[3]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[4]),
        .Q(num_img_fu_194[4]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[5]),
        .Q(num_img_fu_194[5]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[6]),
        .Q(num_img_fu_194[6]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[7]),
        .Q(num_img_fu_194[7]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[8]),
        .Q(num_img_fu_194[8]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(select_ln155_2_reg_1004[9]),
        .Q(num_img_fu_194[9]),
        .R(ap_NS_fsm[44]));
  FDRE \pool_out_bound_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[0]),
        .Q(pool_out_bound_reg_912[0]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[10]),
        .Q(pool_out_bound_reg_912[10]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[11]),
        .Q(pool_out_bound_reg_912[11]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[12]),
        .Q(pool_out_bound_reg_912[12]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[13]),
        .Q(pool_out_bound_reg_912[13]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[14]),
        .Q(pool_out_bound_reg_912[14]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[15]),
        .Q(pool_out_bound_reg_912[15]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[16]),
        .Q(pool_out_bound_reg_912[16]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[17]),
        .Q(pool_out_bound_reg_912[17]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[18]),
        .Q(pool_out_bound_reg_912[18]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[19]),
        .Q(pool_out_bound_reg_912[19]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[1]),
        .Q(pool_out_bound_reg_912[1]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[20]),
        .Q(pool_out_bound_reg_912[20]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[21]),
        .Q(pool_out_bound_reg_912[21]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[22]),
        .Q(pool_out_bound_reg_912[22]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[23]),
        .Q(pool_out_bound_reg_912[23]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[24]),
        .Q(pool_out_bound_reg_912[24]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[25]),
        .Q(pool_out_bound_reg_912[25]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[26]),
        .Q(pool_out_bound_reg_912[26]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[27]),
        .Q(pool_out_bound_reg_912[27]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[28]),
        .Q(pool_out_bound_reg_912[28]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[29]),
        .Q(pool_out_bound_reg_912[29]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[2]),
        .Q(pool_out_bound_reg_912[2]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[30]),
        .Q(pool_out_bound_reg_912[30]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[3]),
        .Q(pool_out_bound_reg_912[3]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[4]),
        .Q(pool_out_bound_reg_912[4]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[5]),
        .Q(pool_out_bound_reg_912[5]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[6]),
        .Q(pool_out_bound_reg_912[6]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[7]),
        .Q(pool_out_bound_reg_912[7]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[8]),
        .Q(pool_out_bound_reg_912[8]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_912_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_569_p0[9]),
        .Q(pool_out_bound_reg_912[9]),
        .R(1'b0));
  bd_0_hls_inst_0_maxpool_CIF_0_2_regslice_both regslice_both_in_r_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_27),
        .\B_V_data_1_payload_A_reg[0]_1 (regslice_both_out_r_U_n_10),
        .\B_V_data_1_payload_A_reg[10]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_38),
        .\B_V_data_1_payload_A_reg[11]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_39),
        .\B_V_data_1_payload_A_reg[12]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_40),
        .\B_V_data_1_payload_A_reg[13]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_41),
        .\B_V_data_1_payload_A_reg[14]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_42),
        .\B_V_data_1_payload_A_reg[15]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_43),
        .\B_V_data_1_payload_A_reg[16]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_44),
        .\B_V_data_1_payload_A_reg[17]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_45),
        .\B_V_data_1_payload_A_reg[18]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_46),
        .\B_V_data_1_payload_A_reg[19]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_47),
        .\B_V_data_1_payload_A_reg[1]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_29),
        .\B_V_data_1_payload_A_reg[20]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_48),
        .\B_V_data_1_payload_A_reg[21]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_49),
        .\B_V_data_1_payload_A_reg[22]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_50),
        .\B_V_data_1_payload_A_reg[23]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_51),
        .\B_V_data_1_payload_A_reg[24]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_52),
        .\B_V_data_1_payload_A_reg[25]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_53),
        .\B_V_data_1_payload_A_reg[26]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_54),
        .\B_V_data_1_payload_A_reg[27]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_55),
        .\B_V_data_1_payload_A_reg[28]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_56),
        .\B_V_data_1_payload_A_reg[2]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_30),
        .\B_V_data_1_payload_A_reg[32]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_28),
        .\B_V_data_1_payload_A_reg[3]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_31),
        .\B_V_data_1_payload_A_reg[4]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_32),
        .\B_V_data_1_payload_A_reg[5]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_33),
        .\B_V_data_1_payload_A_reg[63]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA[63:32]),
        .\B_V_data_1_payload_A_reg[6]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_34),
        .\B_V_data_1_payload_A_reg[7]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_35),
        .\B_V_data_1_payload_A_reg[8]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_36),
        .\B_V_data_1_payload_A_reg[9]_0 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_n_37),
        .\B_V_data_1_payload_B_reg[63]_0 (in_r_TDATA_int_regslice),
        .B_V_data_1_sel_rd_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_4),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_in_r_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (ap_NS_fsm[8:2]),
        .\B_V_data_1_state_reg[0]_2 (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_n_7),
        .\B_V_data_1_state_reg[1]_0 (in_r_TREADY),
        .CO(icmp_ln160_fu_138_p22_in),
        .D({out_r_TDATA_int_regslice[63:32],out_r_TDATA_int_regslice[28:0]}),
        .Q({ap_CS_fsm_state51,ap_CS_fsm_state48,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ack_in(out_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TVALID(in_r_TVALID),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out_r_TVALID_int_regslice(out_r_TVALID_int_regslice));
  bd_0_hls_inst_0_maxpool_CIF_0_2_regslice_both_9 regslice_both_out_r_U
       (.\B_V_data_1_payload_A_reg[63]_0 (out_r_TDATA_int_regslice),
        .\B_V_data_1_state_reg[0]_0 (out_r_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_out_r_U_n_3),
        .D(ap_NS_fsm[1:0]),
        .E(ap_block_pp0_stage0_subdone),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[1] (acc_U_n_54),
        .\ap_CS_fsm_reg[1]_0 (acc_U_n_41),
        .\ap_CS_fsm_reg[1]_1 (acc_U_n_45),
        .\ap_CS_fsm_reg[1]_2 (acc_U_n_46),
        .\ap_CS_fsm_reg[3] (regslice_both_out_r_U_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_10),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TVALID_int_regslice(out_r_TVALID_int_regslice),
        .regslice_both_out_r_U_apdone_blk(regslice_both_out_r_U_apdone_blk),
        .tmp_product(mul_31ns_32ns_63_2_1_U45_n_6),
        .tmp_product_0(mul_31ns_32ns_63_2_1_U45_n_4),
        .tmp_product_1(valIn_data_reg_845[1]),
        .tmp_product_2(mul_31ns_32ns_63_2_1_U45_n_3),
        .tmp_product_3(mul_31ns_32ns_63_2_1_U45_n_5),
        .\valIn_data_reg_845_reg[1] (IFMCH_curr0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln155_1_reg_999[0]_i_1 
       (.I0(cmp130_not_mid1_fu_758_p2),
        .I1(p_0_in0_out),
        .I2(cmp130_not29_fu_763_p2),
        .O(select_ln155_1_fu_768_p3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_10 
       (.I0(num_img_fu_194[27]),
        .I1(sub_reg_949[27]),
        .I2(sub_reg_949[29]),
        .I3(num_img_fu_194[29]),
        .I4(sub_reg_949[28]),
        .I5(num_img_fu_194[28]),
        .O(\select_ln155_1_reg_999[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_11 
       (.I0(num_img_fu_194[24]),
        .I1(sub_reg_949[24]),
        .I2(sub_reg_949[26]),
        .I3(num_img_fu_194[26]),
        .I4(sub_reg_949[25]),
        .I5(num_img_fu_194[25]),
        .O(\select_ln155_1_reg_999[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_13 
       (.I0(add_ln155_1_fu_752_p2[21]),
        .I1(sub_reg_949[21]),
        .I2(sub_reg_949[23]),
        .I3(add_ln155_1_fu_752_p2[23]),
        .I4(sub_reg_949[22]),
        .I5(add_ln155_1_fu_752_p2[22]),
        .O(\select_ln155_1_reg_999[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_14 
       (.I0(add_ln155_1_fu_752_p2[18]),
        .I1(sub_reg_949[18]),
        .I2(sub_reg_949[20]),
        .I3(add_ln155_1_fu_752_p2[20]),
        .I4(sub_reg_949[19]),
        .I5(add_ln155_1_fu_752_p2[19]),
        .O(\select_ln155_1_reg_999[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_15 
       (.I0(add_ln155_1_fu_752_p2[15]),
        .I1(sub_reg_949[15]),
        .I2(sub_reg_949[17]),
        .I3(add_ln155_1_fu_752_p2[17]),
        .I4(sub_reg_949[16]),
        .I5(add_ln155_1_fu_752_p2[16]),
        .O(\select_ln155_1_reg_999[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_16 
       (.I0(add_ln155_1_fu_752_p2[12]),
        .I1(sub_reg_949[12]),
        .I2(sub_reg_949[14]),
        .I3(add_ln155_1_fu_752_p2[14]),
        .I4(sub_reg_949[13]),
        .I5(add_ln155_1_fu_752_p2[13]),
        .O(\select_ln155_1_reg_999[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_18 
       (.I0(num_img_fu_194[21]),
        .I1(sub_reg_949[21]),
        .I2(sub_reg_949[23]),
        .I3(num_img_fu_194[23]),
        .I4(sub_reg_949[22]),
        .I5(num_img_fu_194[22]),
        .O(\select_ln155_1_reg_999[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_19 
       (.I0(num_img_fu_194[18]),
        .I1(sub_reg_949[18]),
        .I2(sub_reg_949[20]),
        .I3(num_img_fu_194[20]),
        .I4(sub_reg_949[19]),
        .I5(num_img_fu_194[19]),
        .O(\select_ln155_1_reg_999[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_20 
       (.I0(num_img_fu_194[15]),
        .I1(sub_reg_949[15]),
        .I2(sub_reg_949[17]),
        .I3(num_img_fu_194[17]),
        .I4(sub_reg_949[16]),
        .I5(num_img_fu_194[16]),
        .O(\select_ln155_1_reg_999[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_21 
       (.I0(num_img_fu_194[12]),
        .I1(sub_reg_949[12]),
        .I2(sub_reg_949[14]),
        .I3(num_img_fu_194[14]),
        .I4(sub_reg_949[13]),
        .I5(num_img_fu_194[13]),
        .O(\select_ln155_1_reg_999[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_22 
       (.I0(add_ln155_1_fu_752_p2[9]),
        .I1(sub_reg_949[9]),
        .I2(sub_reg_949[11]),
        .I3(add_ln155_1_fu_752_p2[11]),
        .I4(sub_reg_949[10]),
        .I5(add_ln155_1_fu_752_p2[10]),
        .O(\select_ln155_1_reg_999[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_23 
       (.I0(add_ln155_1_fu_752_p2[6]),
        .I1(sub_reg_949[6]),
        .I2(sub_reg_949[8]),
        .I3(add_ln155_1_fu_752_p2[8]),
        .I4(sub_reg_949[7]),
        .I5(add_ln155_1_fu_752_p2[7]),
        .O(\select_ln155_1_reg_999[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_24 
       (.I0(add_ln155_1_fu_752_p2[3]),
        .I1(sub_reg_949[3]),
        .I2(sub_reg_949[5]),
        .I3(add_ln155_1_fu_752_p2[5]),
        .I4(sub_reg_949[4]),
        .I5(add_ln155_1_fu_752_p2[4]),
        .O(\select_ln155_1_reg_999[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \select_ln155_1_reg_999[0]_i_25 
       (.I0(sub_reg_949[0]),
        .I1(num_img_fu_194[0]),
        .I2(sub_reg_949[2]),
        .I3(add_ln155_1_fu_752_p2[2]),
        .I4(sub_reg_949[1]),
        .I5(add_ln155_1_fu_752_p2[1]),
        .O(\select_ln155_1_reg_999[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_26 
       (.I0(num_img_fu_194[9]),
        .I1(sub_reg_949[9]),
        .I2(sub_reg_949[11]),
        .I3(num_img_fu_194[11]),
        .I4(sub_reg_949[10]),
        .I5(num_img_fu_194[10]),
        .O(\select_ln155_1_reg_999[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_27 
       (.I0(num_img_fu_194[6]),
        .I1(sub_reg_949[6]),
        .I2(sub_reg_949[8]),
        .I3(num_img_fu_194[8]),
        .I4(sub_reg_949[7]),
        .I5(num_img_fu_194[7]),
        .O(\select_ln155_1_reg_999[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_28 
       (.I0(num_img_fu_194[3]),
        .I1(sub_reg_949[3]),
        .I2(sub_reg_949[5]),
        .I3(num_img_fu_194[5]),
        .I4(sub_reg_949[4]),
        .I5(num_img_fu_194[4]),
        .O(\select_ln155_1_reg_999[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_29 
       (.I0(num_img_fu_194[0]),
        .I1(sub_reg_949[0]),
        .I2(sub_reg_949[2]),
        .I3(num_img_fu_194[2]),
        .I4(sub_reg_949[1]),
        .I5(num_img_fu_194[1]),
        .O(\select_ln155_1_reg_999[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln155_1_reg_999[0]_i_5 
       (.I0(add_ln155_1_fu_752_p2[30]),
        .I1(sub_reg_949[30]),
        .I2(add_ln155_1_fu_752_p2[31]),
        .I3(sub_reg_949[31]),
        .O(\select_ln155_1_reg_999[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_6 
       (.I0(add_ln155_1_fu_752_p2[27]),
        .I1(sub_reg_949[27]),
        .I2(sub_reg_949[29]),
        .I3(add_ln155_1_fu_752_p2[29]),
        .I4(sub_reg_949[28]),
        .I5(add_ln155_1_fu_752_p2[28]),
        .O(\select_ln155_1_reg_999[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_999[0]_i_7 
       (.I0(add_ln155_1_fu_752_p2[24]),
        .I1(sub_reg_949[24]),
        .I2(sub_reg_949[26]),
        .I3(add_ln155_1_fu_752_p2[26]),
        .I4(sub_reg_949[25]),
        .I5(add_ln155_1_fu_752_p2[25]),
        .O(\select_ln155_1_reg_999[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln155_1_reg_999[0]_i_9 
       (.I0(num_img_fu_194[30]),
        .I1(sub_reg_949[30]),
        .I2(num_img_fu_194[31]),
        .I3(sub_reg_949[31]),
        .O(\select_ln155_1_reg_999[0]_i_9_n_3 ));
  FDRE \select_ln155_1_reg_999_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_1_fu_768_p3),
        .Q(select_ln155_1_reg_999),
        .R(1'b0));
  CARRY4 \select_ln155_1_reg_999_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\select_ln155_1_reg_999_reg[0]_i_12_n_3 ,\select_ln155_1_reg_999_reg[0]_i_12_n_4 ,\select_ln155_1_reg_999_reg[0]_i_12_n_5 ,\select_ln155_1_reg_999_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_999_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_999[0]_i_22_n_3 ,\select_ln155_1_reg_999[0]_i_23_n_3 ,\select_ln155_1_reg_999[0]_i_24_n_3 ,\select_ln155_1_reg_999[0]_i_25_n_3 }));
  CARRY4 \select_ln155_1_reg_999_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\select_ln155_1_reg_999_reg[0]_i_17_n_3 ,\select_ln155_1_reg_999_reg[0]_i_17_n_4 ,\select_ln155_1_reg_999_reg[0]_i_17_n_5 ,\select_ln155_1_reg_999_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_999_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_999[0]_i_26_n_3 ,\select_ln155_1_reg_999[0]_i_27_n_3 ,\select_ln155_1_reg_999[0]_i_28_n_3 ,\select_ln155_1_reg_999[0]_i_29_n_3 }));
  CARRY4 \select_ln155_1_reg_999_reg[0]_i_2 
       (.CI(\select_ln155_1_reg_999_reg[0]_i_4_n_3 ),
        .CO({\NLW_select_ln155_1_reg_999_reg[0]_i_2_CO_UNCONNECTED [3],cmp130_not_mid1_fu_758_p2,\select_ln155_1_reg_999_reg[0]_i_2_n_5 ,\select_ln155_1_reg_999_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_999_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_1_reg_999[0]_i_5_n_3 ,\select_ln155_1_reg_999[0]_i_6_n_3 ,\select_ln155_1_reg_999[0]_i_7_n_3 }));
  CARRY4 \select_ln155_1_reg_999_reg[0]_i_3 
       (.CI(\select_ln155_1_reg_999_reg[0]_i_8_n_3 ),
        .CO({\NLW_select_ln155_1_reg_999_reg[0]_i_3_CO_UNCONNECTED [3],cmp130_not29_fu_763_p2,\select_ln155_1_reg_999_reg[0]_i_3_n_5 ,\select_ln155_1_reg_999_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_999_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_1_reg_999[0]_i_9_n_3 ,\select_ln155_1_reg_999[0]_i_10_n_3 ,\select_ln155_1_reg_999[0]_i_11_n_3 }));
  CARRY4 \select_ln155_1_reg_999_reg[0]_i_4 
       (.CI(\select_ln155_1_reg_999_reg[0]_i_12_n_3 ),
        .CO({\select_ln155_1_reg_999_reg[0]_i_4_n_3 ,\select_ln155_1_reg_999_reg[0]_i_4_n_4 ,\select_ln155_1_reg_999_reg[0]_i_4_n_5 ,\select_ln155_1_reg_999_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_999_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_999[0]_i_13_n_3 ,\select_ln155_1_reg_999[0]_i_14_n_3 ,\select_ln155_1_reg_999[0]_i_15_n_3 ,\select_ln155_1_reg_999[0]_i_16_n_3 }));
  CARRY4 \select_ln155_1_reg_999_reg[0]_i_8 
       (.CI(\select_ln155_1_reg_999_reg[0]_i_17_n_3 ),
        .CO({\select_ln155_1_reg_999_reg[0]_i_8_n_3 ,\select_ln155_1_reg_999_reg[0]_i_8_n_4 ,\select_ln155_1_reg_999_reg[0]_i_8_n_5 ,\select_ln155_1_reg_999_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_999_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_999[0]_i_18_n_3 ,\select_ln155_1_reg_999[0]_i_19_n_3 ,\select_ln155_1_reg_999[0]_i_20_n_3 ,\select_ln155_1_reg_999[0]_i_21_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln155_2_reg_1004[0]_i_1 
       (.I0(num_img_fu_194[0]),
        .I1(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[10]_i_1 
       (.I0(add_ln155_1_fu_752_p2[10]),
        .I1(num_img_fu_194[10]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[11]_i_1 
       (.I0(add_ln155_1_fu_752_p2[11]),
        .I1(num_img_fu_194[11]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[12]_i_1 
       (.I0(add_ln155_1_fu_752_p2[12]),
        .I1(num_img_fu_194[12]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[13]_i_1 
       (.I0(add_ln155_1_fu_752_p2[13]),
        .I1(num_img_fu_194[13]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[14]_i_1 
       (.I0(add_ln155_1_fu_752_p2[14]),
        .I1(num_img_fu_194[14]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[15]_i_1 
       (.I0(add_ln155_1_fu_752_p2[15]),
        .I1(num_img_fu_194[15]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[16]_i_1 
       (.I0(add_ln155_1_fu_752_p2[16]),
        .I1(num_img_fu_194[16]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[17]_i_1 
       (.I0(add_ln155_1_fu_752_p2[17]),
        .I1(num_img_fu_194[17]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[18]_i_1 
       (.I0(add_ln155_1_fu_752_p2[18]),
        .I1(num_img_fu_194[18]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[19]_i_1 
       (.I0(add_ln155_1_fu_752_p2[19]),
        .I1(num_img_fu_194[19]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[1]_i_1 
       (.I0(add_ln155_1_fu_752_p2[1]),
        .I1(num_img_fu_194[1]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[20]_i_1 
       (.I0(add_ln155_1_fu_752_p2[20]),
        .I1(num_img_fu_194[20]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[21]_i_1 
       (.I0(add_ln155_1_fu_752_p2[21]),
        .I1(num_img_fu_194[21]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[22]_i_1 
       (.I0(add_ln155_1_fu_752_p2[22]),
        .I1(num_img_fu_194[22]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[23]_i_1 
       (.I0(add_ln155_1_fu_752_p2[23]),
        .I1(num_img_fu_194[23]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[24]_i_1 
       (.I0(add_ln155_1_fu_752_p2[24]),
        .I1(num_img_fu_194[24]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[25]_i_1 
       (.I0(add_ln155_1_fu_752_p2[25]),
        .I1(num_img_fu_194[25]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[26]_i_1 
       (.I0(add_ln155_1_fu_752_p2[26]),
        .I1(num_img_fu_194[26]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[27]_i_1 
       (.I0(add_ln155_1_fu_752_p2[27]),
        .I1(num_img_fu_194[27]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[28]_i_1 
       (.I0(add_ln155_1_fu_752_p2[28]),
        .I1(num_img_fu_194[28]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[29]_i_1 
       (.I0(add_ln155_1_fu_752_p2[29]),
        .I1(num_img_fu_194[29]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[2]_i_1 
       (.I0(add_ln155_1_fu_752_p2[2]),
        .I1(num_img_fu_194[2]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[30]_i_1 
       (.I0(add_ln155_1_fu_752_p2[30]),
        .I1(num_img_fu_194[30]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[31]_i_1 
       (.I0(add_ln155_1_fu_752_p2[31]),
        .I1(num_img_fu_194[31]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[31]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_10 
       (.I0(yp_fu_190[18]),
        .I1(pool_out_bound_reg_912[18]),
        .I2(pool_out_bound_reg_912[20]),
        .I3(yp_fu_190[20]),
        .I4(pool_out_bound_reg_912[19]),
        .I5(yp_fu_190[19]),
        .O(\select_ln155_2_reg_1004[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_11 
       (.I0(yp_fu_190[15]),
        .I1(pool_out_bound_reg_912[15]),
        .I2(pool_out_bound_reg_912[17]),
        .I3(yp_fu_190[17]),
        .I4(pool_out_bound_reg_912[16]),
        .I5(yp_fu_190[16]),
        .O(\select_ln155_2_reg_1004[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_12 
       (.I0(yp_fu_190[12]),
        .I1(pool_out_bound_reg_912[12]),
        .I2(pool_out_bound_reg_912[14]),
        .I3(yp_fu_190[14]),
        .I4(pool_out_bound_reg_912[13]),
        .I5(yp_fu_190[13]),
        .O(\select_ln155_2_reg_1004[31]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_13 
       (.I0(yp_fu_190[9]),
        .I1(pool_out_bound_reg_912[9]),
        .I2(pool_out_bound_reg_912[11]),
        .I3(yp_fu_190[11]),
        .I4(pool_out_bound_reg_912[10]),
        .I5(yp_fu_190[10]),
        .O(\select_ln155_2_reg_1004[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_14 
       (.I0(yp_fu_190[6]),
        .I1(pool_out_bound_reg_912[6]),
        .I2(pool_out_bound_reg_912[8]),
        .I3(yp_fu_190[8]),
        .I4(pool_out_bound_reg_912[7]),
        .I5(yp_fu_190[7]),
        .O(\select_ln155_2_reg_1004[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_15 
       (.I0(yp_fu_190[3]),
        .I1(pool_out_bound_reg_912[3]),
        .I2(pool_out_bound_reg_912[5]),
        .I3(yp_fu_190[5]),
        .I4(pool_out_bound_reg_912[4]),
        .I5(yp_fu_190[4]),
        .O(\select_ln155_2_reg_1004[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_16 
       (.I0(yp_fu_190[0]),
        .I1(pool_out_bound_reg_912[0]),
        .I2(pool_out_bound_reg_912[2]),
        .I3(yp_fu_190[2]),
        .I4(pool_out_bound_reg_912[1]),
        .I5(yp_fu_190[1]),
        .O(\select_ln155_2_reg_1004[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln155_2_reg_1004[31]_i_5 
       (.I0(pool_out_bound_reg_912[30]),
        .I1(yp_fu_190[30]),
        .O(\select_ln155_2_reg_1004[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_6 
       (.I0(yp_fu_190[27]),
        .I1(pool_out_bound_reg_912[27]),
        .I2(pool_out_bound_reg_912[29]),
        .I3(yp_fu_190[29]),
        .I4(pool_out_bound_reg_912[28]),
        .I5(yp_fu_190[28]),
        .O(\select_ln155_2_reg_1004[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_7 
       (.I0(yp_fu_190[24]),
        .I1(pool_out_bound_reg_912[24]),
        .I2(pool_out_bound_reg_912[26]),
        .I3(yp_fu_190[26]),
        .I4(pool_out_bound_reg_912[25]),
        .I5(yp_fu_190[25]),
        .O(\select_ln155_2_reg_1004[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1004[31]_i_9 
       (.I0(yp_fu_190[21]),
        .I1(pool_out_bound_reg_912[21]),
        .I2(pool_out_bound_reg_912[23]),
        .I3(yp_fu_190[23]),
        .I4(pool_out_bound_reg_912[22]),
        .I5(yp_fu_190[22]),
        .O(\select_ln155_2_reg_1004[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[3]_i_1 
       (.I0(add_ln155_1_fu_752_p2[3]),
        .I1(num_img_fu_194[3]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[4]_i_1 
       (.I0(add_ln155_1_fu_752_p2[4]),
        .I1(num_img_fu_194[4]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[5]_i_1 
       (.I0(add_ln155_1_fu_752_p2[5]),
        .I1(num_img_fu_194[5]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[6]_i_1 
       (.I0(add_ln155_1_fu_752_p2[6]),
        .I1(num_img_fu_194[6]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[7]_i_1 
       (.I0(add_ln155_1_fu_752_p2[7]),
        .I1(num_img_fu_194[7]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[8]_i_1 
       (.I0(add_ln155_1_fu_752_p2[8]),
        .I1(num_img_fu_194[8]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1004[9]_i_1 
       (.I0(add_ln155_1_fu_752_p2[9]),
        .I1(num_img_fu_194[9]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_776_p3[9]));
  FDRE \select_ln155_2_reg_1004_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[0]),
        .Q(select_ln155_2_reg_1004[0]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[10]),
        .Q(select_ln155_2_reg_1004[10]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[11]),
        .Q(select_ln155_2_reg_1004[11]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[12]),
        .Q(select_ln155_2_reg_1004[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[12]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[8]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[12]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[12]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[12]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[12:9]),
        .S(num_img_fu_194[12:9]));
  FDRE \select_ln155_2_reg_1004_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[13]),
        .Q(select_ln155_2_reg_1004[13]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[14]),
        .Q(select_ln155_2_reg_1004[14]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[15]),
        .Q(select_ln155_2_reg_1004[15]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[16]),
        .Q(select_ln155_2_reg_1004[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[16]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[12]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[16]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[16]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[16]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[16:13]),
        .S(num_img_fu_194[16:13]));
  FDRE \select_ln155_2_reg_1004_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[17]),
        .Q(select_ln155_2_reg_1004[17]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[18]),
        .Q(select_ln155_2_reg_1004[18]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[19]),
        .Q(select_ln155_2_reg_1004[19]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[1]),
        .Q(select_ln155_2_reg_1004[1]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[20]),
        .Q(select_ln155_2_reg_1004[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[20]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[16]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[20]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[20]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[20]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[20:17]),
        .S(num_img_fu_194[20:17]));
  FDRE \select_ln155_2_reg_1004_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[21]),
        .Q(select_ln155_2_reg_1004[21]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[22]),
        .Q(select_ln155_2_reg_1004[22]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[23]),
        .Q(select_ln155_2_reg_1004[23]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[24]),
        .Q(select_ln155_2_reg_1004[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[24]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[20]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[24]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[24]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[24]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[24:21]),
        .S(num_img_fu_194[24:21]));
  FDRE \select_ln155_2_reg_1004_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[25]),
        .Q(select_ln155_2_reg_1004[25]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[26]),
        .Q(select_ln155_2_reg_1004[26]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[27]),
        .Q(select_ln155_2_reg_1004[27]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[28]),
        .Q(select_ln155_2_reg_1004[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[28]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[24]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[28]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[28]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[28]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[28:25]),
        .S(num_img_fu_194[28:25]));
  FDRE \select_ln155_2_reg_1004_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[29]),
        .Q(select_ln155_2_reg_1004[29]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[2]),
        .Q(select_ln155_2_reg_1004[2]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[30]),
        .Q(select_ln155_2_reg_1004[30]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[31]),
        .Q(select_ln155_2_reg_1004[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[31]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[28]_i_2_n_3 ),
        .CO({\NLW_select_ln155_2_reg_1004_reg[31]_i_2_CO_UNCONNECTED [3:2],\select_ln155_2_reg_1004_reg[31]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln155_2_reg_1004_reg[31]_i_2_O_UNCONNECTED [3],add_ln155_1_fu_752_p2[31:29]}),
        .S({1'b0,num_img_fu_194[31:29]}));
  CARRY4 \select_ln155_2_reg_1004_reg[31]_i_3 
       (.CI(\select_ln155_2_reg_1004_reg[31]_i_4_n_3 ),
        .CO({\NLW_select_ln155_2_reg_1004_reg[31]_i_3_CO_UNCONNECTED [3],p_0_in0_out,\select_ln155_2_reg_1004_reg[31]_i_3_n_5 ,\select_ln155_2_reg_1004_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1004_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_2_reg_1004[31]_i_5_n_3 ,\select_ln155_2_reg_1004[31]_i_6_n_3 ,\select_ln155_2_reg_1004[31]_i_7_n_3 }));
  CARRY4 \select_ln155_2_reg_1004_reg[31]_i_4 
       (.CI(\select_ln155_2_reg_1004_reg[31]_i_8_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[31]_i_4_n_3 ,\select_ln155_2_reg_1004_reg[31]_i_4_n_4 ,\select_ln155_2_reg_1004_reg[31]_i_4_n_5 ,\select_ln155_2_reg_1004_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1004_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln155_2_reg_1004[31]_i_9_n_3 ,\select_ln155_2_reg_1004[31]_i_10_n_3 ,\select_ln155_2_reg_1004[31]_i_11_n_3 ,\select_ln155_2_reg_1004[31]_i_12_n_3 }));
  CARRY4 \select_ln155_2_reg_1004_reg[31]_i_8 
       (.CI(1'b0),
        .CO({\select_ln155_2_reg_1004_reg[31]_i_8_n_3 ,\select_ln155_2_reg_1004_reg[31]_i_8_n_4 ,\select_ln155_2_reg_1004_reg[31]_i_8_n_5 ,\select_ln155_2_reg_1004_reg[31]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1004_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\select_ln155_2_reg_1004[31]_i_13_n_3 ,\select_ln155_2_reg_1004[31]_i_14_n_3 ,\select_ln155_2_reg_1004[31]_i_15_n_3 ,\select_ln155_2_reg_1004[31]_i_16_n_3 }));
  FDRE \select_ln155_2_reg_1004_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[3]),
        .Q(select_ln155_2_reg_1004[3]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[4]),
        .Q(select_ln155_2_reg_1004[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln155_2_reg_1004_reg[4]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[4]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[4]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[4]_i_2_n_6 }),
        .CYINIT(num_img_fu_194[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[4:1]),
        .S(num_img_fu_194[4:1]));
  FDRE \select_ln155_2_reg_1004_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[5]),
        .Q(select_ln155_2_reg_1004[5]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[6]),
        .Q(select_ln155_2_reg_1004[6]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[7]),
        .Q(select_ln155_2_reg_1004[7]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1004_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[8]),
        .Q(select_ln155_2_reg_1004[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1004_reg[8]_i_2 
       (.CI(\select_ln155_2_reg_1004_reg[4]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1004_reg[8]_i_2_n_3 ,\select_ln155_2_reg_1004_reg[8]_i_2_n_4 ,\select_ln155_2_reg_1004_reg[8]_i_2_n_5 ,\select_ln155_2_reg_1004_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_752_p2[8:5]),
        .S(num_img_fu_194[8:5]));
  FDRE \select_ln155_2_reg_1004_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_776_p3[9]),
        .Q(select_ln155_2_reg_1004[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[0]_i_1 
       (.I0(pool_out_bound_reg_912[0]),
        .O(sub131_fu_694_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[12]_i_2 
       (.I0(pool_out_bound_reg_912[12]),
        .O(\sub131_reg_955[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[12]_i_3 
       (.I0(pool_out_bound_reg_912[11]),
        .O(\sub131_reg_955[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[12]_i_4 
       (.I0(pool_out_bound_reg_912[10]),
        .O(\sub131_reg_955[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[12]_i_5 
       (.I0(pool_out_bound_reg_912[9]),
        .O(\sub131_reg_955[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[16]_i_2 
       (.I0(pool_out_bound_reg_912[16]),
        .O(\sub131_reg_955[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[16]_i_3 
       (.I0(pool_out_bound_reg_912[15]),
        .O(\sub131_reg_955[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[16]_i_4 
       (.I0(pool_out_bound_reg_912[14]),
        .O(\sub131_reg_955[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[16]_i_5 
       (.I0(pool_out_bound_reg_912[13]),
        .O(\sub131_reg_955[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[20]_i_2 
       (.I0(pool_out_bound_reg_912[20]),
        .O(\sub131_reg_955[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[20]_i_3 
       (.I0(pool_out_bound_reg_912[19]),
        .O(\sub131_reg_955[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[20]_i_4 
       (.I0(pool_out_bound_reg_912[18]),
        .O(\sub131_reg_955[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[20]_i_5 
       (.I0(pool_out_bound_reg_912[17]),
        .O(\sub131_reg_955[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[24]_i_2 
       (.I0(pool_out_bound_reg_912[24]),
        .O(\sub131_reg_955[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[24]_i_3 
       (.I0(pool_out_bound_reg_912[23]),
        .O(\sub131_reg_955[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[24]_i_4 
       (.I0(pool_out_bound_reg_912[22]),
        .O(\sub131_reg_955[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[24]_i_5 
       (.I0(pool_out_bound_reg_912[21]),
        .O(\sub131_reg_955[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[28]_i_2 
       (.I0(pool_out_bound_reg_912[28]),
        .O(\sub131_reg_955[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[28]_i_3 
       (.I0(pool_out_bound_reg_912[27]),
        .O(\sub131_reg_955[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[28]_i_4 
       (.I0(pool_out_bound_reg_912[26]),
        .O(\sub131_reg_955[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[28]_i_5 
       (.I0(pool_out_bound_reg_912[25]),
        .O(\sub131_reg_955[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[31]_i_2 
       (.I0(pool_out_bound_reg_912[30]),
        .O(\sub131_reg_955[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[31]_i_3 
       (.I0(pool_out_bound_reg_912[29]),
        .O(\sub131_reg_955[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[4]_i_2 
       (.I0(pool_out_bound_reg_912[4]),
        .O(\sub131_reg_955[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[4]_i_3 
       (.I0(pool_out_bound_reg_912[3]),
        .O(\sub131_reg_955[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[4]_i_4 
       (.I0(pool_out_bound_reg_912[2]),
        .O(\sub131_reg_955[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[4]_i_5 
       (.I0(pool_out_bound_reg_912[1]),
        .O(\sub131_reg_955[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[8]_i_2 
       (.I0(pool_out_bound_reg_912[8]),
        .O(\sub131_reg_955[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[8]_i_3 
       (.I0(pool_out_bound_reg_912[7]),
        .O(\sub131_reg_955[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[8]_i_4 
       (.I0(pool_out_bound_reg_912[6]),
        .O(\sub131_reg_955[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_955[8]_i_5 
       (.I0(pool_out_bound_reg_912[5]),
        .O(\sub131_reg_955[8]_i_5_n_3 ));
  FDRE \sub131_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[0]),
        .Q(sub131_reg_955[0]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[10]),
        .Q(sub131_reg_955[10]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[11]),
        .Q(sub131_reg_955[11]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[12]),
        .Q(sub131_reg_955[12]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[12]_i_1 
       (.CI(\sub131_reg_955_reg[8]_i_1_n_3 ),
        .CO({\sub131_reg_955_reg[12]_i_1_n_3 ,\sub131_reg_955_reg[12]_i_1_n_4 ,\sub131_reg_955_reg[12]_i_1_n_5 ,\sub131_reg_955_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_912[12:9]),
        .O(sub131_fu_694_p2[12:9]),
        .S({\sub131_reg_955[12]_i_2_n_3 ,\sub131_reg_955[12]_i_3_n_3 ,\sub131_reg_955[12]_i_4_n_3 ,\sub131_reg_955[12]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[13]),
        .Q(sub131_reg_955[13]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[14]),
        .Q(sub131_reg_955[14]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[15]),
        .Q(sub131_reg_955[15]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[16]),
        .Q(sub131_reg_955[16]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[16]_i_1 
       (.CI(\sub131_reg_955_reg[12]_i_1_n_3 ),
        .CO({\sub131_reg_955_reg[16]_i_1_n_3 ,\sub131_reg_955_reg[16]_i_1_n_4 ,\sub131_reg_955_reg[16]_i_1_n_5 ,\sub131_reg_955_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_912[16:13]),
        .O(sub131_fu_694_p2[16:13]),
        .S({\sub131_reg_955[16]_i_2_n_3 ,\sub131_reg_955[16]_i_3_n_3 ,\sub131_reg_955[16]_i_4_n_3 ,\sub131_reg_955[16]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[17]),
        .Q(sub131_reg_955[17]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[18]),
        .Q(sub131_reg_955[18]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[19]),
        .Q(sub131_reg_955[19]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[1]),
        .Q(sub131_reg_955[1]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[20]),
        .Q(sub131_reg_955[20]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[20]_i_1 
       (.CI(\sub131_reg_955_reg[16]_i_1_n_3 ),
        .CO({\sub131_reg_955_reg[20]_i_1_n_3 ,\sub131_reg_955_reg[20]_i_1_n_4 ,\sub131_reg_955_reg[20]_i_1_n_5 ,\sub131_reg_955_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_912[20:17]),
        .O(sub131_fu_694_p2[20:17]),
        .S({\sub131_reg_955[20]_i_2_n_3 ,\sub131_reg_955[20]_i_3_n_3 ,\sub131_reg_955[20]_i_4_n_3 ,\sub131_reg_955[20]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[21]),
        .Q(sub131_reg_955[21]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[22]),
        .Q(sub131_reg_955[22]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[23]),
        .Q(sub131_reg_955[23]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[24]),
        .Q(sub131_reg_955[24]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[24]_i_1 
       (.CI(\sub131_reg_955_reg[20]_i_1_n_3 ),
        .CO({\sub131_reg_955_reg[24]_i_1_n_3 ,\sub131_reg_955_reg[24]_i_1_n_4 ,\sub131_reg_955_reg[24]_i_1_n_5 ,\sub131_reg_955_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_912[24:21]),
        .O(sub131_fu_694_p2[24:21]),
        .S({\sub131_reg_955[24]_i_2_n_3 ,\sub131_reg_955[24]_i_3_n_3 ,\sub131_reg_955[24]_i_4_n_3 ,\sub131_reg_955[24]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[25]),
        .Q(sub131_reg_955[25]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[26]),
        .Q(sub131_reg_955[26]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[27]),
        .Q(sub131_reg_955[27]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[28]),
        .Q(sub131_reg_955[28]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[28]_i_1 
       (.CI(\sub131_reg_955_reg[24]_i_1_n_3 ),
        .CO({\sub131_reg_955_reg[28]_i_1_n_3 ,\sub131_reg_955_reg[28]_i_1_n_4 ,\sub131_reg_955_reg[28]_i_1_n_5 ,\sub131_reg_955_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_912[28:25]),
        .O(sub131_fu_694_p2[28:25]),
        .S({\sub131_reg_955[28]_i_2_n_3 ,\sub131_reg_955[28]_i_3_n_3 ,\sub131_reg_955[28]_i_4_n_3 ,\sub131_reg_955[28]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[29]),
        .Q(sub131_reg_955[29]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[2]),
        .Q(sub131_reg_955[2]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[30]),
        .Q(sub131_reg_955[30]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[31]),
        .Q(sub131_reg_955[31]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[31]_i_1 
       (.CI(\sub131_reg_955_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub131_reg_955_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub131_reg_955_reg[31]_i_1_n_5 ,\sub131_reg_955_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pool_out_bound_reg_912[30:29]}),
        .O({\NLW_sub131_reg_955_reg[31]_i_1_O_UNCONNECTED [3],sub131_fu_694_p2[31:29]}),
        .S({1'b0,1'b1,\sub131_reg_955[31]_i_2_n_3 ,\sub131_reg_955[31]_i_3_n_3 }));
  FDRE \sub131_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[3]),
        .Q(sub131_reg_955[3]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[4]),
        .Q(sub131_reg_955[4]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub131_reg_955_reg[4]_i_1_n_3 ,\sub131_reg_955_reg[4]_i_1_n_4 ,\sub131_reg_955_reg[4]_i_1_n_5 ,\sub131_reg_955_reg[4]_i_1_n_6 }),
        .CYINIT(pool_out_bound_reg_912[0]),
        .DI(pool_out_bound_reg_912[4:1]),
        .O(sub131_fu_694_p2[4:1]),
        .S({\sub131_reg_955[4]_i_2_n_3 ,\sub131_reg_955[4]_i_3_n_3 ,\sub131_reg_955[4]_i_4_n_3 ,\sub131_reg_955[4]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[5]),
        .Q(sub131_reg_955[5]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[6]),
        .Q(sub131_reg_955[6]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[7]),
        .Q(sub131_reg_955[7]),
        .R(1'b0));
  FDRE \sub131_reg_955_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[8]),
        .Q(sub131_reg_955[8]),
        .R(1'b0));
  CARRY4 \sub131_reg_955_reg[8]_i_1 
       (.CI(\sub131_reg_955_reg[4]_i_1_n_3 ),
        .CO({\sub131_reg_955_reg[8]_i_1_n_3 ,\sub131_reg_955_reg[8]_i_1_n_4 ,\sub131_reg_955_reg[8]_i_1_n_5 ,\sub131_reg_955_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_912[8:5]),
        .O(sub131_fu_694_p2[8:5]),
        .S({\sub131_reg_955[8]_i_2_n_3 ,\sub131_reg_955[8]_i_3_n_3 ,\sub131_reg_955[8]_i_4_n_3 ,\sub131_reg_955[8]_i_5_n_3 }));
  FDRE \sub131_reg_955_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub131_fu_694_p2[9]),
        .Q(sub131_reg_955[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[0]_i_1 
       (.I0(IFMCH_curr[0]),
        .O(sub137_fu_700_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[12]_i_2 
       (.I0(IFMCH_curr[12]),
        .O(\sub137_reg_961[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[12]_i_3 
       (.I0(IFMCH_curr[11]),
        .O(\sub137_reg_961[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[12]_i_4 
       (.I0(IFMCH_curr[10]),
        .O(\sub137_reg_961[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[12]_i_5 
       (.I0(IFMCH_curr[9]),
        .O(\sub137_reg_961[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[16]_i_2 
       (.I0(IFMCH_curr[16]),
        .O(\sub137_reg_961[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[16]_i_3 
       (.I0(IFMCH_curr[15]),
        .O(\sub137_reg_961[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[16]_i_4 
       (.I0(IFMCH_curr[14]),
        .O(\sub137_reg_961[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[16]_i_5 
       (.I0(IFMCH_curr[13]),
        .O(\sub137_reg_961[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[20]_i_2 
       (.I0(IFMCH_curr[20]),
        .O(\sub137_reg_961[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[20]_i_3 
       (.I0(IFMCH_curr[19]),
        .O(\sub137_reg_961[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[20]_i_4 
       (.I0(IFMCH_curr[18]),
        .O(\sub137_reg_961[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[20]_i_5 
       (.I0(IFMCH_curr[17]),
        .O(\sub137_reg_961[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[24]_i_2 
       (.I0(IFMCH_curr[24]),
        .O(\sub137_reg_961[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[24]_i_3 
       (.I0(IFMCH_curr[23]),
        .O(\sub137_reg_961[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[24]_i_4 
       (.I0(IFMCH_curr[22]),
        .O(\sub137_reg_961[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[24]_i_5 
       (.I0(IFMCH_curr[21]),
        .O(\sub137_reg_961[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[28]_i_2 
       (.I0(IFMCH_curr[28]),
        .O(\sub137_reg_961[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[28]_i_3 
       (.I0(IFMCH_curr[27]),
        .O(\sub137_reg_961[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[28]_i_4 
       (.I0(IFMCH_curr[26]),
        .O(\sub137_reg_961[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[28]_i_5 
       (.I0(IFMCH_curr[25]),
        .O(\sub137_reg_961[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[31]_i_2 
       (.I0(IFMCH_curr[31]),
        .O(\sub137_reg_961[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[31]_i_3 
       (.I0(IFMCH_curr[30]),
        .O(\sub137_reg_961[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[31]_i_4 
       (.I0(IFMCH_curr[29]),
        .O(\sub137_reg_961[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[4]_i_2 
       (.I0(IFMCH_curr[4]),
        .O(\sub137_reg_961[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[4]_i_3 
       (.I0(IFMCH_curr[3]),
        .O(\sub137_reg_961[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[4]_i_4 
       (.I0(IFMCH_curr[2]),
        .O(\sub137_reg_961[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[4]_i_5 
       (.I0(IFMCH_curr[1]),
        .O(\sub137_reg_961[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[8]_i_2 
       (.I0(IFMCH_curr[8]),
        .O(\sub137_reg_961[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[8]_i_3 
       (.I0(IFMCH_curr[7]),
        .O(\sub137_reg_961[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[8]_i_4 
       (.I0(IFMCH_curr[6]),
        .O(\sub137_reg_961[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_961[8]_i_5 
       (.I0(IFMCH_curr[5]),
        .O(\sub137_reg_961[8]_i_5_n_3 ));
  FDRE \sub137_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[0]),
        .Q(sub137_reg_961[0]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[10]),
        .Q(sub137_reg_961[10]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[11]),
        .Q(sub137_reg_961[11]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[12]),
        .Q(sub137_reg_961[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[12]_i_1 
       (.CI(\sub137_reg_961_reg[8]_i_1_n_3 ),
        .CO({\sub137_reg_961_reg[12]_i_1_n_3 ,\sub137_reg_961_reg[12]_i_1_n_4 ,\sub137_reg_961_reg[12]_i_1_n_5 ,\sub137_reg_961_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[12:9]),
        .O(sub137_fu_700_p2[12:9]),
        .S({\sub137_reg_961[12]_i_2_n_3 ,\sub137_reg_961[12]_i_3_n_3 ,\sub137_reg_961[12]_i_4_n_3 ,\sub137_reg_961[12]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[13]),
        .Q(sub137_reg_961[13]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[14]),
        .Q(sub137_reg_961[14]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[15]),
        .Q(sub137_reg_961[15]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[16]),
        .Q(sub137_reg_961[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[16]_i_1 
       (.CI(\sub137_reg_961_reg[12]_i_1_n_3 ),
        .CO({\sub137_reg_961_reg[16]_i_1_n_3 ,\sub137_reg_961_reg[16]_i_1_n_4 ,\sub137_reg_961_reg[16]_i_1_n_5 ,\sub137_reg_961_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[16:13]),
        .O(sub137_fu_700_p2[16:13]),
        .S({\sub137_reg_961[16]_i_2_n_3 ,\sub137_reg_961[16]_i_3_n_3 ,\sub137_reg_961[16]_i_4_n_3 ,\sub137_reg_961[16]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[17]),
        .Q(sub137_reg_961[17]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[18]),
        .Q(sub137_reg_961[18]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[19]),
        .Q(sub137_reg_961[19]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[1]),
        .Q(sub137_reg_961[1]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[20]),
        .Q(sub137_reg_961[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[20]_i_1 
       (.CI(\sub137_reg_961_reg[16]_i_1_n_3 ),
        .CO({\sub137_reg_961_reg[20]_i_1_n_3 ,\sub137_reg_961_reg[20]_i_1_n_4 ,\sub137_reg_961_reg[20]_i_1_n_5 ,\sub137_reg_961_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[20:17]),
        .O(sub137_fu_700_p2[20:17]),
        .S({\sub137_reg_961[20]_i_2_n_3 ,\sub137_reg_961[20]_i_3_n_3 ,\sub137_reg_961[20]_i_4_n_3 ,\sub137_reg_961[20]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[21]),
        .Q(sub137_reg_961[21]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[22]),
        .Q(sub137_reg_961[22]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[23]),
        .Q(sub137_reg_961[23]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[24]),
        .Q(sub137_reg_961[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[24]_i_1 
       (.CI(\sub137_reg_961_reg[20]_i_1_n_3 ),
        .CO({\sub137_reg_961_reg[24]_i_1_n_3 ,\sub137_reg_961_reg[24]_i_1_n_4 ,\sub137_reg_961_reg[24]_i_1_n_5 ,\sub137_reg_961_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[24:21]),
        .O(sub137_fu_700_p2[24:21]),
        .S({\sub137_reg_961[24]_i_2_n_3 ,\sub137_reg_961[24]_i_3_n_3 ,\sub137_reg_961[24]_i_4_n_3 ,\sub137_reg_961[24]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[25]),
        .Q(sub137_reg_961[25]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[26]),
        .Q(sub137_reg_961[26]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[27]),
        .Q(sub137_reg_961[27]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[28]),
        .Q(sub137_reg_961[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[28]_i_1 
       (.CI(\sub137_reg_961_reg[24]_i_1_n_3 ),
        .CO({\sub137_reg_961_reg[28]_i_1_n_3 ,\sub137_reg_961_reg[28]_i_1_n_4 ,\sub137_reg_961_reg[28]_i_1_n_5 ,\sub137_reg_961_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[28:25]),
        .O(sub137_fu_700_p2[28:25]),
        .S({\sub137_reg_961[28]_i_2_n_3 ,\sub137_reg_961[28]_i_3_n_3 ,\sub137_reg_961[28]_i_4_n_3 ,\sub137_reg_961[28]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[29]),
        .Q(sub137_reg_961[29]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[2]),
        .Q(sub137_reg_961[2]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[30]),
        .Q(sub137_reg_961[30]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[31]),
        .Q(sub137_reg_961[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[31]_i_1 
       (.CI(\sub137_reg_961_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub137_reg_961_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub137_reg_961_reg[31]_i_1_n_5 ,\sub137_reg_961_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,IFMCH_curr[30:29]}),
        .O({\NLW_sub137_reg_961_reg[31]_i_1_O_UNCONNECTED [3],sub137_fu_700_p2[31:29]}),
        .S({1'b0,\sub137_reg_961[31]_i_2_n_3 ,\sub137_reg_961[31]_i_3_n_3 ,\sub137_reg_961[31]_i_4_n_3 }));
  FDRE \sub137_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[3]),
        .Q(sub137_reg_961[3]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[4]),
        .Q(sub137_reg_961[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub137_reg_961_reg[4]_i_1_n_3 ,\sub137_reg_961_reg[4]_i_1_n_4 ,\sub137_reg_961_reg[4]_i_1_n_5 ,\sub137_reg_961_reg[4]_i_1_n_6 }),
        .CYINIT(IFMCH_curr[0]),
        .DI(IFMCH_curr[4:1]),
        .O(sub137_fu_700_p2[4:1]),
        .S({\sub137_reg_961[4]_i_2_n_3 ,\sub137_reg_961[4]_i_3_n_3 ,\sub137_reg_961[4]_i_4_n_3 ,\sub137_reg_961[4]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[5]),
        .Q(sub137_reg_961[5]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[6]),
        .Q(sub137_reg_961[6]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[7]),
        .Q(sub137_reg_961[7]),
        .R(1'b0));
  FDRE \sub137_reg_961_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[8]),
        .Q(sub137_reg_961[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_961_reg[8]_i_1 
       (.CI(\sub137_reg_961_reg[4]_i_1_n_3 ),
        .CO({\sub137_reg_961_reg[8]_i_1_n_3 ,\sub137_reg_961_reg[8]_i_1_n_4 ,\sub137_reg_961_reg[8]_i_1_n_5 ,\sub137_reg_961_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[8:5]),
        .O(sub137_fu_700_p2[8:5]),
        .S({\sub137_reg_961[8]_i_2_n_3 ,\sub137_reg_961[8]_i_3_n_3 ,\sub137_reg_961[8]_i_4_n_3 ,\sub137_reg_961[8]_i_5_n_3 }));
  FDRE \sub137_reg_961_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub137_fu_700_p2[9]),
        .Q(sub137_reg_961[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[0]_i_1 
       (.I0(valIn_data_1_reg_851[0]),
        .O(sub_fu_689_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[12]_i_2 
       (.I0(valIn_data_1_reg_851[12]),
        .O(\sub_reg_949[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[12]_i_3 
       (.I0(valIn_data_1_reg_851[11]),
        .O(\sub_reg_949[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[12]_i_4 
       (.I0(valIn_data_1_reg_851[10]),
        .O(\sub_reg_949[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[12]_i_5 
       (.I0(valIn_data_1_reg_851[9]),
        .O(\sub_reg_949[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[16]_i_2 
       (.I0(valIn_data_1_reg_851[16]),
        .O(\sub_reg_949[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[16]_i_3 
       (.I0(valIn_data_1_reg_851[15]),
        .O(\sub_reg_949[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[16]_i_4 
       (.I0(valIn_data_1_reg_851[14]),
        .O(\sub_reg_949[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[16]_i_5 
       (.I0(valIn_data_1_reg_851[13]),
        .O(\sub_reg_949[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[20]_i_2 
       (.I0(valIn_data_1_reg_851[20]),
        .O(\sub_reg_949[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[20]_i_3 
       (.I0(valIn_data_1_reg_851[19]),
        .O(\sub_reg_949[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[20]_i_4 
       (.I0(valIn_data_1_reg_851[18]),
        .O(\sub_reg_949[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[20]_i_5 
       (.I0(valIn_data_1_reg_851[17]),
        .O(\sub_reg_949[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[24]_i_2 
       (.I0(valIn_data_1_reg_851[24]),
        .O(\sub_reg_949[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[24]_i_3 
       (.I0(valIn_data_1_reg_851[23]),
        .O(\sub_reg_949[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[24]_i_4 
       (.I0(valIn_data_1_reg_851[22]),
        .O(\sub_reg_949[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[24]_i_5 
       (.I0(valIn_data_1_reg_851[21]),
        .O(\sub_reg_949[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[28]_i_2 
       (.I0(valIn_data_1_reg_851[28]),
        .O(\sub_reg_949[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[28]_i_3 
       (.I0(valIn_data_1_reg_851[27]),
        .O(\sub_reg_949[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[28]_i_4 
       (.I0(valIn_data_1_reg_851[26]),
        .O(\sub_reg_949[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[28]_i_5 
       (.I0(valIn_data_1_reg_851[25]),
        .O(\sub_reg_949[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[31]_i_2 
       (.I0(valIn_data_1_reg_851[31]),
        .O(\sub_reg_949[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[31]_i_3 
       (.I0(valIn_data_1_reg_851[30]),
        .O(\sub_reg_949[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[31]_i_4 
       (.I0(valIn_data_1_reg_851[29]),
        .O(\sub_reg_949[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[4]_i_2 
       (.I0(valIn_data_1_reg_851[4]),
        .O(\sub_reg_949[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[4]_i_3 
       (.I0(valIn_data_1_reg_851[3]),
        .O(\sub_reg_949[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[4]_i_4 
       (.I0(valIn_data_1_reg_851[2]),
        .O(\sub_reg_949[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[4]_i_5 
       (.I0(valIn_data_1_reg_851[1]),
        .O(\sub_reg_949[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[8]_i_2 
       (.I0(valIn_data_1_reg_851[8]),
        .O(\sub_reg_949[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[8]_i_3 
       (.I0(valIn_data_1_reg_851[7]),
        .O(\sub_reg_949[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[8]_i_4 
       (.I0(valIn_data_1_reg_851[6]),
        .O(\sub_reg_949[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_949[8]_i_5 
       (.I0(valIn_data_1_reg_851[5]),
        .O(\sub_reg_949[8]_i_5_n_3 ));
  FDRE \sub_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[0]),
        .Q(sub_reg_949[0]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[10]),
        .Q(sub_reg_949[10]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[11]),
        .Q(sub_reg_949[11]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[12]),
        .Q(sub_reg_949[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[12]_i_1 
       (.CI(\sub_reg_949_reg[8]_i_1_n_3 ),
        .CO({\sub_reg_949_reg[12]_i_1_n_3 ,\sub_reg_949_reg[12]_i_1_n_4 ,\sub_reg_949_reg[12]_i_1_n_5 ,\sub_reg_949_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_851[12:9]),
        .O(sub_fu_689_p2[12:9]),
        .S({\sub_reg_949[12]_i_2_n_3 ,\sub_reg_949[12]_i_3_n_3 ,\sub_reg_949[12]_i_4_n_3 ,\sub_reg_949[12]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[13]),
        .Q(sub_reg_949[13]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[14]),
        .Q(sub_reg_949[14]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[15]),
        .Q(sub_reg_949[15]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[16]),
        .Q(sub_reg_949[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[16]_i_1 
       (.CI(\sub_reg_949_reg[12]_i_1_n_3 ),
        .CO({\sub_reg_949_reg[16]_i_1_n_3 ,\sub_reg_949_reg[16]_i_1_n_4 ,\sub_reg_949_reg[16]_i_1_n_5 ,\sub_reg_949_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_851[16:13]),
        .O(sub_fu_689_p2[16:13]),
        .S({\sub_reg_949[16]_i_2_n_3 ,\sub_reg_949[16]_i_3_n_3 ,\sub_reg_949[16]_i_4_n_3 ,\sub_reg_949[16]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[17]),
        .Q(sub_reg_949[17]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[18]),
        .Q(sub_reg_949[18]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[19]),
        .Q(sub_reg_949[19]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[1]),
        .Q(sub_reg_949[1]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[20]),
        .Q(sub_reg_949[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[20]_i_1 
       (.CI(\sub_reg_949_reg[16]_i_1_n_3 ),
        .CO({\sub_reg_949_reg[20]_i_1_n_3 ,\sub_reg_949_reg[20]_i_1_n_4 ,\sub_reg_949_reg[20]_i_1_n_5 ,\sub_reg_949_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_851[20:17]),
        .O(sub_fu_689_p2[20:17]),
        .S({\sub_reg_949[20]_i_2_n_3 ,\sub_reg_949[20]_i_3_n_3 ,\sub_reg_949[20]_i_4_n_3 ,\sub_reg_949[20]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[21]),
        .Q(sub_reg_949[21]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[22]),
        .Q(sub_reg_949[22]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[23]),
        .Q(sub_reg_949[23]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[24]),
        .Q(sub_reg_949[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[24]_i_1 
       (.CI(\sub_reg_949_reg[20]_i_1_n_3 ),
        .CO({\sub_reg_949_reg[24]_i_1_n_3 ,\sub_reg_949_reg[24]_i_1_n_4 ,\sub_reg_949_reg[24]_i_1_n_5 ,\sub_reg_949_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_851[24:21]),
        .O(sub_fu_689_p2[24:21]),
        .S({\sub_reg_949[24]_i_2_n_3 ,\sub_reg_949[24]_i_3_n_3 ,\sub_reg_949[24]_i_4_n_3 ,\sub_reg_949[24]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[25]),
        .Q(sub_reg_949[25]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[26]),
        .Q(sub_reg_949[26]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[27]),
        .Q(sub_reg_949[27]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[28]),
        .Q(sub_reg_949[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[28]_i_1 
       (.CI(\sub_reg_949_reg[24]_i_1_n_3 ),
        .CO({\sub_reg_949_reg[28]_i_1_n_3 ,\sub_reg_949_reg[28]_i_1_n_4 ,\sub_reg_949_reg[28]_i_1_n_5 ,\sub_reg_949_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_851[28:25]),
        .O(sub_fu_689_p2[28:25]),
        .S({\sub_reg_949[28]_i_2_n_3 ,\sub_reg_949[28]_i_3_n_3 ,\sub_reg_949[28]_i_4_n_3 ,\sub_reg_949[28]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[29]),
        .Q(sub_reg_949[29]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[2]),
        .Q(sub_reg_949[2]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[30]),
        .Q(sub_reg_949[30]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[31]),
        .Q(sub_reg_949[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[31]_i_1 
       (.CI(\sub_reg_949_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_reg_949_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_949_reg[31]_i_1_n_5 ,\sub_reg_949_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,valIn_data_1_reg_851[30:29]}),
        .O({\NLW_sub_reg_949_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_689_p2[31:29]}),
        .S({1'b0,\sub_reg_949[31]_i_2_n_3 ,\sub_reg_949[31]_i_3_n_3 ,\sub_reg_949[31]_i_4_n_3 }));
  FDRE \sub_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[3]),
        .Q(sub_reg_949[3]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[4]),
        .Q(sub_reg_949[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_949_reg[4]_i_1_n_3 ,\sub_reg_949_reg[4]_i_1_n_4 ,\sub_reg_949_reg[4]_i_1_n_5 ,\sub_reg_949_reg[4]_i_1_n_6 }),
        .CYINIT(valIn_data_1_reg_851[0]),
        .DI(valIn_data_1_reg_851[4:1]),
        .O(sub_fu_689_p2[4:1]),
        .S({\sub_reg_949[4]_i_2_n_3 ,\sub_reg_949[4]_i_3_n_3 ,\sub_reg_949[4]_i_4_n_3 ,\sub_reg_949[4]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[5]),
        .Q(sub_reg_949[5]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[6]),
        .Q(sub_reg_949[6]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[7]),
        .Q(sub_reg_949[7]),
        .R(1'b0));
  FDRE \sub_reg_949_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[8]),
        .Q(sub_reg_949[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_949_reg[8]_i_1 
       (.CI(\sub_reg_949_reg[4]_i_1_n_3 ),
        .CO({\sub_reg_949_reg[8]_i_1_n_3 ,\sub_reg_949_reg[8]_i_1_n_4 ,\sub_reg_949_reg[8]_i_1_n_5 ,\sub_reg_949_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_851[8:5]),
        .O(sub_fu_689_p2[8:5]),
        .S({\sub_reg_949[8]_i_2_n_3 ,\sub_reg_949[8]_i_3_n_3 ,\sub_reg_949[8]_i_4_n_3 ,\sub_reg_949[8]_i_5_n_3 }));
  FDRE \sub_reg_949_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_689_p2[9]),
        .Q(sub_reg_949[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[9]),
        .Q(tmp_3_reg_966[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[10]),
        .Q(tmp_3_reg_966[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[11]),
        .Q(tmp_3_reg_966[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[12]),
        .Q(tmp_3_reg_966[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[13]),
        .Q(tmp_3_reg_966[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[14]),
        .Q(tmp_3_reg_966[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[15]),
        .Q(tmp_3_reg_966[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[16]),
        .Q(tmp_3_reg_966[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[17]),
        .Q(tmp_3_reg_966[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[18]),
        .Q(tmp_3_reg_966[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[0]),
        .Q(tmp_3_reg_966[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[19]),
        .Q(tmp_3_reg_966[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[20]),
        .Q(tmp_3_reg_966[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[21]),
        .Q(tmp_3_reg_966[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[22]),
        .Q(tmp_3_reg_966[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[23]),
        .Q(tmp_3_reg_966[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[24]),
        .Q(tmp_3_reg_966[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[25]),
        .Q(tmp_3_reg_966[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[26]),
        .Q(tmp_3_reg_966[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[27]),
        .Q(tmp_3_reg_966[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[28]),
        .Q(tmp_3_reg_966[29]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[1]),
        .Q(tmp_3_reg_966[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[29]),
        .Q(tmp_3_reg_966[30]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[30]),
        .Q(tmp_3_reg_966[31]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[31]),
        .Q(tmp_3_reg_966[32]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[2]),
        .Q(tmp_3_reg_966[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[3]),
        .Q(tmp_3_reg_966[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[4]),
        .Q(tmp_3_reg_966[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[5]),
        .Q(tmp_3_reg_966[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[6]),
        .Q(tmp_3_reg_966[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[7]),
        .Q(tmp_3_reg_966[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_966_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[8]),
        .Q(tmp_3_reg_966[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[9]),
        .Q(tmp_5_reg_971[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[10]),
        .Q(tmp_5_reg_971[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[11]),
        .Q(tmp_5_reg_971[12]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[12]),
        .Q(tmp_5_reg_971[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[13]),
        .Q(tmp_5_reg_971[14]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[14]),
        .Q(tmp_5_reg_971[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[15]),
        .Q(tmp_5_reg_971[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[16]),
        .Q(tmp_5_reg_971[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[17]),
        .Q(tmp_5_reg_971[18]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[18]),
        .Q(tmp_5_reg_971[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[0]),
        .Q(tmp_5_reg_971[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[19]),
        .Q(tmp_5_reg_971[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[20]),
        .Q(tmp_5_reg_971[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[21]),
        .Q(tmp_5_reg_971[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[22]),
        .Q(tmp_5_reg_971[23]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[23]),
        .Q(tmp_5_reg_971[24]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[24]),
        .Q(tmp_5_reg_971[25]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[25]),
        .Q(tmp_5_reg_971[26]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[26]),
        .Q(tmp_5_reg_971[27]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[27]),
        .Q(tmp_5_reg_971[28]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[28]),
        .Q(tmp_5_reg_971[29]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[1]),
        .Q(tmp_5_reg_971[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[29]),
        .Q(tmp_5_reg_971[30]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[30]),
        .Q(tmp_5_reg_971[31]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[2]),
        .Q(tmp_5_reg_971[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[3]),
        .Q(tmp_5_reg_971[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[4]),
        .Q(tmp_5_reg_971[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[5]),
        .Q(tmp_5_reg_971[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[6]),
        .Q(tmp_5_reg_971[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[7]),
        .Q(tmp_5_reg_971[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_971_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_912[8]),
        .Q(tmp_5_reg_971[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln158_reg_1022[0]_i_1 
       (.I0(xp_reg_493[0]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln158_reg_1022[1]_i_1 
       (.I0(xp_reg_493[1]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln158_reg_1022[2]_i_1 
       (.I0(xp_reg_493[2]),
        .I1(p_0_in),
        .O(select_ln157_fu_804_p3[2]));
  FDRE \trunc_ln158_reg_1022_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(select_ln157_fu_804_p3[0]),
        .Q(trunc_ln158_reg_1022[0]),
        .R(1'b0));
  FDRE \trunc_ln158_reg_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(select_ln157_fu_804_p3[1]),
        .Q(trunc_ln158_reg_1022[1]),
        .R(1'b0));
  FDRE \trunc_ln158_reg_1022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(select_ln157_fu_804_p3[2]),
        .Q(trunc_ln158_reg_1022[2]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_1_reg_851[0]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_1_reg_851[10]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_1_reg_851[11]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_1_reg_851[12]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_1_reg_851[13]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_1_reg_851[14]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_1_reg_851[15]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_1_reg_851[16]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_1_reg_851[17]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_1_reg_851[18]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_1_reg_851[19]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_1_reg_851[1]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_1_reg_851[20]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_1_reg_851[21]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_1_reg_851[22]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_1_reg_851[23]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_1_reg_851[24]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_1_reg_851[25]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_1_reg_851[26]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_1_reg_851[27]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_1_reg_851[28]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_1_reg_851[29]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_1_reg_851[2]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_1_reg_851[30]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_1_reg_851[31]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_1_reg_851[3]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_1_reg_851[4]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_1_reg_851[5]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_1_reg_851[6]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_1_reg_851[7]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_1_reg_851[8]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_851_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_1_reg_851[9]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_2_reg_857[0]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_2_reg_857[10]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_2_reg_857[11]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_2_reg_857[12]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_2_reg_857[13]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_2_reg_857[14]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_2_reg_857[15]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_2_reg_857[16]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_2_reg_857[17]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_2_reg_857[18]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_2_reg_857[19]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_2_reg_857[1]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_2_reg_857[20]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_2_reg_857[21]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_2_reg_857[22]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_2_reg_857[23]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_2_reg_857[24]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_2_reg_857[25]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_2_reg_857[26]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_2_reg_857[27]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_2_reg_857[28]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_2_reg_857[29]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_2_reg_857[2]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_2_reg_857[30]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_2_reg_857[31]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_2_reg_857[3]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_2_reg_857[4]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_2_reg_857[5]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_2_reg_857[6]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_2_reg_857[7]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_2_reg_857[8]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_857_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_2_reg_857[9]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_3_reg_863[0]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_3_reg_863[10]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_3_reg_863[11]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_3_reg_863[12]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_3_reg_863[13]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_3_reg_863[14]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_3_reg_863[15]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_3_reg_863[16]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_3_reg_863[17]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_3_reg_863[18]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_3_reg_863[19]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_3_reg_863[1]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_3_reg_863[20]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_3_reg_863[21]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_3_reg_863[22]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_3_reg_863[23]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_3_reg_863[24]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_3_reg_863[25]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_3_reg_863[26]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_3_reg_863[27]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_3_reg_863[28]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_3_reg_863[29]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_3_reg_863[2]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_3_reg_863[30]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_3_reg_863[31]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_3_reg_863[3]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_3_reg_863[4]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_3_reg_863[5]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_3_reg_863[6]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_3_reg_863[7]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_3_reg_863[8]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_863_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_3_reg_863[9]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_4_reg_868[0]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_4_reg_868[10]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_4_reg_868[11]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_4_reg_868[12]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_4_reg_868[13]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_4_reg_868[14]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_4_reg_868[15]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_4_reg_868[16]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_4_reg_868[17]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_4_reg_868[18]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_4_reg_868[19]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_4_reg_868[1]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_4_reg_868[20]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_4_reg_868[21]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_4_reg_868[22]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_4_reg_868[23]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_4_reg_868[24]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_4_reg_868[25]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_4_reg_868[26]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_4_reg_868[27]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_4_reg_868[28]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_4_reg_868[29]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_4_reg_868[2]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_4_reg_868[30]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_4_reg_868[31]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_4_reg_868[3]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_4_reg_868[4]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_4_reg_868[5]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_4_reg_868[6]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_4_reg_868[7]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_4_reg_868[8]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_4_reg_868[9]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_5_reg_874[10]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_5_reg_874[11]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_5_reg_874[12]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_5_reg_874[13]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_5_reg_874[14]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_5_reg_874[15]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_5_reg_874[16]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_5_reg_874[17]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_5_reg_874[18]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_5_reg_874[19]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_5_reg_874[1]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_5_reg_874[20]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_5_reg_874[21]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_5_reg_874[22]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_5_reg_874[23]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_5_reg_874[24]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_5_reg_874[25]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_5_reg_874[26]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_5_reg_874[27]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_5_reg_874[28]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_5_reg_874[29]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_5_reg_874[2]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_5_reg_874[30]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_5_reg_874[31]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_5_reg_874[3]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_5_reg_874[4]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_5_reg_874[5]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_5_reg_874[6]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_5_reg_874[7]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_5_reg_874[8]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_874_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_5_reg_874[9]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_reg_845[0]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_reg_845[10]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_reg_845[11]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_reg_845[12]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_reg_845[13]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_reg_845[14]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_reg_845[15]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_reg_845[16]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_reg_845[17]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_reg_845[18]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_reg_845[19]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_reg_845[1]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_reg_845[20]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_reg_845[21]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_reg_845[22]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_reg_845[23]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_reg_845[24]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_reg_845[25]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_reg_845[26]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_reg_845[27]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_reg_845[28]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_reg_845[29]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_reg_845[2]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_reg_845[30]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_reg_845[31]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_reg_845[3]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_reg_845[4]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_reg_845[5]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_reg_845[6]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_reg_845[7]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_reg_845[8]),
        .R(1'b0));
  FDRE \valIn_data_reg_845_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_reg_845[9]),
        .R(1'b0));
  FDRE \xp_reg_493_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[0]),
        .Q(xp_reg_493[0]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[10]),
        .Q(xp_reg_493[10]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[11]),
        .Q(xp_reg_493[11]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[12]),
        .Q(xp_reg_493[12]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[13]),
        .Q(xp_reg_493[13]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[14]),
        .Q(xp_reg_493[14]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[15]),
        .Q(xp_reg_493[15]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[16]),
        .Q(xp_reg_493[16]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[17]),
        .Q(xp_reg_493[17]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[18]),
        .Q(xp_reg_493[18]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[19]),
        .Q(xp_reg_493[19]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[1]),
        .Q(xp_reg_493[1]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[20]),
        .Q(xp_reg_493[20]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[21]),
        .Q(xp_reg_493[21]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[22]),
        .Q(xp_reg_493[22]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[23]),
        .Q(xp_reg_493[23]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[24]),
        .Q(xp_reg_493[24]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[25]),
        .Q(xp_reg_493[25]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[26]),
        .Q(xp_reg_493[26]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[27]),
        .Q(xp_reg_493[27]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[28]),
        .Q(xp_reg_493[28]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[29]),
        .Q(xp_reg_493[29]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[2]),
        .Q(xp_reg_493[2]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[30]),
        .Q(xp_reg_493[30]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[3]),
        .Q(xp_reg_493[3]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[4]),
        .Q(xp_reg_493[4]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[5]),
        .Q(xp_reg_493[5]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[6]),
        .Q(xp_reg_493[6]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[7]),
        .Q(xp_reg_493[7]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[8]),
        .Q(xp_reg_493[8]),
        .R(indvar_flatten6_reg_482));
  FDRE \xp_reg_493_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln158_reg_1027[9]),
        .Q(xp_reg_493[9]),
        .R(indvar_flatten6_reg_482));
  LUT1 #(
    .INIT(2'h1)) 
    \yp_fu_190[0]_i_1 
       (.I0(zext_ln156_reg_1009[0]),
        .O(yp_1_fu_827_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[0]),
        .Q(yp_fu_190[0]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[10]),
        .Q(yp_fu_190[10]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[11]),
        .Q(yp_fu_190[11]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[12]),
        .Q(yp_fu_190[12]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[12]_i_1 
       (.CI(\yp_fu_190_reg[8]_i_1_n_3 ),
        .CO({\yp_fu_190_reg[12]_i_1_n_3 ,\yp_fu_190_reg[12]_i_1_n_4 ,\yp_fu_190_reg[12]_i_1_n_5 ,\yp_fu_190_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[12:9]),
        .S(zext_ln156_reg_1009[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[13]),
        .Q(yp_fu_190[13]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[14]),
        .Q(yp_fu_190[14]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[15]),
        .Q(yp_fu_190[15]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[16]),
        .Q(yp_fu_190[16]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[16]_i_1 
       (.CI(\yp_fu_190_reg[12]_i_1_n_3 ),
        .CO({\yp_fu_190_reg[16]_i_1_n_3 ,\yp_fu_190_reg[16]_i_1_n_4 ,\yp_fu_190_reg[16]_i_1_n_5 ,\yp_fu_190_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[16:13]),
        .S(zext_ln156_reg_1009[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[17]),
        .Q(yp_fu_190[17]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[18]),
        .Q(yp_fu_190[18]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[19]),
        .Q(yp_fu_190[19]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[1]),
        .Q(yp_fu_190[1]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[20]),
        .Q(yp_fu_190[20]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[20]_i_1 
       (.CI(\yp_fu_190_reg[16]_i_1_n_3 ),
        .CO({\yp_fu_190_reg[20]_i_1_n_3 ,\yp_fu_190_reg[20]_i_1_n_4 ,\yp_fu_190_reg[20]_i_1_n_5 ,\yp_fu_190_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[20:17]),
        .S(zext_ln156_reg_1009[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[21]),
        .Q(yp_fu_190[21]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[22]),
        .Q(yp_fu_190[22]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[23]),
        .Q(yp_fu_190[23]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[24]),
        .Q(yp_fu_190[24]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[24]_i_1 
       (.CI(\yp_fu_190_reg[20]_i_1_n_3 ),
        .CO({\yp_fu_190_reg[24]_i_1_n_3 ,\yp_fu_190_reg[24]_i_1_n_4 ,\yp_fu_190_reg[24]_i_1_n_5 ,\yp_fu_190_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[24:21]),
        .S(zext_ln156_reg_1009[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[25]),
        .Q(yp_fu_190[25]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[26]),
        .Q(yp_fu_190[26]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[27]),
        .Q(yp_fu_190[27]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[28]),
        .Q(yp_fu_190[28]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[28]_i_1 
       (.CI(\yp_fu_190_reg[24]_i_1_n_3 ),
        .CO({\yp_fu_190_reg[28]_i_1_n_3 ,\yp_fu_190_reg[28]_i_1_n_4 ,\yp_fu_190_reg[28]_i_1_n_5 ,\yp_fu_190_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[28:25]),
        .S(zext_ln156_reg_1009[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[29]),
        .Q(yp_fu_190[29]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[2]),
        .Q(yp_fu_190[2]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[30]),
        .Q(yp_fu_190[30]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[30]_i_1 
       (.CI(\yp_fu_190_reg[28]_i_1_n_3 ),
        .CO({\NLW_yp_fu_190_reg[30]_i_1_CO_UNCONNECTED [3:1],\yp_fu_190_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_yp_fu_190_reg[30]_i_1_O_UNCONNECTED [3:2],yp_1_fu_827_p2[30:29]}),
        .S({1'b0,1'b0,zext_ln156_reg_1009[30:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[3]),
        .Q(yp_fu_190[3]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[4]),
        .Q(yp_fu_190[4]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\yp_fu_190_reg[4]_i_1_n_3 ,\yp_fu_190_reg[4]_i_1_n_4 ,\yp_fu_190_reg[4]_i_1_n_5 ,\yp_fu_190_reg[4]_i_1_n_6 }),
        .CYINIT(zext_ln156_reg_1009[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[4:1]),
        .S(zext_ln156_reg_1009[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[5]),
        .Q(yp_fu_190[5]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[6]),
        .Q(yp_fu_190[6]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[7]),
        .Q(yp_fu_190[7]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[8]),
        .Q(yp_fu_190[8]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_190_reg[8]_i_1 
       (.CI(\yp_fu_190_reg[4]_i_1_n_3 ),
        .CO({\yp_fu_190_reg[8]_i_1_n_3 ,\yp_fu_190_reg[8]_i_1_n_4 ,\yp_fu_190_reg[8]_i_1_n_5 ,\yp_fu_190_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_827_p2[8:5]),
        .S(zext_ln156_reg_1009[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(yp_1_fu_827_p2[9]),
        .Q(yp_fu_190[9]),
        .R(ap_NS_fsm[44]));
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln156_reg_1009[30]_i_1 
       (.I0(p_0_in0_out),
        .I1(ap_CS_fsm_state46),
        .O(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[0]),
        .Q(zext_ln156_reg_1009[0]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[10]),
        .Q(zext_ln156_reg_1009[10]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[11]),
        .Q(zext_ln156_reg_1009[11]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[12]),
        .Q(zext_ln156_reg_1009[12]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[13]),
        .Q(zext_ln156_reg_1009[13]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[14]),
        .Q(zext_ln156_reg_1009[14]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[15]),
        .Q(zext_ln156_reg_1009[15]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[16]),
        .Q(zext_ln156_reg_1009[16]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[17]),
        .Q(zext_ln156_reg_1009[17]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[18]),
        .Q(zext_ln156_reg_1009[18]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[19]),
        .Q(zext_ln156_reg_1009[19]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[1]),
        .Q(zext_ln156_reg_1009[1]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[20]),
        .Q(zext_ln156_reg_1009[20]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[21]),
        .Q(zext_ln156_reg_1009[21]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[22]),
        .Q(zext_ln156_reg_1009[22]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[23]),
        .Q(zext_ln156_reg_1009[23]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[24]),
        .Q(zext_ln156_reg_1009[24]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[25]),
        .Q(zext_ln156_reg_1009[25]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[26]),
        .Q(zext_ln156_reg_1009[26]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[27]),
        .Q(zext_ln156_reg_1009[27]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[28]),
        .Q(zext_ln156_reg_1009[28]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[29]),
        .Q(zext_ln156_reg_1009[29]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[2]),
        .Q(zext_ln156_reg_1009[2]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[30]),
        .Q(zext_ln156_reg_1009[30]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[3]),
        .Q(zext_ln156_reg_1009[3]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[4]),
        .Q(zext_ln156_reg_1009[4]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[5]),
        .Q(zext_ln156_reg_1009[5]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[6]),
        .Q(zext_ln156_reg_1009[6]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[7]),
        .Q(zext_ln156_reg_1009[7]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[8]),
        .Q(zext_ln156_reg_1009[8]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1009_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_190[9]),
        .Q(zext_ln156_reg_1009[9]),
        .R(\zext_ln156_reg_1009[30]_i_1_n_3 ));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_acc_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_acc_RAM_2P_LUTRAM_1R1W
   (add_ln178_fu_315_p2,
    \ap_CS_fsm_reg[50] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[23]_0 ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[34] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[37]_0 ,
    \ap_CS_fsm_reg[8] ,
    O19,
    \add_ln178_reg_390_reg[31] ,
    Q,
    \add_ln178_reg_390_reg[31]_0 ,
    \add_ln178_reg_390_reg[3] ,
    \add_ln178_reg_390_reg[3]_0 ,
    \add_ln178_reg_390_reg[3]_1 ,
    \add_ln178_reg_390_reg[3]_2 ,
    \add_ln178_reg_390_reg[3]_3 ,
    \add_ln178_reg_390_reg[3]_4 ,
    \add_ln178_reg_390_reg[3]_5 ,
    \add_ln178_reg_390_reg[3]_6 ,
    \add_ln178_reg_390_reg[7] ,
    \add_ln178_reg_390_reg[7]_0 ,
    \add_ln178_reg_390_reg[7]_1 ,
    \add_ln178_reg_390_reg[7]_2 ,
    \add_ln178_reg_390_reg[7]_3 ,
    \add_ln178_reg_390_reg[7]_4 ,
    \add_ln178_reg_390_reg[7]_5 ,
    \add_ln178_reg_390_reg[7]_6 ,
    \add_ln178_reg_390_reg[11] ,
    \add_ln178_reg_390_reg[11]_0 ,
    \add_ln178_reg_390_reg[11]_1 ,
    \add_ln178_reg_390_reg[11]_2 ,
    \add_ln178_reg_390_reg[11]_3 ,
    \add_ln178_reg_390_reg[11]_4 ,
    \add_ln178_reg_390_reg[11]_5 ,
    \add_ln178_reg_390_reg[11]_6 ,
    \add_ln178_reg_390_reg[15] ,
    \add_ln178_reg_390_reg[15]_0 ,
    \add_ln178_reg_390_reg[15]_1 ,
    \add_ln178_reg_390_reg[15]_2 ,
    \add_ln178_reg_390_reg[15]_3 ,
    \add_ln178_reg_390_reg[15]_4 ,
    \add_ln178_reg_390_reg[15]_5 ,
    \add_ln178_reg_390_reg[15]_6 ,
    \add_ln178_reg_390_reg[19] ,
    \add_ln178_reg_390_reg[19]_0 ,
    \add_ln178_reg_390_reg[19]_1 ,
    \add_ln178_reg_390_reg[19]_2 ,
    \add_ln178_reg_390_reg[19]_3 ,
    \add_ln178_reg_390_reg[19]_4 ,
    \add_ln178_reg_390_reg[19]_5 ,
    \add_ln178_reg_390_reg[19]_6 ,
    \add_ln178_reg_390_reg[23] ,
    \add_ln178_reg_390_reg[23]_0 ,
    \add_ln178_reg_390_reg[23]_1 ,
    \add_ln178_reg_390_reg[23]_2 ,
    \add_ln178_reg_390_reg[23]_3 ,
    \add_ln178_reg_390_reg[23]_4 ,
    \add_ln178_reg_390_reg[23]_5 ,
    \add_ln178_reg_390_reg[23]_6 ,
    \add_ln178_reg_390_reg[27] ,
    \add_ln178_reg_390_reg[27]_0 ,
    \add_ln178_reg_390_reg[27]_1 ,
    \add_ln178_reg_390_reg[27]_2 ,
    \add_ln178_reg_390_reg[27]_3 ,
    \add_ln178_reg_390_reg[27]_4 ,
    \add_ln178_reg_390_reg[27]_5 ,
    \add_ln178_reg_390_reg[27]_6 ,
    \add_ln178_reg_390_reg[31]_1 ,
    \add_ln178_reg_390_reg[31]_2 ,
    \add_ln178_reg_390_reg[31]_3 ,
    \add_ln178_reg_390_reg[31]_4 ,
    \add_ln178_reg_390_reg[31]_5 ,
    \add_ln178_reg_390_reg[31]_6 ,
    ram_reg_0_31_0_0_i_25,
    ap_clk,
    d1,
    p_0_in,
    address1,
    D,
    E,
    \q1_reg[31]_0 );
  output [31:0]add_ln178_fu_315_p2;
  output \ap_CS_fsm_reg[50] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[37] ;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[23]_0 ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[34] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[37]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output [31:0]O19;
  input \add_ln178_reg_390_reg[31] ;
  input [0:0]Q;
  input \add_ln178_reg_390_reg[31]_0 ;
  input \add_ln178_reg_390_reg[3] ;
  input \add_ln178_reg_390_reg[3]_0 ;
  input \add_ln178_reg_390_reg[3]_1 ;
  input \add_ln178_reg_390_reg[3]_2 ;
  input \add_ln178_reg_390_reg[3]_3 ;
  input \add_ln178_reg_390_reg[3]_4 ;
  input \add_ln178_reg_390_reg[3]_5 ;
  input \add_ln178_reg_390_reg[3]_6 ;
  input \add_ln178_reg_390_reg[7] ;
  input \add_ln178_reg_390_reg[7]_0 ;
  input \add_ln178_reg_390_reg[7]_1 ;
  input \add_ln178_reg_390_reg[7]_2 ;
  input \add_ln178_reg_390_reg[7]_3 ;
  input \add_ln178_reg_390_reg[7]_4 ;
  input \add_ln178_reg_390_reg[7]_5 ;
  input \add_ln178_reg_390_reg[7]_6 ;
  input \add_ln178_reg_390_reg[11] ;
  input \add_ln178_reg_390_reg[11]_0 ;
  input \add_ln178_reg_390_reg[11]_1 ;
  input \add_ln178_reg_390_reg[11]_2 ;
  input \add_ln178_reg_390_reg[11]_3 ;
  input \add_ln178_reg_390_reg[11]_4 ;
  input \add_ln178_reg_390_reg[11]_5 ;
  input \add_ln178_reg_390_reg[11]_6 ;
  input \add_ln178_reg_390_reg[15] ;
  input \add_ln178_reg_390_reg[15]_0 ;
  input \add_ln178_reg_390_reg[15]_1 ;
  input \add_ln178_reg_390_reg[15]_2 ;
  input \add_ln178_reg_390_reg[15]_3 ;
  input \add_ln178_reg_390_reg[15]_4 ;
  input \add_ln178_reg_390_reg[15]_5 ;
  input \add_ln178_reg_390_reg[15]_6 ;
  input \add_ln178_reg_390_reg[19] ;
  input \add_ln178_reg_390_reg[19]_0 ;
  input \add_ln178_reg_390_reg[19]_1 ;
  input \add_ln178_reg_390_reg[19]_2 ;
  input \add_ln178_reg_390_reg[19]_3 ;
  input \add_ln178_reg_390_reg[19]_4 ;
  input \add_ln178_reg_390_reg[19]_5 ;
  input \add_ln178_reg_390_reg[19]_6 ;
  input \add_ln178_reg_390_reg[23] ;
  input \add_ln178_reg_390_reg[23]_0 ;
  input \add_ln178_reg_390_reg[23]_1 ;
  input \add_ln178_reg_390_reg[23]_2 ;
  input \add_ln178_reg_390_reg[23]_3 ;
  input \add_ln178_reg_390_reg[23]_4 ;
  input \add_ln178_reg_390_reg[23]_5 ;
  input \add_ln178_reg_390_reg[23]_6 ;
  input \add_ln178_reg_390_reg[27] ;
  input \add_ln178_reg_390_reg[27]_0 ;
  input \add_ln178_reg_390_reg[27]_1 ;
  input \add_ln178_reg_390_reg[27]_2 ;
  input \add_ln178_reg_390_reg[27]_3 ;
  input \add_ln178_reg_390_reg[27]_4 ;
  input \add_ln178_reg_390_reg[27]_5 ;
  input \add_ln178_reg_390_reg[27]_6 ;
  input \add_ln178_reg_390_reg[31]_1 ;
  input \add_ln178_reg_390_reg[31]_2 ;
  input \add_ln178_reg_390_reg[31]_3 ;
  input \add_ln178_reg_390_reg[31]_4 ;
  input \add_ln178_reg_390_reg[31]_5 ;
  input \add_ln178_reg_390_reg[31]_6 ;
  input [33:0]ram_reg_0_31_0_0_i_25;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]address1;
  input [4:0]D;
  input [0:0]E;
  input [0:0]\q1_reg[31]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]O19;
  wire [0:0]Q;
  wire [31:0]acc_q1;
  wire [31:0]add_ln178_fu_315_p2;
  wire \add_ln178_reg_390[11]_i_2_n_3 ;
  wire \add_ln178_reg_390[11]_i_3_n_3 ;
  wire \add_ln178_reg_390[11]_i_4_n_3 ;
  wire \add_ln178_reg_390[11]_i_5_n_3 ;
  wire \add_ln178_reg_390[15]_i_2_n_3 ;
  wire \add_ln178_reg_390[15]_i_3_n_3 ;
  wire \add_ln178_reg_390[15]_i_4_n_3 ;
  wire \add_ln178_reg_390[15]_i_5_n_3 ;
  wire \add_ln178_reg_390[19]_i_2_n_3 ;
  wire \add_ln178_reg_390[19]_i_3_n_3 ;
  wire \add_ln178_reg_390[19]_i_4_n_3 ;
  wire \add_ln178_reg_390[19]_i_5_n_3 ;
  wire \add_ln178_reg_390[23]_i_2_n_3 ;
  wire \add_ln178_reg_390[23]_i_3_n_3 ;
  wire \add_ln178_reg_390[23]_i_4_n_3 ;
  wire \add_ln178_reg_390[23]_i_5_n_3 ;
  wire \add_ln178_reg_390[27]_i_2_n_3 ;
  wire \add_ln178_reg_390[27]_i_3_n_3 ;
  wire \add_ln178_reg_390[27]_i_4_n_3 ;
  wire \add_ln178_reg_390[27]_i_5_n_3 ;
  wire \add_ln178_reg_390[31]_i_2_n_3 ;
  wire \add_ln178_reg_390[31]_i_3_n_3 ;
  wire \add_ln178_reg_390[31]_i_4_n_3 ;
  wire \add_ln178_reg_390[31]_i_5_n_3 ;
  wire \add_ln178_reg_390[3]_i_2_n_3 ;
  wire \add_ln178_reg_390[3]_i_3_n_3 ;
  wire \add_ln178_reg_390[3]_i_4_n_3 ;
  wire \add_ln178_reg_390[3]_i_5_n_3 ;
  wire \add_ln178_reg_390[7]_i_2_n_3 ;
  wire \add_ln178_reg_390[7]_i_3_n_3 ;
  wire \add_ln178_reg_390[7]_i_4_n_3 ;
  wire \add_ln178_reg_390[7]_i_5_n_3 ;
  wire \add_ln178_reg_390_reg[11] ;
  wire \add_ln178_reg_390_reg[11]_0 ;
  wire \add_ln178_reg_390_reg[11]_1 ;
  wire \add_ln178_reg_390_reg[11]_2 ;
  wire \add_ln178_reg_390_reg[11]_3 ;
  wire \add_ln178_reg_390_reg[11]_4 ;
  wire \add_ln178_reg_390_reg[11]_5 ;
  wire \add_ln178_reg_390_reg[11]_6 ;
  wire \add_ln178_reg_390_reg[11]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[11]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[11]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[11]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[15] ;
  wire \add_ln178_reg_390_reg[15]_0 ;
  wire \add_ln178_reg_390_reg[15]_1 ;
  wire \add_ln178_reg_390_reg[15]_2 ;
  wire \add_ln178_reg_390_reg[15]_3 ;
  wire \add_ln178_reg_390_reg[15]_4 ;
  wire \add_ln178_reg_390_reg[15]_5 ;
  wire \add_ln178_reg_390_reg[15]_6 ;
  wire \add_ln178_reg_390_reg[15]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[15]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[15]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[15]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[19] ;
  wire \add_ln178_reg_390_reg[19]_0 ;
  wire \add_ln178_reg_390_reg[19]_1 ;
  wire \add_ln178_reg_390_reg[19]_2 ;
  wire \add_ln178_reg_390_reg[19]_3 ;
  wire \add_ln178_reg_390_reg[19]_4 ;
  wire \add_ln178_reg_390_reg[19]_5 ;
  wire \add_ln178_reg_390_reg[19]_6 ;
  wire \add_ln178_reg_390_reg[19]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[19]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[19]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[19]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[23] ;
  wire \add_ln178_reg_390_reg[23]_0 ;
  wire \add_ln178_reg_390_reg[23]_1 ;
  wire \add_ln178_reg_390_reg[23]_2 ;
  wire \add_ln178_reg_390_reg[23]_3 ;
  wire \add_ln178_reg_390_reg[23]_4 ;
  wire \add_ln178_reg_390_reg[23]_5 ;
  wire \add_ln178_reg_390_reg[23]_6 ;
  wire \add_ln178_reg_390_reg[23]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[23]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[23]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[23]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[27] ;
  wire \add_ln178_reg_390_reg[27]_0 ;
  wire \add_ln178_reg_390_reg[27]_1 ;
  wire \add_ln178_reg_390_reg[27]_2 ;
  wire \add_ln178_reg_390_reg[27]_3 ;
  wire \add_ln178_reg_390_reg[27]_4 ;
  wire \add_ln178_reg_390_reg[27]_5 ;
  wire \add_ln178_reg_390_reg[27]_6 ;
  wire \add_ln178_reg_390_reg[27]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[27]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[27]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[27]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[31] ;
  wire \add_ln178_reg_390_reg[31]_0 ;
  wire \add_ln178_reg_390_reg[31]_1 ;
  wire \add_ln178_reg_390_reg[31]_2 ;
  wire \add_ln178_reg_390_reg[31]_3 ;
  wire \add_ln178_reg_390_reg[31]_4 ;
  wire \add_ln178_reg_390_reg[31]_5 ;
  wire \add_ln178_reg_390_reg[31]_6 ;
  wire \add_ln178_reg_390_reg[31]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[31]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[31]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[3] ;
  wire \add_ln178_reg_390_reg[3]_0 ;
  wire \add_ln178_reg_390_reg[3]_1 ;
  wire \add_ln178_reg_390_reg[3]_2 ;
  wire \add_ln178_reg_390_reg[3]_3 ;
  wire \add_ln178_reg_390_reg[3]_4 ;
  wire \add_ln178_reg_390_reg[3]_5 ;
  wire \add_ln178_reg_390_reg[3]_6 ;
  wire \add_ln178_reg_390_reg[3]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[3]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[3]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[3]_i_1_n_6 ;
  wire \add_ln178_reg_390_reg[7] ;
  wire \add_ln178_reg_390_reg[7]_0 ;
  wire \add_ln178_reg_390_reg[7]_1 ;
  wire \add_ln178_reg_390_reg[7]_2 ;
  wire \add_ln178_reg_390_reg[7]_3 ;
  wire \add_ln178_reg_390_reg[7]_4 ;
  wire \add_ln178_reg_390_reg[7]_5 ;
  wire \add_ln178_reg_390_reg[7]_6 ;
  wire \add_ln178_reg_390_reg[7]_i_1_n_3 ;
  wire \add_ln178_reg_390_reg[7]_i_1_n_4 ;
  wire \add_ln178_reg_390_reg[7]_i_1_n_5 ;
  wire \add_ln178_reg_390_reg[7]_i_1_n_6 ;
  wire [4:0]address1;
  wire \ap_CS_fsm[1]_i_14_n_3 ;
  wire \ap_CS_fsm[1]_i_15_n_3 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [31:0]d1;
  wire p_0_in;
  wire [31:0]q10;
  wire [0:0]\q1_reg[31]_0 ;
  wire [33:0]ram_reg_0_31_0_0_i_25;
  wire ram_reg_0_31_0_0_i_37_n_3;
  wire ram_reg_0_31_0_0_i_38_n_3;
  wire ram_reg_0_31_0_0_i_42_n_3;
  wire ram_reg_0_31_0_0_i_46_n_3;
  wire ram_reg_0_31_0_0_i_48_n_3;
  wire ram_reg_0_31_0_0_i_50_n_3;
  wire ram_reg_0_31_0_0_n_3;
  wire ram_reg_0_31_10_10_n_3;
  wire ram_reg_0_31_11_11_n_3;
  wire ram_reg_0_31_12_12_n_3;
  wire ram_reg_0_31_13_13_n_3;
  wire ram_reg_0_31_14_14_n_3;
  wire ram_reg_0_31_15_15_n_3;
  wire ram_reg_0_31_16_16_n_3;
  wire ram_reg_0_31_17_17_n_3;
  wire ram_reg_0_31_18_18_n_3;
  wire ram_reg_0_31_19_19_n_3;
  wire ram_reg_0_31_1_1_n_3;
  wire ram_reg_0_31_20_20_n_3;
  wire ram_reg_0_31_21_21_n_3;
  wire ram_reg_0_31_22_22_n_3;
  wire ram_reg_0_31_23_23_n_3;
  wire ram_reg_0_31_24_24_n_3;
  wire ram_reg_0_31_25_25_n_3;
  wire ram_reg_0_31_26_26_n_3;
  wire ram_reg_0_31_27_27_n_3;
  wire ram_reg_0_31_28_28_n_3;
  wire ram_reg_0_31_29_29_n_3;
  wire ram_reg_0_31_2_2_n_3;
  wire ram_reg_0_31_30_30_n_3;
  wire ram_reg_0_31_31_31_n_3;
  wire ram_reg_0_31_3_3_n_3;
  wire ram_reg_0_31_4_4_n_3;
  wire ram_reg_0_31_5_5_n_3;
  wire ram_reg_0_31_6_6_n_3;
  wire ram_reg_0_31_7_7_n_3;
  wire ram_reg_0_31_8_8_n_3;
  wire ram_reg_0_31_9_9_n_3;
  wire [3:3]\NLW_add_ln178_reg_390_reg[31]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[11]_i_2 
       (.I0(acc_q1[11]),
        .I1(\add_ln178_reg_390_reg[11]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[11]_6 ),
        .O(\add_ln178_reg_390[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[11]_i_3 
       (.I0(acc_q1[10]),
        .I1(\add_ln178_reg_390_reg[11]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[11]_4 ),
        .O(\add_ln178_reg_390[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[11]_i_4 
       (.I0(acc_q1[9]),
        .I1(\add_ln178_reg_390_reg[11]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[11]_2 ),
        .O(\add_ln178_reg_390[11]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[11]_i_5 
       (.I0(acc_q1[8]),
        .I1(\add_ln178_reg_390_reg[11] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[11]_0 ),
        .O(\add_ln178_reg_390[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[15]_i_2 
       (.I0(acc_q1[15]),
        .I1(\add_ln178_reg_390_reg[15]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[15]_6 ),
        .O(\add_ln178_reg_390[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[15]_i_3 
       (.I0(acc_q1[14]),
        .I1(\add_ln178_reg_390_reg[15]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[15]_4 ),
        .O(\add_ln178_reg_390[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[15]_i_4 
       (.I0(acc_q1[13]),
        .I1(\add_ln178_reg_390_reg[15]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[15]_2 ),
        .O(\add_ln178_reg_390[15]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[15]_i_5 
       (.I0(acc_q1[12]),
        .I1(\add_ln178_reg_390_reg[15] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[15]_0 ),
        .O(\add_ln178_reg_390[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[19]_i_2 
       (.I0(acc_q1[19]),
        .I1(\add_ln178_reg_390_reg[19]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[19]_6 ),
        .O(\add_ln178_reg_390[19]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[19]_i_3 
       (.I0(acc_q1[18]),
        .I1(\add_ln178_reg_390_reg[19]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[19]_4 ),
        .O(\add_ln178_reg_390[19]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[19]_i_4 
       (.I0(acc_q1[17]),
        .I1(\add_ln178_reg_390_reg[19]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[19]_2 ),
        .O(\add_ln178_reg_390[19]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[19]_i_5 
       (.I0(acc_q1[16]),
        .I1(\add_ln178_reg_390_reg[19] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[19]_0 ),
        .O(\add_ln178_reg_390[19]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[23]_i_2 
       (.I0(acc_q1[23]),
        .I1(\add_ln178_reg_390_reg[23]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[23]_6 ),
        .O(\add_ln178_reg_390[23]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[23]_i_3 
       (.I0(acc_q1[22]),
        .I1(\add_ln178_reg_390_reg[23]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[23]_4 ),
        .O(\add_ln178_reg_390[23]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[23]_i_4 
       (.I0(acc_q1[21]),
        .I1(\add_ln178_reg_390_reg[23]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[23]_2 ),
        .O(\add_ln178_reg_390[23]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[23]_i_5 
       (.I0(acc_q1[20]),
        .I1(\add_ln178_reg_390_reg[23] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[23]_0 ),
        .O(\add_ln178_reg_390[23]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[27]_i_2 
       (.I0(acc_q1[27]),
        .I1(\add_ln178_reg_390_reg[27]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[27]_6 ),
        .O(\add_ln178_reg_390[27]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[27]_i_3 
       (.I0(acc_q1[26]),
        .I1(\add_ln178_reg_390_reg[27]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[27]_4 ),
        .O(\add_ln178_reg_390[27]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[27]_i_4 
       (.I0(acc_q1[25]),
        .I1(\add_ln178_reg_390_reg[27]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[27]_2 ),
        .O(\add_ln178_reg_390[27]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[27]_i_5 
       (.I0(acc_q1[24]),
        .I1(\add_ln178_reg_390_reg[27] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[27]_0 ),
        .O(\add_ln178_reg_390[27]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[31]_i_2 
       (.I0(acc_q1[31]),
        .I1(\add_ln178_reg_390_reg[31] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[31]_0 ),
        .O(\add_ln178_reg_390[31]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[31]_i_3 
       (.I0(acc_q1[30]),
        .I1(\add_ln178_reg_390_reg[31]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[31]_6 ),
        .O(\add_ln178_reg_390[31]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[31]_i_4 
       (.I0(acc_q1[29]),
        .I1(\add_ln178_reg_390_reg[31]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[31]_4 ),
        .O(\add_ln178_reg_390[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[31]_i_5 
       (.I0(acc_q1[28]),
        .I1(\add_ln178_reg_390_reg[31]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[31]_2 ),
        .O(\add_ln178_reg_390[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[3]_i_2 
       (.I0(acc_q1[3]),
        .I1(\add_ln178_reg_390_reg[3]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[3]_6 ),
        .O(\add_ln178_reg_390[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[3]_i_3 
       (.I0(acc_q1[2]),
        .I1(\add_ln178_reg_390_reg[3]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[3]_4 ),
        .O(\add_ln178_reg_390[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[3]_i_4 
       (.I0(acc_q1[1]),
        .I1(\add_ln178_reg_390_reg[3]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[3]_2 ),
        .O(\add_ln178_reg_390[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[3]_i_5 
       (.I0(acc_q1[0]),
        .I1(\add_ln178_reg_390_reg[3] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[3]_0 ),
        .O(\add_ln178_reg_390[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[7]_i_2 
       (.I0(acc_q1[7]),
        .I1(\add_ln178_reg_390_reg[7]_5 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[7]_6 ),
        .O(\add_ln178_reg_390[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[7]_i_3 
       (.I0(acc_q1[6]),
        .I1(\add_ln178_reg_390_reg[7]_3 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[7]_4 ),
        .O(\add_ln178_reg_390[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[7]_i_4 
       (.I0(acc_q1[5]),
        .I1(\add_ln178_reg_390_reg[7]_1 ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[7]_2 ),
        .O(\add_ln178_reg_390[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln178_reg_390[7]_i_5 
       (.I0(acc_q1[4]),
        .I1(\add_ln178_reg_390_reg[7] ),
        .I2(Q),
        .I3(\add_ln178_reg_390_reg[7]_0 ),
        .O(\add_ln178_reg_390[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[11]_i_1 
       (.CI(\add_ln178_reg_390_reg[7]_i_1_n_3 ),
        .CO({\add_ln178_reg_390_reg[11]_i_1_n_3 ,\add_ln178_reg_390_reg[11]_i_1_n_4 ,\add_ln178_reg_390_reg[11]_i_1_n_5 ,\add_ln178_reg_390_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[11:8]),
        .O(add_ln178_fu_315_p2[11:8]),
        .S({\add_ln178_reg_390[11]_i_2_n_3 ,\add_ln178_reg_390[11]_i_3_n_3 ,\add_ln178_reg_390[11]_i_4_n_3 ,\add_ln178_reg_390[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[15]_i_1 
       (.CI(\add_ln178_reg_390_reg[11]_i_1_n_3 ),
        .CO({\add_ln178_reg_390_reg[15]_i_1_n_3 ,\add_ln178_reg_390_reg[15]_i_1_n_4 ,\add_ln178_reg_390_reg[15]_i_1_n_5 ,\add_ln178_reg_390_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[15:12]),
        .O(add_ln178_fu_315_p2[15:12]),
        .S({\add_ln178_reg_390[15]_i_2_n_3 ,\add_ln178_reg_390[15]_i_3_n_3 ,\add_ln178_reg_390[15]_i_4_n_3 ,\add_ln178_reg_390[15]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[19]_i_1 
       (.CI(\add_ln178_reg_390_reg[15]_i_1_n_3 ),
        .CO({\add_ln178_reg_390_reg[19]_i_1_n_3 ,\add_ln178_reg_390_reg[19]_i_1_n_4 ,\add_ln178_reg_390_reg[19]_i_1_n_5 ,\add_ln178_reg_390_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[19:16]),
        .O(add_ln178_fu_315_p2[19:16]),
        .S({\add_ln178_reg_390[19]_i_2_n_3 ,\add_ln178_reg_390[19]_i_3_n_3 ,\add_ln178_reg_390[19]_i_4_n_3 ,\add_ln178_reg_390[19]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[23]_i_1 
       (.CI(\add_ln178_reg_390_reg[19]_i_1_n_3 ),
        .CO({\add_ln178_reg_390_reg[23]_i_1_n_3 ,\add_ln178_reg_390_reg[23]_i_1_n_4 ,\add_ln178_reg_390_reg[23]_i_1_n_5 ,\add_ln178_reg_390_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[23:20]),
        .O(add_ln178_fu_315_p2[23:20]),
        .S({\add_ln178_reg_390[23]_i_2_n_3 ,\add_ln178_reg_390[23]_i_3_n_3 ,\add_ln178_reg_390[23]_i_4_n_3 ,\add_ln178_reg_390[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[27]_i_1 
       (.CI(\add_ln178_reg_390_reg[23]_i_1_n_3 ),
        .CO({\add_ln178_reg_390_reg[27]_i_1_n_3 ,\add_ln178_reg_390_reg[27]_i_1_n_4 ,\add_ln178_reg_390_reg[27]_i_1_n_5 ,\add_ln178_reg_390_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[27:24]),
        .O(add_ln178_fu_315_p2[27:24]),
        .S({\add_ln178_reg_390[27]_i_2_n_3 ,\add_ln178_reg_390[27]_i_3_n_3 ,\add_ln178_reg_390[27]_i_4_n_3 ,\add_ln178_reg_390[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[31]_i_1 
       (.CI(\add_ln178_reg_390_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln178_reg_390_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln178_reg_390_reg[31]_i_1_n_4 ,\add_ln178_reg_390_reg[31]_i_1_n_5 ,\add_ln178_reg_390_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,acc_q1[30:28]}),
        .O(add_ln178_fu_315_p2[31:28]),
        .S({\add_ln178_reg_390[31]_i_2_n_3 ,\add_ln178_reg_390[31]_i_3_n_3 ,\add_ln178_reg_390[31]_i_4_n_3 ,\add_ln178_reg_390[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln178_reg_390_reg[3]_i_1_n_3 ,\add_ln178_reg_390_reg[3]_i_1_n_4 ,\add_ln178_reg_390_reg[3]_i_1_n_5 ,\add_ln178_reg_390_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[3:0]),
        .O(add_ln178_fu_315_p2[3:0]),
        .S({\add_ln178_reg_390[3]_i_2_n_3 ,\add_ln178_reg_390[3]_i_3_n_3 ,\add_ln178_reg_390[3]_i_4_n_3 ,\add_ln178_reg_390[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_390_reg[7]_i_1 
       (.CI(\add_ln178_reg_390_reg[3]_i_1_n_3 ),
        .CO({\add_ln178_reg_390_reg[7]_i_1_n_3 ,\add_ln178_reg_390_reg[7]_i_1_n_4 ,\add_ln178_reg_390_reg[7]_i_1_n_5 ,\add_ln178_reg_390_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[7:4]),
        .O(add_ln178_fu_315_p2[7:4]),
        .S({\add_ln178_reg_390[7]_i_2_n_3 ,\add_ln178_reg_390[7]_i_3_n_3 ,\add_ln178_reg_390[7]_i_4_n_3 ,\add_ln178_reg_390[7]_i_5_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(ram_reg_0_31_0_0_i_25[15]),
        .I1(ram_reg_0_31_0_0_i_25[16]),
        .I2(ram_reg_0_31_0_0_i_25[17]),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(ram_reg_0_31_0_0_i_25[29]),
        .I1(ram_reg_0_31_0_0_i_25[28]),
        .I2(ram_reg_0_31_0_0_i_25[27]),
        .I3(ram_reg_0_31_0_0_i_25[24]),
        .I4(ram_reg_0_31_0_0_i_25[26]),
        .I5(ram_reg_0_31_0_0_i_25[25]),
        .O(\ap_CS_fsm_reg[37] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(ram_reg_0_31_0_0_i_25[14]),
        .I1(ram_reg_0_31_0_0_i_25[10]),
        .I2(ram_reg_0_31_0_0_i_25[11]),
        .O(\ap_CS_fsm[1]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(ram_reg_0_31_0_0_i_25[13]),
        .I1(ram_reg_0_31_0_0_i_25[12]),
        .O(\ap_CS_fsm[1]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ram_reg_0_31_0_0_i_25[3]),
        .I1(ram_reg_0_31_0_0_i_25[4]),
        .I2(ram_reg_0_31_0_0_i_25[5]),
        .I3(ram_reg_0_31_0_0_i_25[2]),
        .I4(ram_reg_0_31_0_0_i_25[1]),
        .I5(ram_reg_0_31_0_0_i_25[0]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[1]_i_14_n_3 ),
        .I1(ram_reg_0_31_0_0_i_25[8]),
        .I2(ram_reg_0_31_0_0_i_25[6]),
        .I3(ram_reg_0_31_0_0_i_25[7]),
        .I4(\ap_CS_fsm[1]_i_15_n_3 ),
        .I5(ram_reg_0_31_0_0_i_25[9]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_0_n_3),
        .Q(O19[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_10_10_n_3),
        .Q(O19[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_11_11_n_3),
        .Q(O19[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_12_n_3),
        .Q(O19[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_13_13_n_3),
        .Q(O19[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_14_14_n_3),
        .Q(O19[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_15_15_n_3),
        .Q(O19[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_16_16_n_3),
        .Q(O19[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_17_17_n_3),
        .Q(O19[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_18_n_3),
        .Q(O19[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_19_19_n_3),
        .Q(O19[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_1_1_n_3),
        .Q(O19[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_20_20_n_3),
        .Q(O19[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_21_21_n_3),
        .Q(O19[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_22_22_n_3),
        .Q(O19[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_23_23_n_3),
        .Q(O19[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_24_n_3),
        .Q(O19[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_25_25_n_3),
        .Q(O19[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_26_26_n_3),
        .Q(O19[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_27_27_n_3),
        .Q(O19[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_28_28_n_3),
        .Q(O19[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_29_29_n_3),
        .Q(O19[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_2_2_n_3),
        .Q(O19[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_30_n_3),
        .Q(O19[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_31_31_n_3),
        .Q(O19[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_3_3_n_3),
        .Q(O19[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_4_4_n_3),
        .Q(O19[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_5_5_n_3),
        .Q(O19[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_6_n_3),
        .Q(O19[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_7_7_n_3),
        .Q(O19[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_8_8_n_3),
        .Q(O19[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_9_9_n_3),
        .Q(O19[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[0]),
        .Q(acc_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[10]),
        .Q(acc_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[11]),
        .Q(acc_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[12]),
        .Q(acc_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[13]),
        .Q(acc_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[14]),
        .Q(acc_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[15]),
        .Q(acc_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[16]),
        .Q(acc_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[17]),
        .Q(acc_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[18]),
        .Q(acc_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[19]),
        .Q(acc_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[1]),
        .Q(acc_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[20]),
        .Q(acc_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[21]),
        .Q(acc_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[22]),
        .Q(acc_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[23]),
        .Q(acc_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[24]),
        .Q(acc_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[25]),
        .Q(acc_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[26]),
        .Q(acc_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[27]),
        .Q(acc_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[28]),
        .Q(acc_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[29]),
        .Q(acc_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[2]),
        .Q(acc_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[30]),
        .Q(acc_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[31]),
        .Q(acc_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[3]),
        .Q(acc_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[4]),
        .Q(acc_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[5]),
        .Q(acc_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[6]),
        .Q(acc_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[7]),
        .Q(acc_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[8]),
        .Q(acc_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[9]),
        .Q(acc_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[0]),
        .DPO(ram_reg_0_31_0_0_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_0_31_0_0_i_12
       (.I0(ram_reg_0_31_0_0_i_25[15]),
        .I1(ram_reg_0_31_0_0_i_25[16]),
        .I2(ram_reg_0_31_0_0_i_25[17]),
        .I3(\ap_CS_fsm_reg[31] ),
        .I4(ram_reg_0_31_0_0_i_37_n_3),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    ram_reg_0_31_0_0_i_13
       (.I0(\ap_CS_fsm_reg[25] ),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(ram_reg_0_31_0_0_i_25[7]),
        .I3(ram_reg_0_31_0_0_i_38_n_3),
        .I4(\ap_CS_fsm_reg[16]_0 ),
        .O(\ap_CS_fsm_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_31_0_0_i_15
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ram_reg_0_31_0_0_i_25[30]),
        .I2(ram_reg_0_31_0_0_i_25[31]),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'hBABABBBA00000000)) 
    ram_reg_0_31_0_0_i_16
       (.I0(ram_reg_0_31_0_0_i_25[29]),
        .I1(ram_reg_0_31_0_0_i_25[28]),
        .I2(ram_reg_0_31_0_0_i_25[27]),
        .I3(ram_reg_0_31_0_0_i_25[25]),
        .I4(ram_reg_0_31_0_0_i_25[26]),
        .I5(ram_reg_0_31_0_0_i_42_n_3),
        .O(\ap_CS_fsm_reg[37]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    ram_reg_0_31_0_0_i_17
       (.I0(\ap_CS_fsm_reg[38] ),
        .I1(ram_reg_0_31_0_0_i_25[16]),
        .I2(ram_reg_0_31_0_0_i_25[17]),
        .I3(\ap_CS_fsm_reg[31] ),
        .I4(ram_reg_0_31_0_0_i_25[15]),
        .O(\ap_CS_fsm_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFCFDFCFDFCFDFCFC)) 
    ram_reg_0_31_0_0_i_18
       (.I0(ram_reg_0_31_0_0_i_25[20]),
        .I1(ram_reg_0_31_0_0_i_25[23]),
        .I2(ram_reg_0_31_0_0_i_25[22]),
        .I3(ram_reg_0_31_0_0_i_25[21]),
        .I4(ram_reg_0_31_0_0_i_25[19]),
        .I5(ram_reg_0_31_0_0_i_25[18]),
        .O(\ap_CS_fsm_reg[28] ));
  LUT6 #(
    .INIT(64'h0000FFF0FFFEFFFE)) 
    ram_reg_0_31_0_0_i_20
       (.I0(ram_reg_0_31_0_0_i_25[8]),
        .I1(ram_reg_0_31_0_0_i_25[9]),
        .I2(ram_reg_0_31_0_0_i_25[12]),
        .I3(ram_reg_0_31_0_0_i_25[13]),
        .I4(ram_reg_0_31_0_0_i_25[14]),
        .I5(\ap_CS_fsm[1]_i_14_n_3 ),
        .O(\ap_CS_fsm_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_21
       (.I0(ram_reg_0_31_0_0_i_25[17]),
        .I1(ram_reg_0_31_0_0_i_25[16]),
        .I2(ram_reg_0_31_0_0_i_25[15]),
        .I3(\ap_CS_fsm_reg[31] ),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'h8888888888880008)) 
    ram_reg_0_31_0_0_i_22
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ram_reg_0_31_0_0_i_42_n_3),
        .I2(ram_reg_0_31_0_0_i_25[26]),
        .I3(ram_reg_0_31_0_0_i_25[27]),
        .I4(ram_reg_0_31_0_0_i_25[28]),
        .I5(ram_reg_0_31_0_0_i_25[29]),
        .O(\ap_CS_fsm_reg[34] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_23
       (.I0(ram_reg_0_31_0_0_i_25[28]),
        .I1(ram_reg_0_31_0_0_i_25[29]),
        .I2(ram_reg_0_31_0_0_i_25[30]),
        .I3(ram_reg_0_31_0_0_i_25[31]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT5 #(
    .INIT(32'h55545555)) 
    ram_reg_0_31_0_0_i_24
       (.I0(ram_reg_0_31_0_0_i_46_n_3),
        .I1(ram_reg_0_31_0_0_i_25[16]),
        .I2(ram_reg_0_31_0_0_i_25[17]),
        .I3(\ap_CS_fsm_reg[31] ),
        .I4(ram_reg_0_31_0_0_i_25[15]),
        .O(\ap_CS_fsm_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_0_31_0_0_i_26
       (.I0(\ap_CS_fsm_reg[21] ),
        .I1(ram_reg_0_31_0_0_i_25[7]),
        .I2(ram_reg_0_31_0_0_i_25[6]),
        .I3(ram_reg_0_31_0_0_i_25[13]),
        .I4(ram_reg_0_31_0_0_i_25[12]),
        .I5(ram_reg_0_31_0_0_i_25[14]),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_27
       (.I0(ram_reg_0_31_0_0_i_25[13]),
        .I1(ram_reg_0_31_0_0_i_25[12]),
        .I2(ram_reg_0_31_0_0_i_25[9]),
        .I3(\ap_CS_fsm[1]_i_14_n_3 ),
        .I4(ram_reg_0_31_0_0_i_25[8]),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_29
       (.I0(ram_reg_0_31_0_0_i_25[23]),
        .I1(ram_reg_0_31_0_0_i_25[22]),
        .I2(ram_reg_0_31_0_0_i_25[21]),
        .I3(ram_reg_0_31_0_0_i_25[19]),
        .I4(ram_reg_0_31_0_0_i_25[18]),
        .I5(ram_reg_0_31_0_0_i_25[20]),
        .O(\ap_CS_fsm_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_31
       (.I0(\ap_CS_fsm_reg[23] ),
        .I1(ram_reg_0_31_0_0_i_25[19]),
        .I2(ram_reg_0_31_0_0_i_25[18]),
        .I3(ram_reg_0_31_0_0_i_25[20]),
        .I4(\ap_CS_fsm_reg[37] ),
        .I5(ram_reg_0_31_0_0_i_48_n_3),
        .O(\ap_CS_fsm_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_0_31_0_0_i_37
       (.I0(ram_reg_0_31_0_0_i_25[20]),
        .I1(ram_reg_0_31_0_0_i_25[19]),
        .I2(ram_reg_0_31_0_0_i_25[21]),
        .I3(ram_reg_0_31_0_0_i_25[22]),
        .I4(ram_reg_0_31_0_0_i_25[23]),
        .O(ram_reg_0_31_0_0_i_37_n_3));
  LUT6 #(
    .INIT(64'h4544454545444544)) 
    ram_reg_0_31_0_0_i_38
       (.I0(ram_reg_0_31_0_0_i_25[14]),
        .I1(ram_reg_0_31_0_0_i_25[13]),
        .I2(ram_reg_0_31_0_0_i_25[12]),
        .I3(ram_reg_0_31_0_0_i_25[11]),
        .I4(ram_reg_0_31_0_0_i_25[10]),
        .I5(ram_reg_0_31_0_0_i_25[9]),
        .O(ram_reg_0_31_0_0_i_38_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_40
       (.I0(ram_reg_0_31_0_0_i_25[2]),
        .I1(ram_reg_0_31_0_0_i_25[5]),
        .I2(ram_reg_0_31_0_0_i_25[4]),
        .I3(ram_reg_0_31_0_0_i_25[3]),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    ram_reg_0_31_0_0_i_41
       (.I0(\ap_CS_fsm_reg[16]_0 ),
        .I1(ram_reg_0_31_0_0_i_25[5]),
        .I2(ram_reg_0_31_0_0_i_25[4]),
        .I3(ram_reg_0_31_0_0_i_25[3]),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_31_0_0_i_42
       (.I0(ram_reg_0_31_0_0_i_25[31]),
        .I1(ram_reg_0_31_0_0_i_25[30]),
        .O(ram_reg_0_31_0_0_i_42_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_43
       (.I0(ram_reg_0_31_0_0_i_25[0]),
        .I1(ram_reg_0_31_0_0_i_25[1]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_45
       (.I0(ram_reg_0_31_0_0_i_25[5]),
        .I1(ram_reg_0_31_0_0_i_25[4]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_46
       (.I0(ram_reg_0_31_0_0_i_25[20]),
        .I1(ram_reg_0_31_0_0_i_25[23]),
        .I2(ram_reg_0_31_0_0_i_25[22]),
        .I3(ram_reg_0_31_0_0_i_25[21]),
        .O(ram_reg_0_31_0_0_i_46_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_47
       (.I0(ram_reg_0_31_0_0_i_25[33]),
        .I1(ram_reg_0_31_0_0_i_25[32]),
        .O(\ap_CS_fsm_reg[50] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_48
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\ap_CS_fsm[1]_i_14_n_3 ),
        .I2(\ap_CS_fsm[1]_i_15_n_3 ),
        .I3(ram_reg_0_31_0_0_i_25[23]),
        .I4(ram_reg_0_31_0_0_i_25[22]),
        .I5(ram_reg_0_31_0_0_i_50_n_3),
        .O(ram_reg_0_31_0_0_i_48_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_50
       (.I0(ram_reg_0_31_0_0_i_25[7]),
        .I1(ram_reg_0_31_0_0_i_25[6]),
        .I2(ram_reg_0_31_0_0_i_25[8]),
        .I3(ram_reg_0_31_0_0_i_25[9]),
        .I4(ram_reg_0_31_0_0_i_25[30]),
        .I5(ram_reg_0_31_0_0_i_25[21]),
        .O(ram_reg_0_31_0_0_i_50_n_3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_31_0_0_i_8
       (.I0(ram_reg_0_31_0_0_i_25[31]),
        .I1(\ap_CS_fsm_reg[27] ),
        .O(\ap_CS_fsm_reg[39] ));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D ram_reg_0_31_10_10
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[10]),
        .DPO(ram_reg_0_31_10_10_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D ram_reg_0_31_11_11
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[11]),
        .DPO(ram_reg_0_31_11_11_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D ram_reg_0_31_12_12
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[12]),
        .DPO(ram_reg_0_31_12_12_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D ram_reg_0_31_13_13
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[13]),
        .DPO(ram_reg_0_31_13_13_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D ram_reg_0_31_14_14
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[14]),
        .DPO(ram_reg_0_31_14_14_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D ram_reg_0_31_15_15
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[15]),
        .DPO(ram_reg_0_31_15_15_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D ram_reg_0_31_16_16
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[16]),
        .DPO(ram_reg_0_31_16_16_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D ram_reg_0_31_17_17
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[17]),
        .DPO(ram_reg_0_31_17_17_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D ram_reg_0_31_18_18
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[18]),
        .DPO(ram_reg_0_31_18_18_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D ram_reg_0_31_19_19
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[19]),
        .DPO(ram_reg_0_31_19_19_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[1]),
        .DPO(ram_reg_0_31_1_1_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D ram_reg_0_31_20_20
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[20]),
        .DPO(ram_reg_0_31_20_20_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D ram_reg_0_31_21_21
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[21]),
        .DPO(ram_reg_0_31_21_21_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D ram_reg_0_31_22_22
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[22]),
        .DPO(ram_reg_0_31_22_22_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D ram_reg_0_31_23_23
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[23]),
        .DPO(ram_reg_0_31_23_23_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D ram_reg_0_31_24_24
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[24]),
        .DPO(ram_reg_0_31_24_24_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D ram_reg_0_31_25_25
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[25]),
        .DPO(ram_reg_0_31_25_25_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D ram_reg_0_31_26_26
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[26]),
        .DPO(ram_reg_0_31_26_26_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D ram_reg_0_31_27_27
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[27]),
        .DPO(ram_reg_0_31_27_27_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D ram_reg_0_31_28_28
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[28]),
        .DPO(ram_reg_0_31_28_28_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D ram_reg_0_31_29_29
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[29]),
        .DPO(ram_reg_0_31_29_29_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[2]),
        .DPO(ram_reg_0_31_2_2_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D ram_reg_0_31_30_30
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_30_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_31_31
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_31_31_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_3_3
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[3]),
        .DPO(ram_reg_0_31_3_3_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_4_4
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[4]),
        .DPO(ram_reg_0_31_4_4_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_5_5
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[5]),
        .DPO(ram_reg_0_31_5_5_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_6_6
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[6]),
        .DPO(ram_reg_0_31_6_6_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_7_7
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[7]),
        .DPO(ram_reg_0_31_7_7_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D ram_reg_0_31_8_8
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[8]),
        .DPO(ram_reg_0_31_8_8_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D ram_reg_0_31_9_9
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[9]),
        .DPO(ram_reg_0_31_9_9_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
   (O12,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    E);
  output [31:0]O12;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O12;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O12[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O12[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O12[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O12[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O12[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O12[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O12[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O12[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O12[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O12[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O12[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O12[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O12[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O12[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O12[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O12[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O12[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O12[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O12[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O12[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O12[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O12[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O12[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O12[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O12[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O12[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O12[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O12[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O12[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O12[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O12[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O12[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_0
   (O13,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    E);
  output [31:0]O13;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O13;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O13[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O13[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O13[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O13[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O13[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O13[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O13[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O13[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O13[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O13[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O13[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O13[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O13[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O13[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O13[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O13[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O13[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O13[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O13[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O13[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O13[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O13[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O13[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O13[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O13[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O13[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O13[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O13[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O13[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O13[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O13[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O13[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_1
   (\q0_reg[0]_0 ,
    O14,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[16]_0 ,
    \q0_reg[17]_0 ,
    \q0_reg[18]_0 ,
    \q0_reg[19]_0 ,
    \q0_reg[20]_0 ,
    \q0_reg[21]_0 ,
    \q0_reg[22]_0 ,
    \q0_reg[23]_0 ,
    \q0_reg[24]_0 ,
    \q0_reg[25]_0 ,
    \q0_reg[26]_0 ,
    \q0_reg[27]_0 ,
    \q0_reg[28]_0 ,
    \q0_reg[29]_0 ,
    \q0_reg[30]_0 ,
    \q0_reg[31]_0 ,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    O13,
    Q,
    O12,
    \add_ln178_reg_390[31]_i_2 ,
    E);
  output \q0_reg[0]_0 ;
  output [31:0]O14;
  output \q0_reg[1]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[12]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[16]_0 ;
  output \q0_reg[17]_0 ;
  output \q0_reg[18]_0 ;
  output \q0_reg[19]_0 ;
  output \q0_reg[20]_0 ;
  output \q0_reg[21]_0 ;
  output \q0_reg[22]_0 ;
  output \q0_reg[23]_0 ;
  output \q0_reg[24]_0 ;
  output \q0_reg[25]_0 ;
  output \q0_reg[26]_0 ;
  output \q0_reg[27]_0 ;
  output \q0_reg[28]_0 ;
  output \q0_reg[29]_0 ;
  output \q0_reg[30]_0 ;
  output \q0_reg[31]_0 ;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [31:0]O13;
  input [1:0]Q;
  input [31:0]O12;
  input [31:0]\add_ln178_reg_390[31]_i_2 ;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O12;
  wire [31:0]O13;
  wire [31:0]O14;
  wire [1:0]Q;
  wire [31:0]\add_ln178_reg_390[31]_i_2 ;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[16]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[18]_0 ;
  wire \q0_reg[19]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[20]_0 ;
  wire \q0_reg[21]_0 ;
  wire \q0_reg[22]_0 ;
  wire \q0_reg[23]_0 ;
  wire \q0_reg[24]_0 ;
  wire \q0_reg[25]_0 ;
  wire \q0_reg[26]_0 ;
  wire \q0_reg[27]_0 ;
  wire \q0_reg[28]_0 ;
  wire \q0_reg[29]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[30]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_10 
       (.I0(O14[9]),
        .I1(O13[9]),
        .I2(Q[1]),
        .I3(O12[9]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [9]),
        .O(\q0_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_12 
       (.I0(O14[8]),
        .I1(O13[8]),
        .I2(Q[1]),
        .I3(O12[8]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [8]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_6 
       (.I0(O14[11]),
        .I1(O13[11]),
        .I2(Q[1]),
        .I3(O12[11]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [11]),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_8 
       (.I0(O14[10]),
        .I1(O13[10]),
        .I2(Q[1]),
        .I3(O12[10]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [10]),
        .O(\q0_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_10 
       (.I0(O14[13]),
        .I1(O13[13]),
        .I2(Q[1]),
        .I3(O12[13]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [13]),
        .O(\q0_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_12 
       (.I0(O14[12]),
        .I1(O13[12]),
        .I2(Q[1]),
        .I3(O12[12]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [12]),
        .O(\q0_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_6 
       (.I0(O14[15]),
        .I1(O13[15]),
        .I2(Q[1]),
        .I3(O12[15]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [15]),
        .O(\q0_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_8 
       (.I0(O14[14]),
        .I1(O13[14]),
        .I2(Q[1]),
        .I3(O12[14]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [14]),
        .O(\q0_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_10 
       (.I0(O14[17]),
        .I1(O13[17]),
        .I2(Q[1]),
        .I3(O12[17]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [17]),
        .O(\q0_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_12 
       (.I0(O14[16]),
        .I1(O13[16]),
        .I2(Q[1]),
        .I3(O12[16]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [16]),
        .O(\q0_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_6 
       (.I0(O14[19]),
        .I1(O13[19]),
        .I2(Q[1]),
        .I3(O12[19]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [19]),
        .O(\q0_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_8 
       (.I0(O14[18]),
        .I1(O13[18]),
        .I2(Q[1]),
        .I3(O12[18]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [18]),
        .O(\q0_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_10 
       (.I0(O14[21]),
        .I1(O13[21]),
        .I2(Q[1]),
        .I3(O12[21]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [21]),
        .O(\q0_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_12 
       (.I0(O14[20]),
        .I1(O13[20]),
        .I2(Q[1]),
        .I3(O12[20]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [20]),
        .O(\q0_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_6 
       (.I0(O14[23]),
        .I1(O13[23]),
        .I2(Q[1]),
        .I3(O12[23]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [23]),
        .O(\q0_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_8 
       (.I0(O14[22]),
        .I1(O13[22]),
        .I2(Q[1]),
        .I3(O12[22]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [22]),
        .O(\q0_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_10 
       (.I0(O14[25]),
        .I1(O13[25]),
        .I2(Q[1]),
        .I3(O12[25]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [25]),
        .O(\q0_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_12 
       (.I0(O14[24]),
        .I1(O13[24]),
        .I2(Q[1]),
        .I3(O12[24]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [24]),
        .O(\q0_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_6 
       (.I0(O14[27]),
        .I1(O13[27]),
        .I2(Q[1]),
        .I3(O12[27]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [27]),
        .O(\q0_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_8 
       (.I0(O14[26]),
        .I1(O13[26]),
        .I2(Q[1]),
        .I3(O12[26]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [26]),
        .O(\q0_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_10 
       (.I0(O14[29]),
        .I1(O13[29]),
        .I2(Q[1]),
        .I3(O12[29]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [29]),
        .O(\q0_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_12 
       (.I0(O14[28]),
        .I1(O13[28]),
        .I2(Q[1]),
        .I3(O12[28]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [28]),
        .O(\q0_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_6 
       (.I0(O14[31]),
        .I1(O13[31]),
        .I2(Q[1]),
        .I3(O12[31]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [31]),
        .O(\q0_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_8 
       (.I0(O14[30]),
        .I1(O13[30]),
        .I2(Q[1]),
        .I3(O12[30]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [30]),
        .O(\q0_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_10 
       (.I0(O14[1]),
        .I1(O13[1]),
        .I2(Q[1]),
        .I3(O12[1]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_12 
       (.I0(O14[0]),
        .I1(O13[0]),
        .I2(Q[1]),
        .I3(O12[0]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [0]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_6 
       (.I0(O14[3]),
        .I1(O13[3]),
        .I2(Q[1]),
        .I3(O12[3]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [3]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_8 
       (.I0(O14[2]),
        .I1(O13[2]),
        .I2(Q[1]),
        .I3(O12[2]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [2]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_10 
       (.I0(O14[5]),
        .I1(O13[5]),
        .I2(Q[1]),
        .I3(O12[5]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [5]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_12 
       (.I0(O14[4]),
        .I1(O13[4]),
        .I2(Q[1]),
        .I3(O12[4]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [4]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_6 
       (.I0(O14[7]),
        .I1(O13[7]),
        .I2(Q[1]),
        .I3(O12[7]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [7]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_8 
       (.I0(O14[6]),
        .I1(O13[6]),
        .I2(Q[1]),
        .I3(O12[6]),
        .I4(Q[0]),
        .I5(\add_ln178_reg_390[31]_i_2 [6]),
        .O(\q0_reg[6]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O14[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O14[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O14[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O14[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O14[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O14[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O14[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O14[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O14[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O14[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O14[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O14[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O14[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O14[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O14[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O14[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O14[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O14[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O14[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O14[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O14[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O14[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O14[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O14[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O14[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O14[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O14[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O14[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O14[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O14[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O14[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O14[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_2
   (O15,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    E);
  output [31:0]O15;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O15;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O15[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O15[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O15[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O15[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O15[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O15[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O15[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O15[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O15[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O15[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O15[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O15[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O15[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O15[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O15[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O15[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O15[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O15[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O15[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O15[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O15[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O15[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O15[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O15[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O15[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O15[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O15[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O15[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O15[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O15[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O15[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O15[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_3
   (O16,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    E);
  output [31:0]O16;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O16;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O16[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O16[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O16[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O16[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O16[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O16[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O16[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O16[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O16[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O16[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O16[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O16[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O16[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O16[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O16[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O16[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O16[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O16[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O16[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O16[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O16[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O16[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O16[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O16[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O16[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O16[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O16[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O16[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O16[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O16[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O16[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O16[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_4
   (O17,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    E);
  output [31:0]O17;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O17;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O17[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O17[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O17[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O17[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O17[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O17[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O17[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O17[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O17[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O17[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O17[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O17[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O17[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O17[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O17[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O17[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O17[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O17[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O17[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O17[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O17[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O17[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O17[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O17[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O17[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O17[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O17[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O17[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O17[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O17[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O17[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O17[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_5
   (\q0_reg[0]_0 ,
    O18,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[16]_0 ,
    \q0_reg[17]_0 ,
    \q0_reg[18]_0 ,
    \q0_reg[19]_0 ,
    \q0_reg[20]_0 ,
    \q0_reg[21]_0 ,
    \q0_reg[22]_0 ,
    \q0_reg[23]_0 ,
    \q0_reg[24]_0 ,
    \q0_reg[25]_0 ,
    \q0_reg[26]_0 ,
    \q0_reg[27]_0 ,
    \q0_reg[28]_0 ,
    \q0_reg[29]_0 ,
    \q0_reg[30]_0 ,
    \q0_reg[31]_0 ,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    O17,
    Q,
    O16,
    O15,
    E);
  output \q0_reg[0]_0 ;
  output [31:0]O18;
  output \q0_reg[1]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[12]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[16]_0 ;
  output \q0_reg[17]_0 ;
  output \q0_reg[18]_0 ;
  output \q0_reg[19]_0 ;
  output \q0_reg[20]_0 ;
  output \q0_reg[21]_0 ;
  output \q0_reg[22]_0 ;
  output \q0_reg[23]_0 ;
  output \q0_reg[24]_0 ;
  output \q0_reg[25]_0 ;
  output \q0_reg[26]_0 ;
  output \q0_reg[27]_0 ;
  output \q0_reg[28]_0 ;
  output \q0_reg[29]_0 ;
  output \q0_reg[30]_0 ;
  output \q0_reg[31]_0 ;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [31:0]O17;
  input [1:0]Q;
  input [31:0]O16;
  input [31:0]O15;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]O15;
  wire [31:0]O16;
  wire [31:0]O17;
  wire [31:0]O18;
  wire [1:0]Q;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[16]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[18]_0 ;
  wire \q0_reg[19]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[20]_0 ;
  wire \q0_reg[21]_0 ;
  wire \q0_reg[22]_0 ;
  wire \q0_reg[23]_0 ;
  wire \q0_reg[24]_0 ;
  wire \q0_reg[25]_0 ;
  wire \q0_reg[26]_0 ;
  wire \q0_reg[27]_0 ;
  wire \q0_reg[28]_0 ;
  wire \q0_reg[29]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[30]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_11 
       (.I0(O18[9]),
        .I1(O17[9]),
        .I2(Q[1]),
        .I3(O16[9]),
        .I4(Q[0]),
        .I5(O15[9]),
        .O(\q0_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_13 
       (.I0(O18[8]),
        .I1(O17[8]),
        .I2(Q[1]),
        .I3(O16[8]),
        .I4(Q[0]),
        .I5(O15[8]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_7 
       (.I0(O18[11]),
        .I1(O17[11]),
        .I2(Q[1]),
        .I3(O16[11]),
        .I4(Q[0]),
        .I5(O15[11]),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[11]_i_9 
       (.I0(O18[10]),
        .I1(O17[10]),
        .I2(Q[1]),
        .I3(O16[10]),
        .I4(Q[0]),
        .I5(O15[10]),
        .O(\q0_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_11 
       (.I0(O18[13]),
        .I1(O17[13]),
        .I2(Q[1]),
        .I3(O16[13]),
        .I4(Q[0]),
        .I5(O15[13]),
        .O(\q0_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_13 
       (.I0(O18[12]),
        .I1(O17[12]),
        .I2(Q[1]),
        .I3(O16[12]),
        .I4(Q[0]),
        .I5(O15[12]),
        .O(\q0_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_7 
       (.I0(O18[15]),
        .I1(O17[15]),
        .I2(Q[1]),
        .I3(O16[15]),
        .I4(Q[0]),
        .I5(O15[15]),
        .O(\q0_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[15]_i_9 
       (.I0(O18[14]),
        .I1(O17[14]),
        .I2(Q[1]),
        .I3(O16[14]),
        .I4(Q[0]),
        .I5(O15[14]),
        .O(\q0_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_11 
       (.I0(O18[17]),
        .I1(O17[17]),
        .I2(Q[1]),
        .I3(O16[17]),
        .I4(Q[0]),
        .I5(O15[17]),
        .O(\q0_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_13 
       (.I0(O18[16]),
        .I1(O17[16]),
        .I2(Q[1]),
        .I3(O16[16]),
        .I4(Q[0]),
        .I5(O15[16]),
        .O(\q0_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_7 
       (.I0(O18[19]),
        .I1(O17[19]),
        .I2(Q[1]),
        .I3(O16[19]),
        .I4(Q[0]),
        .I5(O15[19]),
        .O(\q0_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[19]_i_9 
       (.I0(O18[18]),
        .I1(O17[18]),
        .I2(Q[1]),
        .I3(O16[18]),
        .I4(Q[0]),
        .I5(O15[18]),
        .O(\q0_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_11 
       (.I0(O18[21]),
        .I1(O17[21]),
        .I2(Q[1]),
        .I3(O16[21]),
        .I4(Q[0]),
        .I5(O15[21]),
        .O(\q0_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_13 
       (.I0(O18[20]),
        .I1(O17[20]),
        .I2(Q[1]),
        .I3(O16[20]),
        .I4(Q[0]),
        .I5(O15[20]),
        .O(\q0_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_7 
       (.I0(O18[23]),
        .I1(O17[23]),
        .I2(Q[1]),
        .I3(O16[23]),
        .I4(Q[0]),
        .I5(O15[23]),
        .O(\q0_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[23]_i_9 
       (.I0(O18[22]),
        .I1(O17[22]),
        .I2(Q[1]),
        .I3(O16[22]),
        .I4(Q[0]),
        .I5(O15[22]),
        .O(\q0_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_11 
       (.I0(O18[25]),
        .I1(O17[25]),
        .I2(Q[1]),
        .I3(O16[25]),
        .I4(Q[0]),
        .I5(O15[25]),
        .O(\q0_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_13 
       (.I0(O18[24]),
        .I1(O17[24]),
        .I2(Q[1]),
        .I3(O16[24]),
        .I4(Q[0]),
        .I5(O15[24]),
        .O(\q0_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_7 
       (.I0(O18[27]),
        .I1(O17[27]),
        .I2(Q[1]),
        .I3(O16[27]),
        .I4(Q[0]),
        .I5(O15[27]),
        .O(\q0_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[27]_i_9 
       (.I0(O18[26]),
        .I1(O17[26]),
        .I2(Q[1]),
        .I3(O16[26]),
        .I4(Q[0]),
        .I5(O15[26]),
        .O(\q0_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_11 
       (.I0(O18[29]),
        .I1(O17[29]),
        .I2(Q[1]),
        .I3(O16[29]),
        .I4(Q[0]),
        .I5(O15[29]),
        .O(\q0_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_13 
       (.I0(O18[28]),
        .I1(O17[28]),
        .I2(Q[1]),
        .I3(O16[28]),
        .I4(Q[0]),
        .I5(O15[28]),
        .O(\q0_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_7 
       (.I0(O18[31]),
        .I1(O17[31]),
        .I2(Q[1]),
        .I3(O16[31]),
        .I4(Q[0]),
        .I5(O15[31]),
        .O(\q0_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[31]_i_9 
       (.I0(O18[30]),
        .I1(O17[30]),
        .I2(Q[1]),
        .I3(O16[30]),
        .I4(Q[0]),
        .I5(O15[30]),
        .O(\q0_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_11 
       (.I0(O18[1]),
        .I1(O17[1]),
        .I2(Q[1]),
        .I3(O16[1]),
        .I4(Q[0]),
        .I5(O15[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_13 
       (.I0(O18[0]),
        .I1(O17[0]),
        .I2(Q[1]),
        .I3(O16[0]),
        .I4(Q[0]),
        .I5(O15[0]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_7 
       (.I0(O18[3]),
        .I1(O17[3]),
        .I2(Q[1]),
        .I3(O16[3]),
        .I4(Q[0]),
        .I5(O15[3]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[3]_i_9 
       (.I0(O18[2]),
        .I1(O17[2]),
        .I2(Q[1]),
        .I3(O16[2]),
        .I4(Q[0]),
        .I5(O15[2]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_11 
       (.I0(O18[5]),
        .I1(O17[5]),
        .I2(Q[1]),
        .I3(O16[5]),
        .I4(Q[0]),
        .I5(O15[5]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_13 
       (.I0(O18[4]),
        .I1(O17[4]),
        .I2(Q[1]),
        .I3(O16[4]),
        .I4(Q[0]),
        .I5(O15[4]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_7 
       (.I0(O18[7]),
        .I1(O17[7]),
        .I2(Q[1]),
        .I3(O16[7]),
        .I4(Q[0]),
        .I5(O15[7]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \add_ln178_reg_390[7]_i_9 
       (.I0(O18[6]),
        .I1(O17[6]),
        .I2(Q[1]),
        .I3(O16[6]),
        .I4(Q[0]),
        .I5(O15[6]),
        .O(\q0_reg[6]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O18[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O18[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O18[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O18[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O18[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O18[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O18[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O18[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O18[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O18[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O18[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O18[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O18[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O18[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O18[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O18[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O18[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O18[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O18[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O18[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O18[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O18[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O18[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O18[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O18[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O18[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O18[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O18[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O18[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O18[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O18[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O18[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W_6
   (q0,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    E);
  output [31:0]q0;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(q00[1:0]),
        .DOB(q00[3:2]),
        .DOC(q00[5:4]),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(q00[13:12]),
        .DOB(q00[15:14]),
        .DOC(q00[17:16]),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(q00[19:18]),
        .DOB(q00[21:20]),
        .DOC(q00[23:22]),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(q00[25:24]),
        .DOB(q00[27:26]),
        .DOC(q00[29:28]),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(q00[30]),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(q00[31]),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(q00[7:6]),
        .DOB(q00[9:8]),
        .DOC(q00[11:10]),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    E,
    \B_V_data_1_state_reg[0] ,
    SR,
    D,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg,
    \ap_CS_fsm_reg[43] ,
    ap_enable_reg_pp0_iter1_reg,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[43]_0 ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg,
    in_r_TVALID_int_regslice,
    Q,
    ack_in,
    \i_fu_32_reg[31] ,
    \i_fu_32_reg[31]_i_4_0 ,
    regslice_both_out_r_U_apdone_blk,
    \ap_CS_fsm_reg[51] );
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output [0:0]SR;
  output [31:0]D;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[43] ;
  output ap_enable_reg_pp0_iter1_reg;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1;
  input \ap_CS_fsm_reg[43]_0 ;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
  input in_r_TVALID_int_regslice;
  input [3:0]Q;
  input ack_in;
  input [31:0]\i_fu_32_reg[31] ;
  input [31:0]\i_fu_32_reg[31]_i_4_0 ;
  input regslice_both_out_r_U_apdone_blk;
  input [0:0]\ap_CS_fsm_reg[51] ;

  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire [1:0]\ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire [0:0]\ap_CS_fsm_reg[51] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_i_1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1;
  wire \i_fu_32[31]_i_10_n_3 ;
  wire \i_fu_32[31]_i_11_n_3 ;
  wire \i_fu_32[31]_i_13_n_3 ;
  wire \i_fu_32[31]_i_14_n_3 ;
  wire \i_fu_32[31]_i_15_n_3 ;
  wire \i_fu_32[31]_i_16_n_3 ;
  wire \i_fu_32[31]_i_17_n_3 ;
  wire \i_fu_32[31]_i_18_n_3 ;
  wire \i_fu_32[31]_i_19_n_3 ;
  wire \i_fu_32[31]_i_20_n_3 ;
  wire \i_fu_32[31]_i_21_n_3 ;
  wire \i_fu_32[31]_i_22_n_3 ;
  wire \i_fu_32[31]_i_23_n_3 ;
  wire \i_fu_32[31]_i_24_n_3 ;
  wire \i_fu_32[31]_i_25_n_3 ;
  wire \i_fu_32[31]_i_26_n_3 ;
  wire \i_fu_32[31]_i_27_n_3 ;
  wire \i_fu_32[31]_i_28_n_3 ;
  wire \i_fu_32[31]_i_29_n_3 ;
  wire \i_fu_32[31]_i_30_n_3 ;
  wire \i_fu_32[31]_i_9_n_3 ;
  wire \i_fu_32_reg[12]_i_1_n_3 ;
  wire \i_fu_32_reg[12]_i_1_n_4 ;
  wire \i_fu_32_reg[12]_i_1_n_5 ;
  wire \i_fu_32_reg[12]_i_1_n_6 ;
  wire \i_fu_32_reg[16]_i_1_n_3 ;
  wire \i_fu_32_reg[16]_i_1_n_4 ;
  wire \i_fu_32_reg[16]_i_1_n_5 ;
  wire \i_fu_32_reg[16]_i_1_n_6 ;
  wire \i_fu_32_reg[20]_i_1_n_3 ;
  wire \i_fu_32_reg[20]_i_1_n_4 ;
  wire \i_fu_32_reg[20]_i_1_n_5 ;
  wire \i_fu_32_reg[20]_i_1_n_6 ;
  wire \i_fu_32_reg[24]_i_1_n_3 ;
  wire \i_fu_32_reg[24]_i_1_n_4 ;
  wire \i_fu_32_reg[24]_i_1_n_5 ;
  wire \i_fu_32_reg[24]_i_1_n_6 ;
  wire \i_fu_32_reg[28]_i_1_n_3 ;
  wire \i_fu_32_reg[28]_i_1_n_4 ;
  wire \i_fu_32_reg[28]_i_1_n_5 ;
  wire \i_fu_32_reg[28]_i_1_n_6 ;
  wire [31:0]\i_fu_32_reg[31] ;
  wire \i_fu_32_reg[31]_i_12_n_3 ;
  wire \i_fu_32_reg[31]_i_12_n_4 ;
  wire \i_fu_32_reg[31]_i_12_n_5 ;
  wire \i_fu_32_reg[31]_i_12_n_6 ;
  wire \i_fu_32_reg[31]_i_3_n_5 ;
  wire \i_fu_32_reg[31]_i_3_n_6 ;
  wire [31:0]\i_fu_32_reg[31]_i_4_0 ;
  wire \i_fu_32_reg[31]_i_4_n_5 ;
  wire \i_fu_32_reg[31]_i_4_n_6 ;
  wire \i_fu_32_reg[31]_i_8_n_3 ;
  wire \i_fu_32_reg[31]_i_8_n_4 ;
  wire \i_fu_32_reg[31]_i_8_n_5 ;
  wire \i_fu_32_reg[31]_i_8_n_6 ;
  wire \i_fu_32_reg[4]_i_1_n_3 ;
  wire \i_fu_32_reg[4]_i_1_n_4 ;
  wire \i_fu_32_reg[4]_i_1_n_5 ;
  wire \i_fu_32_reg[4]_i_1_n_6 ;
  wire \i_fu_32_reg[8]_i_1_n_3 ;
  wire \i_fu_32_reg[8]_i_1_n_4 ;
  wire \i_fu_32_reg[8]_i_1_n_5 ;
  wire \i_fu_32_reg[8]_i_1_n_6 ;
  wire icmp_ln214_fu_63_p2;
  wire in_r_TVALID_int_regslice;
  wire regslice_both_out_r_U_apdone_blk;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_32_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_32_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_32_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080800080)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I1(Q[1]),
        .I2(ack_in),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(icmp_ln214_fu_63_p2),
        .I5(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h2000220000000000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(icmp_ln214_fu_63_p2),
        .I2(ack_in),
        .I3(Q[1]),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I5(in_r_TVALID_int_regslice),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBFAABFFFAAAAAAAA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[43]_0 ),
        .I2(icmp_ln214_fu_63_p2),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[43] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done),
        .I1(Q[1]),
        .I2(regslice_both_out_r_U_apdone_blk),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[51] ),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[43] [1]));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    \ap_CS_fsm[51]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I1(Q[1]),
        .I2(ack_in),
        .I3(icmp_ln214_fu_63_p2),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I5(ap_done_cache),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done));
  LUT6 #(
    .INIT(64'h80AAFFFF80AA0000)) 
    ap_done_cache_i_1__0
       (.I0(icmp_ln214_fu_63_p2),
        .I1(ack_in),
        .I2(Q[1]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0808A80808088808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I2(\ap_CS_fsm_reg[43]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(icmp_ln214_fu_63_p2),
        .I5(in_r_TVALID_int_regslice),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hDFFFFFFFD5D55555)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(icmp_ln214_fu_63_p2),
        .I2(\ap_CS_fsm_reg[43]_0 ),
        .I3(in_r_TVALID_int_regslice),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0888AAAA)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_i_1
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(Q[0]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_32[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_32_reg[31] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [12]),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [11]),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [10]),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [9]),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [16]),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [15]),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [14]),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [13]),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [20]),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [19]),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [18]),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [17]),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [24]),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [23]),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [22]),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [21]),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [28]),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [27]),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [26]),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [25]),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT6 #(
    .INIT(64'hA222000000000000)) 
    \i_fu_32[31]_i_1 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_10 
       (.I0(\i_fu_32_reg[31]_i_4_0 [28]),
        .I1(\i_fu_32_reg[31]_i_4_0 [27]),
        .I2(\i_fu_32_reg[31]_i_4_0 [29]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_17_n_3 ),
        .O(\i_fu_32[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_11 
       (.I0(\i_fu_32_reg[31]_i_4_0 [25]),
        .I1(\i_fu_32_reg[31]_i_4_0 [24]),
        .I2(\i_fu_32_reg[31]_i_4_0 [26]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_18_n_3 ),
        .O(\i_fu_32[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_13 
       (.I0(\i_fu_32_reg[31]_i_4_0 [22]),
        .I1(\i_fu_32_reg[31]_i_4_0 [21]),
        .I2(\i_fu_32_reg[31]_i_4_0 [23]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_23_n_3 ),
        .O(\i_fu_32[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_14 
       (.I0(\i_fu_32_reg[31]_i_4_0 [19]),
        .I1(\i_fu_32_reg[31]_i_4_0 [18]),
        .I2(\i_fu_32_reg[31]_i_4_0 [20]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_24_n_3 ),
        .O(\i_fu_32[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_15 
       (.I0(\i_fu_32_reg[31]_i_4_0 [16]),
        .I1(\i_fu_32_reg[31]_i_4_0 [15]),
        .I2(\i_fu_32_reg[31]_i_4_0 [17]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_25_n_3 ),
        .O(\i_fu_32[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_16 
       (.I0(\i_fu_32_reg[31]_i_4_0 [13]),
        .I1(\i_fu_32_reg[31]_i_4_0 [12]),
        .I2(\i_fu_32_reg[31]_i_4_0 [14]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_26_n_3 ),
        .O(\i_fu_32[31]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_17 
       (.I0(\i_fu_32_reg[31] [29]),
        .I1(\i_fu_32_reg[31]_i_4_0 [28]),
        .I2(\i_fu_32_reg[31] [27]),
        .I3(\i_fu_32_reg[31]_i_4_0 [27]),
        .I4(\i_fu_32_reg[31] [28]),
        .I5(\i_fu_32_reg[31]_i_4_0 [29]),
        .O(\i_fu_32[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_18 
       (.I0(\i_fu_32_reg[31] [26]),
        .I1(\i_fu_32_reg[31]_i_4_0 [25]),
        .I2(\i_fu_32_reg[31] [24]),
        .I3(\i_fu_32_reg[31]_i_4_0 [24]),
        .I4(\i_fu_32_reg[31] [25]),
        .I5(\i_fu_32_reg[31]_i_4_0 [26]),
        .O(\i_fu_32[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_19 
       (.I0(\i_fu_32_reg[31]_i_4_0 [10]),
        .I1(\i_fu_32_reg[31]_i_4_0 [9]),
        .I2(\i_fu_32_reg[31]_i_4_0 [11]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_27_n_3 ),
        .O(\i_fu_32[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000A22200000000)) 
    \i_fu_32[31]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_20 
       (.I0(\i_fu_32_reg[31]_i_4_0 [7]),
        .I1(\i_fu_32_reg[31]_i_4_0 [6]),
        .I2(\i_fu_32_reg[31]_i_4_0 [8]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_28_n_3 ),
        .O(\i_fu_32[31]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_21 
       (.I0(\i_fu_32_reg[31]_i_4_0 [4]),
        .I1(\i_fu_32_reg[31]_i_4_0 [3]),
        .I2(\i_fu_32_reg[31]_i_4_0 [5]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_29_n_3 ),
        .O(\i_fu_32[31]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_22 
       (.I0(\i_fu_32_reg[31]_i_4_0 [1]),
        .I1(\i_fu_32_reg[31]_i_4_0 [0]),
        .I2(\i_fu_32_reg[31]_i_4_0 [2]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_30_n_3 ),
        .O(\i_fu_32[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_23 
       (.I0(\i_fu_32_reg[31] [23]),
        .I1(\i_fu_32_reg[31]_i_4_0 [22]),
        .I2(\i_fu_32_reg[31] [21]),
        .I3(\i_fu_32_reg[31]_i_4_0 [21]),
        .I4(\i_fu_32_reg[31] [22]),
        .I5(\i_fu_32_reg[31]_i_4_0 [23]),
        .O(\i_fu_32[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_24 
       (.I0(\i_fu_32_reg[31] [20]),
        .I1(\i_fu_32_reg[31]_i_4_0 [19]),
        .I2(\i_fu_32_reg[31] [18]),
        .I3(\i_fu_32_reg[31]_i_4_0 [18]),
        .I4(\i_fu_32_reg[31] [19]),
        .I5(\i_fu_32_reg[31]_i_4_0 [20]),
        .O(\i_fu_32[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_25 
       (.I0(\i_fu_32_reg[31] [17]),
        .I1(\i_fu_32_reg[31]_i_4_0 [16]),
        .I2(\i_fu_32_reg[31] [15]),
        .I3(\i_fu_32_reg[31]_i_4_0 [15]),
        .I4(\i_fu_32_reg[31] [16]),
        .I5(\i_fu_32_reg[31]_i_4_0 [17]),
        .O(\i_fu_32[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_26 
       (.I0(\i_fu_32_reg[31] [14]),
        .I1(\i_fu_32_reg[31]_i_4_0 [13]),
        .I2(\i_fu_32_reg[31] [12]),
        .I3(\i_fu_32_reg[31]_i_4_0 [12]),
        .I4(\i_fu_32_reg[31] [13]),
        .I5(\i_fu_32_reg[31]_i_4_0 [14]),
        .O(\i_fu_32[31]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_27 
       (.I0(\i_fu_32_reg[31] [11]),
        .I1(\i_fu_32_reg[31]_i_4_0 [10]),
        .I2(\i_fu_32_reg[31] [9]),
        .I3(\i_fu_32_reg[31]_i_4_0 [9]),
        .I4(\i_fu_32_reg[31] [10]),
        .I5(\i_fu_32_reg[31]_i_4_0 [11]),
        .O(\i_fu_32[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_28 
       (.I0(\i_fu_32_reg[31] [8]),
        .I1(\i_fu_32_reg[31]_i_4_0 [7]),
        .I2(\i_fu_32_reg[31] [6]),
        .I3(\i_fu_32_reg[31]_i_4_0 [6]),
        .I4(\i_fu_32_reg[31] [7]),
        .I5(\i_fu_32_reg[31]_i_4_0 [8]),
        .O(\i_fu_32[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_29 
       (.I0(\i_fu_32_reg[31] [5]),
        .I1(\i_fu_32_reg[31]_i_4_0 [4]),
        .I2(\i_fu_32_reg[31] [3]),
        .I3(\i_fu_32_reg[31]_i_4_0 [3]),
        .I4(\i_fu_32_reg[31] [4]),
        .I5(\i_fu_32_reg[31]_i_4_0 [5]),
        .O(\i_fu_32[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_30 
       (.I0(\i_fu_32_reg[31] [2]),
        .I1(\i_fu_32_reg[31]_i_4_0 [1]),
        .I2(\i_fu_32_reg[31] [0]),
        .I3(\i_fu_32_reg[31]_i_4_0 [0]),
        .I4(\i_fu_32_reg[31] [1]),
        .I5(\i_fu_32_reg[31]_i_4_0 [2]),
        .O(\i_fu_32[31]_i_30_n_3 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [31]),
        .O(ap_sig_allocacmp_i_1[31]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_6 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [30]),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_7 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [29]),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT6 #(
    .INIT(64'h700000700788008F)) 
    \i_fu_32[31]_i_9 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [31]),
        .I3(\i_fu_32_reg[31]_i_4_0 [30]),
        .I4(\i_fu_32_reg[31] [30]),
        .I5(\i_fu_32_reg[31]_i_4_0 [31]),
        .O(\i_fu_32[31]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [0]),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [4]),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [3]),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [2]),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_6 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [1]),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_2 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [8]),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_3 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [7]),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_4 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [6]),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_5 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [5]),
        .O(ap_sig_allocacmp_i_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[12]_i_1 
       (.CI(\i_fu_32_reg[8]_i_1_n_3 ),
        .CO({\i_fu_32_reg[12]_i_1_n_3 ,\i_fu_32_reg[12]_i_1_n_4 ,\i_fu_32_reg[12]_i_1_n_5 ,\i_fu_32_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[16]_i_1 
       (.CI(\i_fu_32_reg[12]_i_1_n_3 ),
        .CO({\i_fu_32_reg[16]_i_1_n_3 ,\i_fu_32_reg[16]_i_1_n_4 ,\i_fu_32_reg[16]_i_1_n_5 ,\i_fu_32_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[20]_i_1 
       (.CI(\i_fu_32_reg[16]_i_1_n_3 ),
        .CO({\i_fu_32_reg[20]_i_1_n_3 ,\i_fu_32_reg[20]_i_1_n_4 ,\i_fu_32_reg[20]_i_1_n_5 ,\i_fu_32_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(ap_sig_allocacmp_i_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[24]_i_1 
       (.CI(\i_fu_32_reg[20]_i_1_n_3 ),
        .CO({\i_fu_32_reg[24]_i_1_n_3 ,\i_fu_32_reg[24]_i_1_n_4 ,\i_fu_32_reg[24]_i_1_n_5 ,\i_fu_32_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(ap_sig_allocacmp_i_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[28]_i_1 
       (.CI(\i_fu_32_reg[24]_i_1_n_3 ),
        .CO({\i_fu_32_reg[28]_i_1_n_3 ,\i_fu_32_reg[28]_i_1_n_4 ,\i_fu_32_reg[28]_i_1_n_5 ,\i_fu_32_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(ap_sig_allocacmp_i_1[28:25]));
  CARRY4 \i_fu_32_reg[31]_i_12 
       (.CI(1'b0),
        .CO({\i_fu_32_reg[31]_i_12_n_3 ,\i_fu_32_reg[31]_i_12_n_4 ,\i_fu_32_reg[31]_i_12_n_5 ,\i_fu_32_reg[31]_i_12_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\i_fu_32[31]_i_19_n_3 ,\i_fu_32[31]_i_20_n_3 ,\i_fu_32[31]_i_21_n_3 ,\i_fu_32[31]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[31]_i_3 
       (.CI(\i_fu_32_reg[28]_i_1_n_3 ),
        .CO({\NLW_i_fu_32_reg[31]_i_3_CO_UNCONNECTED [3:2],\i_fu_32_reg[31]_i_3_n_5 ,\i_fu_32_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_32_reg[31]_i_3_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,ap_sig_allocacmp_i_1[31:29]}));
  CARRY4 \i_fu_32_reg[31]_i_4 
       (.CI(\i_fu_32_reg[31]_i_8_n_3 ),
        .CO({\NLW_i_fu_32_reg[31]_i_4_CO_UNCONNECTED [3],icmp_ln214_fu_63_p2,\i_fu_32_reg[31]_i_4_n_5 ,\i_fu_32_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\i_fu_32[31]_i_9_n_3 ,\i_fu_32[31]_i_10_n_3 ,\i_fu_32[31]_i_11_n_3 }));
  CARRY4 \i_fu_32_reg[31]_i_8 
       (.CI(\i_fu_32_reg[31]_i_12_n_3 ),
        .CO({\i_fu_32_reg[31]_i_8_n_3 ,\i_fu_32_reg[31]_i_8_n_4 ,\i_fu_32_reg[31]_i_8_n_5 ,\i_fu_32_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\i_fu_32[31]_i_13_n_3 ,\i_fu_32[31]_i_14_n_3 ,\i_fu_32[31]_i_15_n_3 ,\i_fu_32[31]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_32_reg[4]_i_1_n_3 ,\i_fu_32_reg[4]_i_1_n_4 ,\i_fu_32_reg[4]_i_1_n_5 ,\i_fu_32_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[8]_i_1 
       (.CI(\i_fu_32_reg[4]_i_1_n_3 ),
        .CO({\i_fu_32_reg[8]_i_1_n_3 ,\i_fu_32_reg[8]_i_1_n_4 ,\i_fu_32_reg[8]_i_1_n_5 ,\i_fu_32_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  LUT6 #(
    .INIT(64'hEF000000EFEFEFEF)) 
    \in_r_read_reg_90[63]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(icmp_ln214_fu_63_p2),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .I3(ack_in),
        .I4(Q[1]),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1),
        .O(\B_V_data_1_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_10
   (ap_enable_reg_pp0_iter3_reg,
    D,
    \ap_CS_fsm_reg[46] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    \outch_fu_114_reg[5] ,
    \ap_CS_fsm_reg[45] ,
    ack_in,
    \num_img_fu_194_reg[0] );
  output ap_enable_reg_pp0_iter3_reg;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[46] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \outch_fu_114_reg[5] ;
  input [2:0]\ap_CS_fsm_reg[45] ;
  input ack_in;
  input [0:0]\num_img_fu_194_reg[0] ;

  wire [1:0]D;
  wire [0:0]SR;
  wire ack_in;
  wire [2:0]\ap_CS_fsm_reg[45] ;
  wire [0:0]\ap_CS_fsm_reg[46] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
  wire [0:0]\num_img_fu_194_reg[0] ;
  wire \outch_fu_114_reg[5] ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(\ap_CS_fsm_reg[45] [0]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[45] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(\ap_CS_fsm_reg[46] ),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[45] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD500FFFFD500D500)) 
    ap_done_cache_i_1__2
       (.I0(\outch_fu_114_reg[5] ),
        .I1(\ap_CS_fsm_reg[45] [2]),
        .I2(ack_in),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .O(ap_loop_init_int_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__1
       (.I0(\outch_fu_114_reg[5] ),
        .I1(\ap_CS_fsm_reg[45] [2]),
        .I2(ack_in),
        .O(ap_enable_reg_pp0_iter3_reg));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten20_fu_198[62]_i_1 
       (.I0(\num_img_fu_194_reg[0] ),
        .I1(\ap_CS_fsm_reg[45] [1]),
        .O(\ap_CS_fsm_reg[46] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    \outch_fu_114[5]_i_1 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[45] [2]),
        .I4(\outch_fu_114_reg[5] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_11
   (ap_rst_n_0,
    buf_address0,
    address1,
    \ap_CS_fsm_reg[49] ,
    SR,
    \indvar_flatten20_fu_198_reg[60] ,
    D,
    E,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0,
    add_ln171_fu_252_p2,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_1,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_2,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg,
    \ch_fu_74_reg[4] ,
    \q0_reg[25] ,
    CO,
    ram_reg_0_31_0_0_i_6_0,
    \ch_fu_74_reg[4]_0 ,
    \ch_fu_74_reg[4]_1 ,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    ram_reg_0_31_0_0_i_6_1,
    ram_reg_0_31_0_0_i_7_0,
    ram_reg_0_31_0_0_i_6_2,
    \ch_fu_74_reg[4]_2 ,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    ram_reg_0_31_0_0_i_7_1,
    \ch_fu_74_reg[4]_3 ,
    \ap_CS_fsm_reg[51]_i_4_0 ,
    \ap_CS_fsm_reg[51]_i_4_1 ,
    \ch_fu_74_reg[5] ,
    ap_rst_n,
    \ch_fu_74_reg[5]_0 ,
    \ch_fu_74_reg[5]_1 );
  output ap_rst_n_0;
  output [4:0]buf_address0;
  output [1:0]address1;
  output \ap_CS_fsm_reg[49] ;
  output [0:0]SR;
  output [0:0]\indvar_flatten20_fu_198_reg[60] ;
  output [1:0]D;
  output [0:0]E;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0;
  output [4:0]add_ln171_fu_252_p2;
  output [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0;
  output [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_1;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_2;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  input \ch_fu_74_reg[4] ;
  input [4:0]\q0_reg[25] ;
  input [0:0]CO;
  input [8:0]ram_reg_0_31_0_0_i_6_0;
  input \ch_fu_74_reg[4]_0 ;
  input \ch_fu_74_reg[4]_1 ;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input ram_reg_0_31_0_0_i_6_1;
  input [1:0]ram_reg_0_31_0_0_i_7_0;
  input ram_reg_0_31_0_0_i_6_2;
  input \ch_fu_74_reg[4]_2 ;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input ram_reg_0_31_0_0_i_7_1;
  input \ch_fu_74_reg[4]_3 ;
  input [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  input [62:0]\ap_CS_fsm_reg[51]_i_4_1 ;
  input \ch_fu_74_reg[5] ;
  input ap_rst_n;
  input \ch_fu_74_reg[5]_0 ;
  input \ch_fu_74_reg[5]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [4:0]add_ln171_fu_252_p2;
  wire [1:0]address1;
  wire \ap_CS_fsm[51]_i_10_n_3 ;
  wire \ap_CS_fsm[51]_i_11_n_3 ;
  wire \ap_CS_fsm[51]_i_13_n_3 ;
  wire \ap_CS_fsm[51]_i_14_n_3 ;
  wire \ap_CS_fsm[51]_i_15_n_3 ;
  wire \ap_CS_fsm[51]_i_16_n_3 ;
  wire \ap_CS_fsm[51]_i_18_n_3 ;
  wire \ap_CS_fsm[51]_i_19_n_3 ;
  wire \ap_CS_fsm[51]_i_20_n_3 ;
  wire \ap_CS_fsm[51]_i_21_n_3 ;
  wire \ap_CS_fsm[51]_i_23_n_3 ;
  wire \ap_CS_fsm[51]_i_24_n_3 ;
  wire \ap_CS_fsm[51]_i_25_n_3 ;
  wire \ap_CS_fsm[51]_i_26_n_3 ;
  wire \ap_CS_fsm[51]_i_27_n_3 ;
  wire \ap_CS_fsm[51]_i_28_n_3 ;
  wire \ap_CS_fsm[51]_i_29_n_3 ;
  wire \ap_CS_fsm[51]_i_30_n_3 ;
  wire \ap_CS_fsm[51]_i_6_n_3 ;
  wire \ap_CS_fsm[51]_i_8_n_3 ;
  wire \ap_CS_fsm[51]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[51]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_6 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_6 ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4_1 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_6 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_6 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [4:0]buf_address0;
  wire \ch_fu_74[4]_i_2_n_3 ;
  wire \ch_fu_74_reg[4] ;
  wire \ch_fu_74_reg[4]_0 ;
  wire \ch_fu_74_reg[4]_1 ;
  wire \ch_fu_74_reg[4]_2 ;
  wire \ch_fu_74_reg[4]_3 ;
  wire \ch_fu_74_reg[5] ;
  wire \ch_fu_74_reg[5]_0 ;
  wire \ch_fu_74_reg[5]_1 ;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_2;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0;
  wire [0:0]\indvar_flatten20_fu_198_reg[60] ;
  wire [4:0]\q0_reg[25] ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire ram_reg_0_31_0_0_i_28_n_3;
  wire ram_reg_0_31_0_0_i_30_n_3;
  wire [8:0]ram_reg_0_31_0_0_i_6_0;
  wire ram_reg_0_31_0_0_i_6_1;
  wire ram_reg_0_31_0_0_i_6_2;
  wire [1:0]ram_reg_0_31_0_0_i_7_0;
  wire ram_reg_0_31_0_0_i_7_1;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[51]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_7_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7474777444444444)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(\indvar_flatten20_fu_198_reg[60] ),
        .I1(ram_reg_0_31_0_0_i_6_0[5]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I5(ram_reg_0_31_0_0_i_6_0[7]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(ram_reg_0_31_0_0_i_6_0[6]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ram_reg_0_31_0_0_i_6_0[7]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_10 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [51]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [51]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [52]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [52]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [53]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [53]),
        .O(\ap_CS_fsm[51]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_11 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [48]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [48]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [49]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [49]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [50]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [50]),
        .O(\ap_CS_fsm[51]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_13 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [45]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [45]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [46]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [46]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [47]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [47]),
        .O(\ap_CS_fsm[51]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_14 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [42]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [42]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [43]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [43]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [44]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [44]),
        .O(\ap_CS_fsm[51]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_15 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [40]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [40]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [39]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [39]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [41]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [41]),
        .O(\ap_CS_fsm[51]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_16 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [36]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [36]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [37]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [37]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [38]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [38]),
        .O(\ap_CS_fsm[51]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_18 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [33]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [33]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [34]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [34]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [35]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [35]),
        .O(\ap_CS_fsm[51]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_19 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [30]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [30]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [31]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [31]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [32]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [32]),
        .O(\ap_CS_fsm[51]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_20 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [27]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [27]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [28]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [28]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [29]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [29]),
        .O(\ap_CS_fsm[51]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_21 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [25]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [25]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [24]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [24]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [26]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [26]),
        .O(\ap_CS_fsm[51]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_23 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [22]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [22]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [21]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [21]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [23]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [23]),
        .O(\ap_CS_fsm[51]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_24 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [18]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [18]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [19]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [19]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [20]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [20]),
        .O(\ap_CS_fsm[51]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_25 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [15]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [15]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [16]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [16]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [17]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [17]),
        .O(\ap_CS_fsm[51]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_26 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [12]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [12]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [13]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [13]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [14]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [14]),
        .O(\ap_CS_fsm[51]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_27 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [9]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [9]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [10]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [10]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [11]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [11]),
        .O(\ap_CS_fsm[51]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_28 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [7]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [7]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [6]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [6]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [8]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [8]),
        .O(\ap_CS_fsm[51]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_29 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [3]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [3]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [4]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [4]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [5]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [5]),
        .O(\ap_CS_fsm[51]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_30 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [0]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [0]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [1]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [1]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [2]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [2]),
        .O(\ap_CS_fsm[51]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_6 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [60]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [60]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [61]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [61]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [62]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [62]),
        .O(\ap_CS_fsm[51]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_8 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [57]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [57]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [58]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [58]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [59]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [59]),
        .O(\ap_CS_fsm[51]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_9 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [56]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [56]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [54]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [54]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [55]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [55]),
        .O(\ap_CS_fsm[51]_i_9_n_3 ));
  CARRY4 \ap_CS_fsm_reg[51]_i_12 
       (.CI(\ap_CS_fsm_reg[51]_i_17_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_12_n_3 ,\ap_CS_fsm_reg[51]_i_12_n_4 ,\ap_CS_fsm_reg[51]_i_12_n_5 ,\ap_CS_fsm_reg[51]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_18_n_3 ,\ap_CS_fsm[51]_i_19_n_3 ,\ap_CS_fsm[51]_i_20_n_3 ,\ap_CS_fsm[51]_i_21_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_17 
       (.CI(\ap_CS_fsm_reg[51]_i_22_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_17_n_3 ,\ap_CS_fsm_reg[51]_i_17_n_4 ,\ap_CS_fsm_reg[51]_i_17_n_5 ,\ap_CS_fsm_reg[51]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_17_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_23_n_3 ,\ap_CS_fsm[51]_i_24_n_3 ,\ap_CS_fsm[51]_i_25_n_3 ,\ap_CS_fsm[51]_i_26_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[51]_i_22_n_3 ,\ap_CS_fsm_reg[51]_i_22_n_4 ,\ap_CS_fsm_reg[51]_i_22_n_5 ,\ap_CS_fsm_reg[51]_i_22_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_27_n_3 ,\ap_CS_fsm[51]_i_28_n_3 ,\ap_CS_fsm[51]_i_29_n_3 ,\ap_CS_fsm[51]_i_30_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_4 
       (.CI(\ap_CS_fsm_reg[51]_i_5_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[51]_i_4_CO_UNCONNECTED [3:1],\indvar_flatten20_fu_198_reg[60] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[51]_i_6_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_5 
       (.CI(\ap_CS_fsm_reg[51]_i_7_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_5_n_3 ,\ap_CS_fsm_reg[51]_i_5_n_4 ,\ap_CS_fsm_reg[51]_i_5_n_5 ,\ap_CS_fsm_reg[51]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_8_n_3 ,\ap_CS_fsm[51]_i_9_n_3 ,\ap_CS_fsm[51]_i_10_n_3 ,\ap_CS_fsm[51]_i_11_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_7 
       (.CI(\ap_CS_fsm_reg[51]_i_12_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_7_n_3 ,\ap_CS_fsm_reg[51]_i_7_n_4 ,\ap_CS_fsm_reg[51]_i_7_n_5 ,\ap_CS_fsm_reg[51]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_13_n_3 ,\ap_CS_fsm[51]_i_14_n_3 ,\ap_CS_fsm[51]_i_15_n_3 ,\ap_CS_fsm[51]_i_16_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I2(\ch_fu_74_reg[5] ),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_1_addr_reg_343[0]_i_1 
       (.I0(\ch_fu_74_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \buf_1_addr_reg_343[4]_i_1 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ch_fu_74[0]_i_1 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4] ),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \ch_fu_74[1]_i_1 
       (.I0(\ch_fu_74_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4] ),
        .O(add_ln171_fu_252_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \ch_fu_74[2]_i_1 
       (.I0(\ch_fu_74_reg[4] ),
        .I1(\ch_fu_74_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ch_fu_74_reg[4]_1 ),
        .O(add_ln171_fu_252_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ch_fu_74[3]_i_1 
       (.I0(\ch_fu_74_reg[4]_0 ),
        .I1(\ch_fu_74_reg[4] ),
        .I2(\ch_fu_74_reg[4]_1 ),
        .I3(ap_loop_init_int),
        .I4(\ch_fu_74_reg[4]_2 ),
        .O(add_ln171_fu_252_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ch_fu_74[4]_i_1 
       (.I0(\ch_fu_74_reg[4]_1 ),
        .I1(\ch_fu_74_reg[4] ),
        .I2(\ch_fu_74_reg[4]_0 ),
        .I3(\ch_fu_74_reg[4]_2 ),
        .I4(\ch_fu_74[4]_i_2_n_3 ),
        .I5(\ch_fu_74_reg[4]_3 ),
        .O(add_ln171_fu_252_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ch_fu_74[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .O(\ch_fu_74[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \ch_fu_74[5]_i_1 
       (.I0(\ch_fu_74_reg[5] ),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \ch_fu_74[5]_i_2 
       (.I0(\ch_fu_74_reg[4]_3 ),
        .I1(\ch_fu_74_reg[5]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ch_fu_74_reg[5]_1 ),
        .O(add_ln171_fu_252_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_i_1
       (.I0(\ch_fu_74_reg[5] ),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ram_reg_0_31_0_0_i_6_0[6]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0404040444044444)) 
    \indvar_flatten6_reg_482[31]_i_1 
       (.I0(\indvar_flatten20_fu_198_reg[60] ),
        .I1(ram_reg_0_31_0_0_i_6_0[5]),
        .I2(ram_reg_0_31_0_0_i_6_0[7]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I4(ap_done_cache),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \indvar_flatten6_reg_482[31]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_done_cache),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I3(ram_reg_0_31_0_0_i_6_0[7]),
        .O(E));
  LUT6 #(
    .INIT(64'hEEEFEEEAAAAAAAAA)) 
    ram_reg_0_31_0_0_i_28
       (.I0(ram_reg_0_31_0_0_i_6_1),
        .I1(buf_address0[3]),
        .I2(ram_reg_0_31_0_0_i_6_0[8]),
        .I3(ram_reg_0_31_0_0_i_6_0[7]),
        .I4(ram_reg_0_31_0_0_i_7_0[0]),
        .I5(ram_reg_0_31_0_0_i_6_2),
        .O(ram_reg_0_31_0_0_i_28_n_3));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    ram_reg_0_31_0_0_i_30
       (.I0(ram_reg_0_31_0_0_i_6_1),
        .I1(ram_reg_0_31_0_0_i_6_2),
        .I2(buf_address0[4]),
        .I3(ram_reg_0_31_0_0_i_7_1),
        .I4(ram_reg_0_31_0_0_i_7_0[1]),
        .I5(ram_reg_0_31_0_0_i_6_0[2]),
        .O(ram_reg_0_31_0_0_i_30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    ram_reg_0_31_0_0_i_49
       (.I0(ram_reg_0_31_0_0_i_6_0[7]),
        .I1(\ch_fu_74_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .O(\ap_CS_fsm_reg[49] ));
  LUT6 #(
    .INIT(64'hBABABABBAAAAAAAA)) 
    ram_reg_0_31_0_0_i_6
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[31]_0 ),
        .I2(\q0_reg[31]_1 ),
        .I3(ram_reg_0_31_0_0_i_6_0[1]),
        .I4(ram_reg_0_31_0_0_i_6_0[0]),
        .I5(ram_reg_0_31_0_0_i_28_n_3),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_7
       (.I0(\q0_reg[31]_2 ),
        .I1(ram_reg_0_31_0_0_i_6_0[3]),
        .I2(ram_reg_0_31_0_0_i_6_0[4]),
        .I3(\q0_reg[31]_3 ),
        .I4(ram_reg_0_31_0_0_i_30_n_3),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_10
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4]_1 ),
        .I3(ram_reg_0_31_0_0_i_6_0[7]),
        .I4(\q0_reg[25] [2]),
        .I5(CO),
        .O(buf_address0[2]));
  LUT6 #(
    .INIT(64'h707070700000FF00)) 
    ram_reg_0_31_0_5_i_11
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4]_0 ),
        .I3(\q0_reg[25] [1]),
        .I4(CO),
        .I5(ram_reg_0_31_0_0_i_6_0[7]),
        .O(buf_address0[1]));
  LUT6 #(
    .INIT(64'h707070700000FF00)) 
    ram_reg_0_31_0_5_i_12
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4] ),
        .I3(\q0_reg[25] [0]),
        .I4(CO),
        .I5(ram_reg_0_31_0_0_i_6_0[7]),
        .O(buf_address0[0]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_8
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4]_3 ),
        .I3(ram_reg_0_31_0_0_i_6_0[7]),
        .I4(\q0_reg[25] [4]),
        .I5(CO),
        .O(buf_address0[4]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_9
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_74_reg[4]_2 ),
        .I3(ram_reg_0_31_0_0_i_6_0[7]),
        .I4(\q0_reg[25] [3]),
        .I5(CO),
        .O(buf_address0[3]));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_12
   (CO,
    ap_done_cache_reg_0,
    \tmp_5_reg_971_reg[31] ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_reg,
    \reuse_addr_reg_fu_52_reg[8] ,
    ap_clk,
    ap_rst_n_inv,
    ap_done_cache_reg_1,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg,
    \ap_CS_fsm_reg[48] ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[47]_i_2_0 ,
    \ap_CS_fsm_reg[47]_i_2_1 ,
    in_r_TVALID_int_regslice,
    \ch_1_fu_60_reg[5]_i_4_0 ,
    out,
    \reuse_addr_reg_fu_52_reg[8]_0 ,
    ap_rst_n);
  output [0:0]CO;
  output [1:0]ap_done_cache_reg_0;
  output [0:0]\tmp_5_reg_971_reg[31] ;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_reg;
  output \reuse_addr_reg_fu_52_reg[8] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_done_cache_reg_1;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[48] ;
  input \ap_CS_fsm_reg[47] ;
  input [31:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[47]_i_2_1 ;
  input in_r_TVALID_int_regslice;
  input [31:0]\ch_1_fu_60_reg[5]_i_4_0 ;
  input [32:0]out;
  input \reuse_addr_reg_fu_52_reg[8]_0 ;
  input ap_rst_n;

  wire [0:0]CO;
  wire \ap_CS_fsm[47]_i_10_n_3 ;
  wire \ap_CS_fsm[47]_i_11_n_3 ;
  wire \ap_CS_fsm[47]_i_12_n_3 ;
  wire \ap_CS_fsm[47]_i_13_n_3 ;
  wire \ap_CS_fsm[47]_i_14_n_3 ;
  wire \ap_CS_fsm[47]_i_15_n_3 ;
  wire \ap_CS_fsm[47]_i_16_n_3 ;
  wire \ap_CS_fsm[47]_i_5_n_3 ;
  wire \ap_CS_fsm[47]_i_6_n_3 ;
  wire \ap_CS_fsm[47]_i_7_n_3 ;
  wire \ap_CS_fsm[47]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[47] ;
  wire [31:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  wire [30:0]\ap_CS_fsm_reg[47]_i_2_1 ;
  wire \ap_CS_fsm_reg[47]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[47]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_3 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_6 ;
  wire [1:0]\ap_CS_fsm_reg[48] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_3;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \ch_1_fu_60[5]_i_10_n_3 ;
  wire \ch_1_fu_60[5]_i_16_n_3 ;
  wire \ch_1_fu_60[5]_i_17_n_3 ;
  wire \ch_1_fu_60[5]_i_18_n_3 ;
  wire \ch_1_fu_60[5]_i_19_n_3 ;
  wire \ch_1_fu_60[5]_i_25_n_3 ;
  wire \ch_1_fu_60[5]_i_26_n_3 ;
  wire \ch_1_fu_60[5]_i_27_n_3 ;
  wire \ch_1_fu_60[5]_i_28_n_3 ;
  wire \ch_1_fu_60[5]_i_8_n_3 ;
  wire \ch_1_fu_60[5]_i_9_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_6 ;
  wire [31:0]\ch_1_fu_60_reg[5]_i_4_0 ;
  wire \ch_1_fu_60_reg[5]_i_4_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_4_n_6 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_6 ;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_reg;
  wire in_r_TVALID_int_regslice;
  wire [32:0]out;
  wire \reuse_addr_reg_fu_52_reg[8] ;
  wire \reuse_addr_reg_fu_52_reg[8]_0 ;
  wire [0:0]\tmp_5_reg_971_reg[31] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[47]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[47]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[47]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[47]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_ch_1_fu_60_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4444444474744474)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(\tmp_5_reg_971_reg[31] ),
        .I1(\ap_CS_fsm_reg[48] [0]),
        .I2(\ap_CS_fsm_reg[48] [1]),
        .I3(ap_done_cache),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .I5(\ap_CS_fsm_reg[47] ),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_10 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [17]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [18]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [19]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [20]),
        .O(\ap_CS_fsm[47]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_11 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [15]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [16]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [17]),
        .O(\ap_CS_fsm[47]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_12 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [14]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [13]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [11]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [12]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [13]),
        .O(\ap_CS_fsm[47]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_13 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [10]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [9]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [8]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [10]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [11]),
        .O(\ap_CS_fsm[47]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_14 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [8]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [7]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [5]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [6]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [7]),
        .O(\ap_CS_fsm[47]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_15 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [4]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [2]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [3]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [4]),
        .O(\ap_CS_fsm[47]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[47]_i_16 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[47]_i_2_0 [1]),
        .I2(\ap_CS_fsm_reg[47]_i_2_1 [0]),
        .I3(\ap_CS_fsm_reg[47]_i_2_0 [2]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [1]),
        .O(\ap_CS_fsm[47]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[47]_i_5 
       (.I0(\ap_CS_fsm_reg[47]_i_2_1 [30]),
        .I1(\ap_CS_fsm_reg[47]_i_2_0 [31]),
        .I2(\ap_CS_fsm_reg[47]_i_2_1 [29]),
        .I3(\ap_CS_fsm_reg[47]_i_2_0 [30]),
        .O(\ap_CS_fsm[47]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_6 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [26]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [27]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [28]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [29]),
        .O(\ap_CS_fsm[47]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_7 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [24]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [23]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [25]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [26]),
        .O(\ap_CS_fsm[47]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_9 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [21]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [22]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [23]),
        .O(\ap_CS_fsm[47]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[48] [1]),
        .O(ap_done_cache_reg_0[1]));
  CARRY4 \ap_CS_fsm_reg[47]_i_2 
       (.CI(\ap_CS_fsm_reg[47]_i_4_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[47]_i_2_CO_UNCONNECTED [3],\tmp_5_reg_971_reg[31] ,\ap_CS_fsm_reg[47]_i_2_n_5 ,\ap_CS_fsm_reg[47]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[47]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[47]_i_5_n_3 ,\ap_CS_fsm[47]_i_6_n_3 ,\ap_CS_fsm[47]_i_7_n_3 }));
  CARRY4 \ap_CS_fsm_reg[47]_i_4 
       (.CI(\ap_CS_fsm_reg[47]_i_8_n_3 ),
        .CO({\ap_CS_fsm_reg[47]_i_4_n_3 ,\ap_CS_fsm_reg[47]_i_4_n_4 ,\ap_CS_fsm_reg[47]_i_4_n_5 ,\ap_CS_fsm_reg[47]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[47]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[47]_i_9_n_3 ,\ap_CS_fsm[47]_i_10_n_3 ,\ap_CS_fsm[47]_i_11_n_3 ,\ap_CS_fsm[47]_i_12_n_3 }));
  CARRY4 \ap_CS_fsm_reg[47]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[47]_i_8_n_3 ,\ap_CS_fsm_reg[47]_i_8_n_4 ,\ap_CS_fsm_reg[47]_i_8_n_5 ,\ap_CS_fsm_reg[47]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[47]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[47]_i_13_n_3 ,\ap_CS_fsm[47]_i_14_n_3 ,\ap_CS_fsm[47]_i_15_n_3 ,\ap_CS_fsm[47]_i_16_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__1
       (.I0(CO),
        .I1(ap_done_cache_reg_1),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF4F4F4FCF4F4F)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_done_cache_reg_1),
        .I5(CO),
        .O(ap_loop_init_int_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888088)) 
    \ch_1_fu_60[5]_i_1 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(in_r_TVALID_int_regslice),
        .I3(ap_done_cache_reg_1),
        .I4(CO),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_10 
       (.I0(out[24]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [23]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [25]),
        .I3(out[26]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [24]),
        .I5(out[25]),
        .O(\ch_1_fu_60[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_16 
       (.I0(out[21]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [20]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [22]),
        .I3(out[23]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [21]),
        .I5(out[22]),
        .O(\ch_1_fu_60[5]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_17 
       (.I0(out[18]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [17]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [19]),
        .I3(out[20]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [18]),
        .I5(out[19]),
        .O(\ch_1_fu_60[5]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_18 
       (.I0(out[15]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [14]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [16]),
        .I3(out[17]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [15]),
        .I5(out[16]),
        .O(\ch_1_fu_60[5]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_19 
       (.I0(out[12]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [11]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [13]),
        .I3(out[14]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [12]),
        .I5(out[13]),
        .O(\ch_1_fu_60[5]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_25 
       (.I0(out[9]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [8]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [10]),
        .I3(out[11]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [9]),
        .I5(out[10]),
        .O(\ch_1_fu_60[5]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_26 
       (.I0(out[6]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [5]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [7]),
        .I3(out[8]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [6]),
        .I5(out[7]),
        .O(\ch_1_fu_60[5]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_27 
       (.I0(out[3]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [2]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [4]),
        .I3(out[5]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [3]),
        .I5(out[4]),
        .O(\ch_1_fu_60[5]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \ch_1_fu_60[5]_i_28 
       (.I0(\ch_1_fu_60_reg[5]_i_4_0 [1]),
        .I1(out[2]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [0]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\ch_1_fu_60[5]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_8 
       (.I0(out[30]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [29]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [31]),
        .I3(out[32]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [30]),
        .I5(out[31]),
        .O(\ch_1_fu_60[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_9 
       (.I0(out[27]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [26]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [28]),
        .I3(out[29]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [27]),
        .I5(out[28]),
        .O(\ch_1_fu_60[5]_i_9_n_3 ));
  CARRY4 \ch_1_fu_60_reg[5]_i_15 
       (.CI(1'b0),
        .CO({\ch_1_fu_60_reg[5]_i_15_n_3 ,\ch_1_fu_60_reg[5]_i_15_n_4 ,\ch_1_fu_60_reg[5]_i_15_n_5 ,\ch_1_fu_60_reg[5]_i_15_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_15_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_25_n_3 ,\ch_1_fu_60[5]_i_26_n_3 ,\ch_1_fu_60[5]_i_27_n_3 ,\ch_1_fu_60[5]_i_28_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_4 
       (.CI(\ch_1_fu_60_reg[5]_i_7_n_3 ),
        .CO({\NLW_ch_1_fu_60_reg[5]_i_4_CO_UNCONNECTED [3],CO,\ch_1_fu_60_reg[5]_i_4_n_5 ,\ch_1_fu_60_reg[5]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\ch_1_fu_60[5]_i_8_n_3 ,\ch_1_fu_60[5]_i_9_n_3 ,\ch_1_fu_60[5]_i_10_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_7 
       (.CI(\ch_1_fu_60_reg[5]_i_15_n_3 ),
        .CO({\ch_1_fu_60_reg[5]_i_7_n_3 ,\ch_1_fu_60_reg[5]_i_7_n_4 ,\ch_1_fu_60_reg[5]_i_7_n_5 ,\ch_1_fu_60_reg[5]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_16_n_3 ,\ch_1_fu_60[5]_i_17_n_3 ,\ch_1_fu_60[5]_i_18_n_3 ,\ch_1_fu_60[5]_i_19_n_3 }));
  LUT6 #(
    .INIT(64'hFFEF8AAA8AAA8AAA)) 
    \reuse_addr_reg_fu_52[8]_i_1 
       (.I0(\reuse_addr_reg_fu_52_reg[8]_0 ),
        .I1(CO),
        .I2(ap_done_cache_reg_1),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_loop_init_int),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .O(\reuse_addr_reg_fu_52_reg[8] ));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_13
   (D,
    buf_address1,
    \ap_CS_fsm_reg[8] ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg,
    \j_fu_50_reg[4] ,
    E,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg,
    ack_in,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1,
    \q0_reg[25] ,
    \j_fu_50_reg[5] ,
    \j_fu_50_reg[0] ,
    \j_fu_50_reg[5]_0 ,
    \j_fu_50_reg[5]_1 ,
    ap_rst_n);
  output [1:0]D;
  output [4:0]buf_address1;
  output \ap_CS_fsm_reg[8] ;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg;
  output [5:0]\j_fu_50_reg[4] ;
  output [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  input ack_in;
  input [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  input [4:0]\q0_reg[25] ;
  input [5:0]\j_fu_50_reg[5] ;
  input \j_fu_50_reg[0] ;
  input \j_fu_50_reg[5]_0 ;
  input \j_fu_50_reg[5]_1 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]buf_address1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  wire \j_fu_50[5]_i_3_n_3 ;
  wire \j_fu_50[5]_i_6_n_3 ;
  wire \j_fu_50_reg[0] ;
  wire [5:0]\j_fu_50_reg[4] ;
  wire [5:0]\j_fu_50_reg[5] ;
  wire \j_fu_50_reg[5]_0 ;
  wire \j_fu_50_reg[5]_1 ;
  wire [4:0]\q0_reg[25] ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready),
        .I2(ap_done_cache),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88B888B8888888B8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ack_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready),
        .I4(ap_done_cache),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .I2(\j_fu_50[5]_i_3_n_3 ),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_i_1
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready),
        .I1(Q[0]),
        .I2(ack_in),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h5F5F5F5F5F5F5F5D)) 
    \j_fu_50[0]_i_1 
       (.I0(\j_fu_50[5]_i_6_n_3 ),
        .I1(\j_fu_50_reg[0] ),
        .I2(\j_fu_50_reg[5] [0]),
        .I3(\j_fu_50_reg[5] [4]),
        .I4(\j_fu_50_reg[5] [3]),
        .I5(\j_fu_50_reg[5] [2]),
        .O(\j_fu_50_reg[4] [0]));
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_50[1]_i_1 
       (.I0(\j_fu_50_reg[5] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_50_reg[5] [1]),
        .O(\j_fu_50_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h1230)) 
    \j_fu_50[2]_i_1 
       (.I0(\j_fu_50_reg[5] [1]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_50_reg[5] [2]),
        .I3(\j_fu_50_reg[5] [0]),
        .O(\j_fu_50_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_50[3]_i_1 
       (.I0(\j_fu_50_reg[5] [1]),
        .I1(\j_fu_50_reg[5] [0]),
        .I2(\j_fu_50_reg[5] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_50_reg[5] [3]),
        .O(\j_fu_50_reg[4] [3]));
  LUT6 #(
    .INIT(64'h7F800000FF000000)) 
    \j_fu_50[4]_i_1 
       (.I0(\j_fu_50_reg[5] [3]),
        .I1(\j_fu_50_reg[5] [0]),
        .I2(\j_fu_50_reg[5] [2]),
        .I3(\j_fu_50_reg[5] [4]),
        .I4(\j_fu_50[5]_i_6_n_3 ),
        .I5(\j_fu_50_reg[5] [1]),
        .O(\j_fu_50_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \j_fu_50[5]_i_1 
       (.I0(\j_fu_50[5]_i_3_n_3 ),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(E));
  LUT6 #(
    .INIT(64'hDD002200F0000000)) 
    \j_fu_50[5]_i_2 
       (.I0(\j_fu_50_reg[5] [4]),
        .I1(\j_fu_50_reg[5]_0 ),
        .I2(\j_fu_50_reg[5]_1 ),
        .I3(\j_fu_50[5]_i_6_n_3 ),
        .I4(\j_fu_50_reg[5] [5]),
        .I5(\j_fu_50_reg[5] [1]),
        .O(\j_fu_50_reg[4] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \j_fu_50[5]_i_3 
       (.I0(\j_fu_50_reg[5] [0]),
        .I1(\j_fu_50_reg[5] [4]),
        .I2(\j_fu_50_reg[5] [3]),
        .I3(\j_fu_50_reg[5] [2]),
        .I4(\j_fu_50_reg[5] [5]),
        .I5(\j_fu_50_reg[5] [1]),
        .O(\j_fu_50[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_50[5]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .O(\j_fu_50[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_13
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[4]),
        .I1(Q[2]),
        .I2(\q0_reg[25] [4]),
        .I3(Q[3]),
        .I4(\j_fu_50[5]_i_6_n_3 ),
        .I5(\j_fu_50_reg[5] [4]),
        .O(buf_address1[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_14
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[3]),
        .I1(Q[2]),
        .I2(\q0_reg[25] [3]),
        .I3(Q[3]),
        .I4(\j_fu_50[5]_i_6_n_3 ),
        .I5(\j_fu_50_reg[5] [3]),
        .O(buf_address1[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_15
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[2]),
        .I1(Q[2]),
        .I2(\q0_reg[25] [2]),
        .I3(Q[3]),
        .I4(\j_fu_50[5]_i_6_n_3 ),
        .I5(\j_fu_50_reg[5] [2]),
        .O(buf_address1[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_16
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[1]),
        .I1(Q[2]),
        .I2(\q0_reg[25] [1]),
        .I3(Q[3]),
        .I4(\j_fu_50[5]_i_6_n_3 ),
        .I5(\j_fu_50_reg[5] [1]),
        .O(buf_address1[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_17
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[0]),
        .I1(Q[2]),
        .I2(\q0_reg[25] [0]),
        .I3(Q[3]),
        .I4(\j_fu_50[5]_i_6_n_3 ),
        .I5(\j_fu_50_reg[5] [0]),
        .O(buf_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF37FFFF)) 
    ram_reg_0_31_0_5_i_20
       (.I0(\j_fu_50[5]_i_3_n_3 ),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1
   (D,
    buf_address1,
    \ap_CS_fsm_reg[8] ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg,
    Q,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg,
    ack_in,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1,
    \q0_reg[25] ,
    ap_clk,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]D;
  output [4:0]buf_address1;
  output \ap_CS_fsm_reg[8] ;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg;
  input [3:0]Q;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  input ack_in;
  input [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  input [4:0]\q0_reg[25] ;
  input ap_clk;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]buf_address1;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  wire \j_fu_50[0]_i_2_n_3 ;
  wire \j_fu_50[5]_i_4_n_3 ;
  wire \j_fu_50[5]_i_5_n_3 ;
  wire \j_fu_50_reg_n_3_[0] ;
  wire \j_fu_50_reg_n_3_[1] ;
  wire \j_fu_50_reg_n_3_[2] ;
  wire \j_fu_50_reg_n_3_[3] ;
  wire \j_fu_50_reg_n_3_[4] ;
  wire \j_fu_50_reg_n_3_[5] ;
  wire [4:0]\q0_reg[25] ;

  bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .Q(Q),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address1(buf_address1),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1),
        .\j_fu_50_reg[0] (\j_fu_50[0]_i_2_n_3 ),
        .\j_fu_50_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .\j_fu_50_reg[5] ({\j_fu_50_reg_n_3_[5] ,\j_fu_50_reg_n_3_[4] ,\j_fu_50_reg_n_3_[3] ,\j_fu_50_reg_n_3_[2] ,\j_fu_50_reg_n_3_[1] ,\j_fu_50_reg_n_3_[0] }),
        .\j_fu_50_reg[5]_0 (\j_fu_50[5]_i_4_n_3 ),
        .\j_fu_50_reg[5]_1 (\j_fu_50[5]_i_5_n_3 ),
        .\q0_reg[25] (\q0_reg[25] ));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_50[0]_i_2 
       (.I0(\j_fu_50_reg_n_3_[1] ),
        .I1(\j_fu_50_reg_n_3_[5] ),
        .O(\j_fu_50[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \j_fu_50[5]_i_4 
       (.I0(\j_fu_50_reg_n_3_[2] ),
        .I1(\j_fu_50_reg_n_3_[0] ),
        .I2(\j_fu_50_reg_n_3_[3] ),
        .O(\j_fu_50[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_fu_50[5]_i_5 
       (.I0(\j_fu_50_reg_n_3_[2] ),
        .I1(\j_fu_50_reg_n_3_[3] ),
        .I2(\j_fu_50_reg_n_3_[4] ),
        .I3(\j_fu_50_reg_n_3_[0] ),
        .O(\j_fu_50[5]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\j_fu_50_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\j_fu_50_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\j_fu_50_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\j_fu_50_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\j_fu_50_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\j_fu_50_reg_n_3_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9
   (ap_enable_reg_pp0_iter1,
    D,
    CO,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[39] ,
    E,
    ap_done_cache_reg,
    \tmp_5_reg_971_reg[31] ,
    address1,
    \acc_addr_reg_263_reg[4]_0 ,
    d1,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    in_r_TVALID_int_regslice,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg,
    \q0_reg[0] ,
    ack_in,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1,
    \q1_reg[31] ,
    \q1_reg[31]_0 ,
    ram_reg_0_31_0_0_i_5_0,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    ram_reg_0_31_0_0_i_5_1,
    buf_address0,
    ram_reg_0_31_0_0_i_5_2,
    ram_reg_0_31_0_0_i_5_3,
    \q0_reg[0]_0 ,
    \ap_CS_fsm_reg[47]_i_2 ,
    \ap_CS_fsm_reg[47]_i_2_0 ,
    \ch_1_fu_60_reg[5]_i_4 ,
    in_r_TDATA_int_regslice,
    O19);
  output ap_enable_reg_pp0_iter1;
  output [4:0]D;
  output [0:0]CO;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[39] ;
  output [0:0]E;
  output [1:0]ap_done_cache_reg;
  output [0:0]\tmp_5_reg_971_reg[31] ;
  output [0:0]address1;
  output [3:0]\acc_addr_reg_263_reg[4]_0 ;
  output [31:0]d1;
  output ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]Q;
  input ap_rst_n;
  input in_r_TVALID_int_regslice;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
  input [6:0]\q0_reg[0] ;
  input ack_in;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  input [0:0]\q1_reg[31] ;
  input \q1_reg[31]_0 ;
  input ram_reg_0_31_0_0_i_5_0;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input ram_reg_0_31_0_0_i_5_1;
  input [0:0]buf_address0;
  input ram_reg_0_31_0_0_i_5_2;
  input ram_reg_0_31_0_0_i_5_3;
  input \q0_reg[0]_0 ;
  input [31:0]\ap_CS_fsm_reg[47]_i_2 ;
  input [30:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  input [31:0]\ch_1_fu_60_reg[5]_i_4 ;
  input [31:0]in_r_TDATA_int_regslice;
  input [31:0]O19;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]O19;
  wire [31:0]Q;
  wire [3:0]\acc_addr_reg_263_reg[4]_0 ;
  wire ack_in;
  wire [5:1]add_ln161_fu_176_p2;
  wire addr_cmp_fu_165_p2;
  wire addr_cmp_reg_269;
  wire \addr_cmp_reg_269[0]_i_11_n_3 ;
  wire \addr_cmp_reg_269[0]_i_12_n_3 ;
  wire \addr_cmp_reg_269[0]_i_13_n_3 ;
  wire \addr_cmp_reg_269[0]_i_14_n_3 ;
  wire \addr_cmp_reg_269[0]_i_16_n_3 ;
  wire \addr_cmp_reg_269[0]_i_17_n_3 ;
  wire \addr_cmp_reg_269[0]_i_18_n_3 ;
  wire \addr_cmp_reg_269[0]_i_19_n_3 ;
  wire \addr_cmp_reg_269[0]_i_21_n_3 ;
  wire \addr_cmp_reg_269[0]_i_22_n_3 ;
  wire \addr_cmp_reg_269[0]_i_23_n_3 ;
  wire \addr_cmp_reg_269[0]_i_24_n_3 ;
  wire \addr_cmp_reg_269[0]_i_25_n_3 ;
  wire \addr_cmp_reg_269[0]_i_26_n_3 ;
  wire \addr_cmp_reg_269[0]_i_27_n_3 ;
  wire \addr_cmp_reg_269[0]_i_28_n_3 ;
  wire \addr_cmp_reg_269[0]_i_29_n_3 ;
  wire \addr_cmp_reg_269[0]_i_30_n_3 ;
  wire \addr_cmp_reg_269[0]_i_31_n_3 ;
  wire \addr_cmp_reg_269[0]_i_3_n_3 ;
  wire \addr_cmp_reg_269[0]_i_4_n_3 ;
  wire \addr_cmp_reg_269[0]_i_6_n_3 ;
  wire \addr_cmp_reg_269[0]_i_7_n_3 ;
  wire \addr_cmp_reg_269[0]_i_8_n_3 ;
  wire \addr_cmp_reg_269[0]_i_9_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_1_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_6 ;
  wire [0:0]address1;
  wire \ap_CS_fsm[47]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[39] ;
  wire [31:0]\ap_CS_fsm_reg[47]_i_2 ;
  wire [30:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]buf_address0;
  wire \ch_1_fu_60[0]_i_1_n_3 ;
  wire \ch_1_fu_60[5]_i_12_n_3 ;
  wire \ch_1_fu_60[5]_i_13_n_3 ;
  wire \ch_1_fu_60[5]_i_14_n_3 ;
  wire \ch_1_fu_60[5]_i_21_n_3 ;
  wire \ch_1_fu_60[5]_i_22_n_3 ;
  wire \ch_1_fu_60[5]_i_23_n_3 ;
  wire \ch_1_fu_60[5]_i_24_n_3 ;
  wire \ch_1_fu_60[5]_i_29_n_3 ;
  wire \ch_1_fu_60[5]_i_2_n_3 ;
  wire \ch_1_fu_60[5]_i_30_n_3 ;
  wire \ch_1_fu_60[5]_i_31_n_3 ;
  wire \ch_1_fu_60[5]_i_32_n_3 ;
  wire \ch_1_fu_60[5]_i_5_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_6 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_6 ;
  wire [31:0]\ch_1_fu_60_reg[5]_i_4 ;
  wire \ch_1_fu_60_reg[5]_i_6_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_6_n_6 ;
  wire \ch_1_fu_60_reg_n_3_[0] ;
  wire \ch_1_fu_60_reg_n_3_[1] ;
  wire \ch_1_fu_60_reg_n_3_[2] ;
  wire \ch_1_fu_60_reg_n_3_[3] ;
  wire \ch_1_fu_60_reg_n_3_[4] ;
  wire \ch_1_fu_60_reg_n_3_[5] ;
  wire [31:0]d1;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [2:2]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1;
  wire [31:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  wire [31:0]in;
  wire [31:0]in_r_TDATA_int_regslice;
  wire in_r_TVALID_int_regslice;
  wire \indvar_flatten_fu_64[0]_i_2_n_3 ;
  wire [32:0]indvar_flatten_fu_64_reg;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire [6:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire [0:0]\q1_reg[31] ;
  wire \q1_reg[31]_0 ;
  wire ram_reg_0_31_0_0_i_25_n_3;
  wire ram_reg_0_31_0_0_i_32_n_3;
  wire ram_reg_0_31_0_0_i_33_n_3;
  wire ram_reg_0_31_0_0_i_34_n_3;
  wire ram_reg_0_31_0_0_i_35_n_3;
  wire ram_reg_0_31_0_0_i_36_n_3;
  wire ram_reg_0_31_0_0_i_5_0;
  wire ram_reg_0_31_0_0_i_5_1;
  wire ram_reg_0_31_0_0_i_5_2;
  wire ram_reg_0_31_0_0_i_5_3;
  wire ram_reg_0_31_0_0_i_9_n_3;
  wire ram_reg_0_31_0_0_i_9_n_4;
  wire ram_reg_0_31_0_0_i_9_n_5;
  wire ram_reg_0_31_0_0_i_9_n_6;
  wire ram_reg_0_31_12_12_i_2_n_3;
  wire ram_reg_0_31_12_12_i_2_n_4;
  wire ram_reg_0_31_12_12_i_2_n_5;
  wire ram_reg_0_31_12_12_i_2_n_6;
  wire ram_reg_0_31_12_12_i_3_n_3;
  wire ram_reg_0_31_12_12_i_4_n_3;
  wire ram_reg_0_31_12_12_i_5_n_3;
  wire ram_reg_0_31_12_12_i_6_n_3;
  wire ram_reg_0_31_16_16_i_2_n_3;
  wire ram_reg_0_31_16_16_i_2_n_4;
  wire ram_reg_0_31_16_16_i_2_n_5;
  wire ram_reg_0_31_16_16_i_2_n_6;
  wire ram_reg_0_31_16_16_i_3_n_3;
  wire ram_reg_0_31_16_16_i_4_n_3;
  wire ram_reg_0_31_16_16_i_5_n_3;
  wire ram_reg_0_31_16_16_i_6_n_3;
  wire ram_reg_0_31_20_20_i_2_n_3;
  wire ram_reg_0_31_20_20_i_2_n_4;
  wire ram_reg_0_31_20_20_i_2_n_5;
  wire ram_reg_0_31_20_20_i_2_n_6;
  wire ram_reg_0_31_20_20_i_3_n_3;
  wire ram_reg_0_31_20_20_i_4_n_3;
  wire ram_reg_0_31_20_20_i_5_n_3;
  wire ram_reg_0_31_20_20_i_6_n_3;
  wire ram_reg_0_31_24_24_i_2_n_3;
  wire ram_reg_0_31_24_24_i_2_n_4;
  wire ram_reg_0_31_24_24_i_2_n_5;
  wire ram_reg_0_31_24_24_i_2_n_6;
  wire ram_reg_0_31_24_24_i_3_n_3;
  wire ram_reg_0_31_24_24_i_4_n_3;
  wire ram_reg_0_31_24_24_i_5_n_3;
  wire ram_reg_0_31_24_24_i_6_n_3;
  wire ram_reg_0_31_28_28_i_2_n_4;
  wire ram_reg_0_31_28_28_i_2_n_5;
  wire ram_reg_0_31_28_28_i_2_n_6;
  wire ram_reg_0_31_28_28_i_3_n_3;
  wire ram_reg_0_31_28_28_i_4_n_3;
  wire ram_reg_0_31_28_28_i_5_n_3;
  wire ram_reg_0_31_28_28_i_6_n_3;
  wire ram_reg_0_31_4_4_i_2_n_3;
  wire ram_reg_0_31_4_4_i_2_n_4;
  wire ram_reg_0_31_4_4_i_2_n_5;
  wire ram_reg_0_31_4_4_i_2_n_6;
  wire ram_reg_0_31_4_4_i_3_n_3;
  wire ram_reg_0_31_4_4_i_4_n_3;
  wire ram_reg_0_31_4_4_i_5_n_3;
  wire ram_reg_0_31_4_4_i_6_n_3;
  wire ram_reg_0_31_8_8_i_2_n_3;
  wire ram_reg_0_31_8_8_i_2_n_4;
  wire ram_reg_0_31_8_8_i_2_n_5;
  wire ram_reg_0_31_8_8_i_2_n_6;
  wire ram_reg_0_31_8_8_i_3_n_3;
  wire ram_reg_0_31_8_8_i_4_n_3;
  wire ram_reg_0_31_8_8_i_5_n_3;
  wire ram_reg_0_31_8_8_i_6_n_3;
  wire \reuse_addr_reg_fu_52_reg_n_3_[0] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[1] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[2] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[3] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[4] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[5] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[8] ;
  wire \reuse_reg_fu_56[0]_i_1_n_3 ;
  wire \reuse_reg_fu_56[0]_i_3_n_3 ;
  wire \reuse_reg_fu_56[0]_i_4_n_3 ;
  wire \reuse_reg_fu_56[0]_i_5_n_3 ;
  wire \reuse_reg_fu_56[0]_i_6_n_3 ;
  wire \reuse_reg_fu_56[12]_i_2_n_3 ;
  wire \reuse_reg_fu_56[12]_i_3_n_3 ;
  wire \reuse_reg_fu_56[12]_i_4_n_3 ;
  wire \reuse_reg_fu_56[12]_i_5_n_3 ;
  wire \reuse_reg_fu_56[16]_i_2_n_3 ;
  wire \reuse_reg_fu_56[16]_i_3_n_3 ;
  wire \reuse_reg_fu_56[16]_i_4_n_3 ;
  wire \reuse_reg_fu_56[16]_i_5_n_3 ;
  wire \reuse_reg_fu_56[20]_i_2_n_3 ;
  wire \reuse_reg_fu_56[20]_i_3_n_3 ;
  wire \reuse_reg_fu_56[20]_i_4_n_3 ;
  wire \reuse_reg_fu_56[20]_i_5_n_3 ;
  wire \reuse_reg_fu_56[24]_i_2_n_3 ;
  wire \reuse_reg_fu_56[24]_i_3_n_3 ;
  wire \reuse_reg_fu_56[24]_i_4_n_3 ;
  wire \reuse_reg_fu_56[24]_i_5_n_3 ;
  wire \reuse_reg_fu_56[28]_i_2_n_3 ;
  wire \reuse_reg_fu_56[28]_i_3_n_3 ;
  wire \reuse_reg_fu_56[28]_i_4_n_3 ;
  wire \reuse_reg_fu_56[28]_i_5_n_3 ;
  wire \reuse_reg_fu_56[4]_i_2_n_3 ;
  wire \reuse_reg_fu_56[4]_i_3_n_3 ;
  wire \reuse_reg_fu_56[4]_i_4_n_3 ;
  wire \reuse_reg_fu_56[4]_i_5_n_3 ;
  wire \reuse_reg_fu_56[8]_i_2_n_3 ;
  wire \reuse_reg_fu_56[8]_i_3_n_3 ;
  wire \reuse_reg_fu_56[8]_i_4_n_3 ;
  wire \reuse_reg_fu_56[8]_i_5_n_3 ;
  wire [31:0]reuse_reg_fu_56_reg;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_10 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_3 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_4 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_5 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_6 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_7 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_8 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_9 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_9 ;
  wire [5:5]select_ln160_fu_149_p3;
  wire [0:0]\tmp_5_reg_971_reg[31] ;
  wire [3:2]\NLW_addr_cmp_reg_269_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_ch_1_fu_60_reg[5]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_64_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_fu_64_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_31_28_28_i_2_CO_UNCONNECTED;
  wire [3:3]\NLW_reuse_reg_fu_56_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[0]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(p_0_in),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[1]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[1] ),
        .I1(p_0_in),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[2]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(p_0_in),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[3]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[3] ),
        .I1(p_0_in),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hFB)) 
    \acc_addr_reg_263[4]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[4]_i_2 
       (.I0(\ch_1_fu_60_reg_n_3_[4] ),
        .I1(p_0_in),
        .O(D[4]));
  FDRE \acc_addr_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[0]),
        .Q(\acc_addr_reg_263_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[1]),
        .Q(\acc_addr_reg_263_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[2]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[3]),
        .Q(\acc_addr_reg_263_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[4]),
        .Q(\acc_addr_reg_263_reg[4]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_11 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_12 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_13 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_14 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_16 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_17 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_18 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_19 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_21 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_22 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_23 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_24 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_25 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_26 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h0005999900050000)) 
    \addr_cmp_reg_269[0]_i_27 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[3] ),
        .I1(\ch_1_fu_60_reg_n_3_[3] ),
        .I2(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .I4(p_0_in),
        .I5(\addr_cmp_reg_269[0]_i_29_n_3 ),
        .O(\addr_cmp_reg_269[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8400FFFF84000000)) 
    \addr_cmp_reg_269[0]_i_28 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(\addr_cmp_reg_269[0]_i_30_n_3 ),
        .I2(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .I3(\ch_1_fu_60_reg_n_3_[2] ),
        .I4(\reuse_addr_reg_fu_52_reg_n_3_[2] ),
        .I5(\addr_cmp_reg_269[0]_i_31_n_3 ),
        .O(\addr_cmp_reg_269[0]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8421)) 
    \addr_cmp_reg_269[0]_i_29 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .I1(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .I2(\ch_1_fu_60_reg_n_3_[4] ),
        .I3(\ch_1_fu_60_reg_n_3_[5] ),
        .O(\addr_cmp_reg_269[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_3 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \addr_cmp_reg_269[0]_i_30 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .I1(p_0_in),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .O(\addr_cmp_reg_269[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h0033003341000041)) 
    \addr_cmp_reg_269[0]_i_31 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[0] ),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .I4(\ch_1_fu_60_reg_n_3_[1] ),
        .I5(p_0_in),
        .O(\addr_cmp_reg_269[0]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_4 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_6 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_7 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_8 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_9 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_9_n_3 ));
  FDRE \addr_cmp_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(addr_cmp_fu_165_p2),
        .Q(addr_cmp_reg_269),
        .R(1'b0));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_1 
       (.CI(\addr_cmp_reg_269_reg[0]_i_2_n_3 ),
        .CO({\NLW_addr_cmp_reg_269_reg[0]_i_1_CO_UNCONNECTED [3:2],addr_cmp_fu_165_p2,\addr_cmp_reg_269_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\addr_cmp_reg_269[0]_i_3_n_3 ,\addr_cmp_reg_269[0]_i_4_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_10 
       (.CI(\addr_cmp_reg_269_reg[0]_i_15_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_10_n_3 ,\addr_cmp_reg_269_reg[0]_i_10_n_4 ,\addr_cmp_reg_269_reg[0]_i_10_n_5 ,\addr_cmp_reg_269_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_16_n_3 ,\addr_cmp_reg_269[0]_i_17_n_3 ,\addr_cmp_reg_269[0]_i_18_n_3 ,\addr_cmp_reg_269[0]_i_19_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_15 
       (.CI(\addr_cmp_reg_269_reg[0]_i_20_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_15_n_3 ,\addr_cmp_reg_269_reg[0]_i_15_n_4 ,\addr_cmp_reg_269_reg[0]_i_15_n_5 ,\addr_cmp_reg_269_reg[0]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_21_n_3 ,\addr_cmp_reg_269[0]_i_22_n_3 ,\addr_cmp_reg_269[0]_i_23_n_3 ,\addr_cmp_reg_269[0]_i_24_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_2 
       (.CI(\addr_cmp_reg_269_reg[0]_i_5_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_2_n_3 ,\addr_cmp_reg_269_reg[0]_i_2_n_4 ,\addr_cmp_reg_269_reg[0]_i_2_n_5 ,\addr_cmp_reg_269_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_6_n_3 ,\addr_cmp_reg_269[0]_i_7_n_3 ,\addr_cmp_reg_269[0]_i_8_n_3 ,\addr_cmp_reg_269[0]_i_9_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\addr_cmp_reg_269_reg[0]_i_20_n_3 ,\addr_cmp_reg_269_reg[0]_i_20_n_4 ,\addr_cmp_reg_269_reg[0]_i_20_n_5 ,\addr_cmp_reg_269_reg[0]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_25_n_3 ,\addr_cmp_reg_269[0]_i_26_n_3 ,\addr_cmp_reg_269[0]_i_27_n_3 ,\addr_cmp_reg_269[0]_i_28_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_5 
       (.CI(\addr_cmp_reg_269_reg[0]_i_10_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_5_n_3 ,\addr_cmp_reg_269_reg[0]_i_5_n_4 ,\addr_cmp_reg_269_reg[0]_i_5_n_5 ,\addr_cmp_reg_269_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_11_n_3 ,\addr_cmp_reg_269[0]_i_12_n_3 ,\addr_cmp_reg_269[0]_i_13_n_3 ,\addr_cmp_reg_269[0]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[47]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(CO),
        .O(\ap_CS_fsm[47]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h08880C88)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0C000800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ch_1_fu_60[0]_i_1 
       (.I0(p_0_in),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .O(\ch_1_fu_60[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \ch_1_fu_60[1]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(\ch_1_fu_60_reg_n_3_[1] ),
        .I2(p_0_in),
        .O(add_ln161_fu_176_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \ch_1_fu_60[2]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(p_0_in),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .I3(\ch_1_fu_60_reg_n_3_[0] ),
        .O(add_ln161_fu_176_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \ch_1_fu_60[3]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[3] ),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .I3(p_0_in),
        .I4(\ch_1_fu_60_reg_n_3_[2] ),
        .O(add_ln161_fu_176_p2[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \ch_1_fu_60[4]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[1] ),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[2] ),
        .I3(\ch_1_fu_60_reg_n_3_[3] ),
        .I4(\ch_1_fu_60_reg_n_3_[4] ),
        .I5(p_0_in),
        .O(add_ln161_fu_176_p2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ch_1_fu_60[5]_i_12 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\ch_1_fu_60[5]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_13 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .O(\ch_1_fu_60[5]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_14 
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[24]),
        .O(\ch_1_fu_60[5]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ch_1_fu_60[5]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .O(\ch_1_fu_60[5]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_21 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .O(\ch_1_fu_60[5]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_22 
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(\ch_1_fu_60[5]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_23 
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[15]),
        .O(\ch_1_fu_60[5]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_24 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[12]),
        .O(\ch_1_fu_60[5]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_29 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[9]),
        .O(\ch_1_fu_60[5]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ch_1_fu_60[5]_i_3 
       (.I0(\ch_1_fu_60[5]_i_5_n_3 ),
        .I1(\ch_1_fu_60_reg_n_3_[3] ),
        .I2(\ch_1_fu_60_reg_n_3_[5] ),
        .I3(p_0_in),
        .O(add_ln161_fu_176_p2[5]));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_30 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\ch_1_fu_60[5]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \ch_1_fu_60[5]_i_31 
       (.I0(Q[3]),
        .I1(\ch_1_fu_60_reg_n_3_[5] ),
        .I2(\ch_1_fu_60_reg_n_3_[4] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\ch_1_fu_60_reg_n_3_[3] ),
        .O(\ch_1_fu_60[5]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ch_1_fu_60[5]_i_32 
       (.I0(Q[2]),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(\ch_1_fu_60_reg_n_3_[1] ),
        .I4(Q[0]),
        .I5(\ch_1_fu_60_reg_n_3_[2] ),
        .O(\ch_1_fu_60[5]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \ch_1_fu_60[5]_i_5 
       (.I0(\ch_1_fu_60_reg_n_3_[4] ),
        .I1(\ch_1_fu_60_reg_n_3_[1] ),
        .I2(\ch_1_fu_60_reg_n_3_[0] ),
        .I3(\ch_1_fu_60_reg_n_3_[2] ),
        .I4(\ch_1_fu_60_reg_n_3_[5] ),
        .I5(p_0_in),
        .O(\ch_1_fu_60[5]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\ch_1_fu_60[0]_i_1_n_3 ),
        .Q(\ch_1_fu_60_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[1]),
        .Q(\ch_1_fu_60_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[2]),
        .Q(\ch_1_fu_60_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[3]),
        .Q(\ch_1_fu_60_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[4]),
        .Q(\ch_1_fu_60_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[5]),
        .Q(\ch_1_fu_60_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \ch_1_fu_60_reg[5]_i_11 
       (.CI(\ch_1_fu_60_reg[5]_i_20_n_3 ),
        .CO({\ch_1_fu_60_reg[5]_i_11_n_3 ,\ch_1_fu_60_reg[5]_i_11_n_4 ,\ch_1_fu_60_reg[5]_i_11_n_5 ,\ch_1_fu_60_reg[5]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_11_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_21_n_3 ,\ch_1_fu_60[5]_i_22_n_3 ,\ch_1_fu_60[5]_i_23_n_3 ,\ch_1_fu_60[5]_i_24_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_20 
       (.CI(1'b0),
        .CO({\ch_1_fu_60_reg[5]_i_20_n_3 ,\ch_1_fu_60_reg[5]_i_20_n_4 ,\ch_1_fu_60_reg[5]_i_20_n_5 ,\ch_1_fu_60_reg[5]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_20_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_29_n_3 ,\ch_1_fu_60[5]_i_30_n_3 ,\ch_1_fu_60[5]_i_31_n_3 ,\ch_1_fu_60[5]_i_32_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_6 
       (.CI(\ch_1_fu_60_reg[5]_i_11_n_3 ),
        .CO({\NLW_ch_1_fu_60_reg[5]_i_6_CO_UNCONNECTED [3],p_0_in,\ch_1_fu_60_reg[5]_i_6_n_5 ,\ch_1_fu_60_reg[5]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\ch_1_fu_60[5]_i_12_n_3 ,\ch_1_fu_60[5]_i_13_n_3 ,\ch_1_fu_60[5]_i_14_n_3 }));
  bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm[47]_i_3_n_3 ),
        .\ap_CS_fsm_reg[47]_i_2_0 (\ap_CS_fsm_reg[47]_i_2 ),
        .\ap_CS_fsm_reg[47]_i_2_1 (\ap_CS_fsm_reg[47]_i_2_0 ),
        .\ap_CS_fsm_reg[48] (\q0_reg[0] [4:3]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\ch_1_fu_60_reg[5]_i_4_0 (\ch_1_fu_60_reg[5]_i_4 ),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out(indvar_flatten_fu_64_reg),
        .\reuse_addr_reg_fu_52_reg[8] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\reuse_addr_reg_fu_52_reg[8]_0 (\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .\tmp_5_reg_971_reg[31] (\tmp_5_reg_971_reg[31] ));
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(CO),
        .I2(\tmp_5_reg_971_reg[31] ),
        .I3(\q0_reg[0] [3]),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \in_r_read_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(in[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_64[0]_i_2 
       (.I0(indvar_flatten_fu_64_reg[0]),
        .O(\indvar_flatten_fu_64[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_64_reg[0]_i_1_n_3 ,\indvar_flatten_fu_64_reg[0]_i_1_n_4 ,\indvar_flatten_fu_64_reg[0]_i_1_n_5 ,\indvar_flatten_fu_64_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_64_reg[0]_i_1_n_7 ,\indvar_flatten_fu_64_reg[0]_i_1_n_8 ,\indvar_flatten_fu_64_reg[0]_i_1_n_9 ,\indvar_flatten_fu_64_reg[0]_i_1_n_10 }),
        .S({indvar_flatten_fu_64_reg[3:1],\indvar_flatten_fu_64[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[12] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[12]_i_1_n_3 ,\indvar_flatten_fu_64_reg[12]_i_1_n_4 ,\indvar_flatten_fu_64_reg[12]_i_1_n_5 ,\indvar_flatten_fu_64_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[12]_i_1_n_7 ,\indvar_flatten_fu_64_reg[12]_i_1_n_8 ,\indvar_flatten_fu_64_reg[12]_i_1_n_9 ,\indvar_flatten_fu_64_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[13] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[14] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[15] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[16] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[16]_i_1_n_3 ,\indvar_flatten_fu_64_reg[16]_i_1_n_4 ,\indvar_flatten_fu_64_reg[16]_i_1_n_5 ,\indvar_flatten_fu_64_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[16]_i_1_n_7 ,\indvar_flatten_fu_64_reg[16]_i_1_n_8 ,\indvar_flatten_fu_64_reg[16]_i_1_n_9 ,\indvar_flatten_fu_64_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[17] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[18] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[19] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[20] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[20]_i_1_n_3 ,\indvar_flatten_fu_64_reg[20]_i_1_n_4 ,\indvar_flatten_fu_64_reg[20]_i_1_n_5 ,\indvar_flatten_fu_64_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[20]_i_1_n_7 ,\indvar_flatten_fu_64_reg[20]_i_1_n_8 ,\indvar_flatten_fu_64_reg[20]_i_1_n_9 ,\indvar_flatten_fu_64_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[21] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[22] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[23] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[24] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[24]_i_1_n_3 ,\indvar_flatten_fu_64_reg[24]_i_1_n_4 ,\indvar_flatten_fu_64_reg[24]_i_1_n_5 ,\indvar_flatten_fu_64_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[24]_i_1_n_7 ,\indvar_flatten_fu_64_reg[24]_i_1_n_8 ,\indvar_flatten_fu_64_reg[24]_i_1_n_9 ,\indvar_flatten_fu_64_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[25] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[26] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[27] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[28] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[28]_i_1_n_3 ,\indvar_flatten_fu_64_reg[28]_i_1_n_4 ,\indvar_flatten_fu_64_reg[28]_i_1_n_5 ,\indvar_flatten_fu_64_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[28]_i_1_n_7 ,\indvar_flatten_fu_64_reg[28]_i_1_n_8 ,\indvar_flatten_fu_64_reg[28]_i_1_n_9 ,\indvar_flatten_fu_64_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[29] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[30] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[31] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[32] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[32]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[28]_i_1_n_3 ),
        .CO(\NLW_indvar_flatten_fu_64_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_64_reg[32]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_fu_64_reg[32]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_fu_64_reg[32]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[4]_i_1_n_3 ,\indvar_flatten_fu_64_reg[4]_i_1_n_4 ,\indvar_flatten_fu_64_reg[4]_i_1_n_5 ,\indvar_flatten_fu_64_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[4]_i_1_n_7 ,\indvar_flatten_fu_64_reg[4]_i_1_n_8 ,\indvar_flatten_fu_64_reg[4]_i_1_n_9 ,\indvar_flatten_fu_64_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[8]_i_1_n_3 ,\indvar_flatten_fu_64_reg[8]_i_1_n_4 ,\indvar_flatten_fu_64_reg[8]_i_1_n_5 ,\indvar_flatten_fu_64_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[8]_i_1_n_7 ,\indvar_flatten_fu_64_reg[8]_i_1_n_8 ,\indvar_flatten_fu_64_reg[8]_i_1_n_9 ,\indvar_flatten_fu_64_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT4 #(
    .INIT(16'hA080)) 
    \q0[31]_i_1 
       (.I0(\q0_reg[0] [4]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_r_TVALID_int_regslice),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \q1[31]_i_2 
       (.I0(ram_reg_0_31_0_0_i_36_n_3),
        .I1(\q0_reg[0] [2]),
        .I2(ack_in),
        .I3(\q0_reg[0] [0]),
        .I4(\q1_reg[31] ),
        .I5(\q1_reg[31]_0 ),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_0_0_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[0]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    ram_reg_0_31_0_0_i_10
       (.I0(ram_reg_0_31_0_0_i_36_n_3),
        .I1(\q0_reg[0] [0]),
        .I2(ack_in),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .I4(\q0_reg[0] [5]),
        .I5(\q1_reg[31] ),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000FFFFA808)) 
    ram_reg_0_31_0_0_i_25
       (.I0(ram_reg_0_31_0_0_i_5_1),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1),
        .I2(ram_reg_0_31_0_0_i_5_0),
        .I3(buf_address0),
        .I4(ram_reg_0_31_0_0_i_5_2),
        .I5(ram_reg_0_31_0_0_i_5_3),
        .O(ram_reg_0_31_0_0_i_25_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_0_0_i_32
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[3]),
        .I2(O19[3]),
        .I3(in[3]),
        .O(ram_reg_0_31_0_0_i_32_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_0_0_i_33
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[2]),
        .I2(O19[2]),
        .I3(in[2]),
        .O(ram_reg_0_31_0_0_i_33_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_0_0_i_34
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[1]),
        .I2(O19[1]),
        .I3(in[1]),
        .O(ram_reg_0_31_0_0_i_34_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_0_0_i_35
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[0]),
        .I2(O19[0]),
        .I3(in[0]),
        .O(ram_reg_0_31_0_0_i_35_n_3));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    ram_reg_0_31_0_0_i_36
       (.I0(ram_reg_0_31_0_0_i_5_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(in_r_TVALID_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(CO),
        .I5(\q0_reg[0] [4]),
        .O(ram_reg_0_31_0_0_i_36_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAABBFFBBFB)) 
    ram_reg_0_31_0_0_i_5
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[31]_0 ),
        .I2(ram_reg_0_31_0_0_i_25_n_3),
        .I3(\q0_reg[31]_1 ),
        .I4(\q0_reg[31]_2 ),
        .I5(\q0_reg[31]_3 ),
        .O(address1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_0_0_i_9
       (.CI(1'b0),
        .CO({ram_reg_0_31_0_0_i_9_n_3,ram_reg_0_31_0_0_i_9_n_4,ram_reg_0_31_0_0_i_9_n_5,ram_reg_0_31_0_0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[3:0]),
        .S({ram_reg_0_31_0_0_i_32_n_3,ram_reg_0_31_0_0_i_33_n_3,ram_reg_0_31_0_0_i_34_n_3,ram_reg_0_31_0_0_i_35_n_3}));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_10_10_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[10]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_11_11_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[11]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_12_12_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[12]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_12_12_i_2
       (.CI(ram_reg_0_31_8_8_i_2_n_3),
        .CO({ram_reg_0_31_12_12_i_2_n_3,ram_reg_0_31_12_12_i_2_n_4,ram_reg_0_31_12_12_i_2_n_5,ram_reg_0_31_12_12_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[15:12]),
        .S({ram_reg_0_31_12_12_i_3_n_3,ram_reg_0_31_12_12_i_4_n_3,ram_reg_0_31_12_12_i_5_n_3,ram_reg_0_31_12_12_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_12_12_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[15]),
        .I2(O19[15]),
        .I3(in[15]),
        .O(ram_reg_0_31_12_12_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_12_12_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[14]),
        .I2(O19[14]),
        .I3(in[14]),
        .O(ram_reg_0_31_12_12_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_12_12_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[13]),
        .I2(O19[13]),
        .I3(in[13]),
        .O(ram_reg_0_31_12_12_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_12_12_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[12]),
        .I2(O19[12]),
        .I3(in[12]),
        .O(ram_reg_0_31_12_12_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_13_13_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[13]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_14_14_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[14]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_15_15_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[15]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_16_16_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[16]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_16_16_i_2
       (.CI(ram_reg_0_31_12_12_i_2_n_3),
        .CO({ram_reg_0_31_16_16_i_2_n_3,ram_reg_0_31_16_16_i_2_n_4,ram_reg_0_31_16_16_i_2_n_5,ram_reg_0_31_16_16_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[19:16]),
        .S({ram_reg_0_31_16_16_i_3_n_3,ram_reg_0_31_16_16_i_4_n_3,ram_reg_0_31_16_16_i_5_n_3,ram_reg_0_31_16_16_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_16_16_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[19]),
        .I2(O19[19]),
        .I3(in[19]),
        .O(ram_reg_0_31_16_16_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_16_16_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[18]),
        .I2(O19[18]),
        .I3(in[18]),
        .O(ram_reg_0_31_16_16_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_16_16_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[17]),
        .I2(O19[17]),
        .I3(in[17]),
        .O(ram_reg_0_31_16_16_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_16_16_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[16]),
        .I2(O19[16]),
        .I3(in[16]),
        .O(ram_reg_0_31_16_16_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_17_17_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[17]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_18_18_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[18]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_19_19_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[19]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_1_1_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[1]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_20_20_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[20]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_20_20_i_2
       (.CI(ram_reg_0_31_16_16_i_2_n_3),
        .CO({ram_reg_0_31_20_20_i_2_n_3,ram_reg_0_31_20_20_i_2_n_4,ram_reg_0_31_20_20_i_2_n_5,ram_reg_0_31_20_20_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[23:20]),
        .S({ram_reg_0_31_20_20_i_3_n_3,ram_reg_0_31_20_20_i_4_n_3,ram_reg_0_31_20_20_i_5_n_3,ram_reg_0_31_20_20_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_20_20_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[23]),
        .I2(O19[23]),
        .I3(in[23]),
        .O(ram_reg_0_31_20_20_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_20_20_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[22]),
        .I2(O19[22]),
        .I3(in[22]),
        .O(ram_reg_0_31_20_20_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_20_20_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[21]),
        .I2(O19[21]),
        .I3(in[21]),
        .O(ram_reg_0_31_20_20_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_20_20_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[20]),
        .I2(O19[20]),
        .I3(in[20]),
        .O(ram_reg_0_31_20_20_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_21_21_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[21]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_22_22_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[22]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_23_23_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[23]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_24_24_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[24]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_24_24_i_2
       (.CI(ram_reg_0_31_20_20_i_2_n_3),
        .CO({ram_reg_0_31_24_24_i_2_n_3,ram_reg_0_31_24_24_i_2_n_4,ram_reg_0_31_24_24_i_2_n_5,ram_reg_0_31_24_24_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[27:24]),
        .S({ram_reg_0_31_24_24_i_3_n_3,ram_reg_0_31_24_24_i_4_n_3,ram_reg_0_31_24_24_i_5_n_3,ram_reg_0_31_24_24_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_24_24_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[27]),
        .I2(O19[27]),
        .I3(in[27]),
        .O(ram_reg_0_31_24_24_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_24_24_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[26]),
        .I2(O19[26]),
        .I3(in[26]),
        .O(ram_reg_0_31_24_24_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_24_24_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[25]),
        .I2(O19[25]),
        .I3(in[25]),
        .O(ram_reg_0_31_24_24_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_24_24_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[24]),
        .I2(O19[24]),
        .I3(in[24]),
        .O(ram_reg_0_31_24_24_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_25_25_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[25]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[25]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_26_26_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[26]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[26]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_27_27_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[27]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_28_28_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[28]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_28_28_i_2
       (.CI(ram_reg_0_31_24_24_i_2_n_3),
        .CO({NLW_ram_reg_0_31_28_28_i_2_CO_UNCONNECTED[3],ram_reg_0_31_28_28_i_2_n_4,ram_reg_0_31_28_28_i_2_n_5,ram_reg_0_31_28_28_i_2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[31:28]),
        .S({ram_reg_0_31_28_28_i_3_n_3,ram_reg_0_31_28_28_i_4_n_3,ram_reg_0_31_28_28_i_5_n_3,ram_reg_0_31_28_28_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_28_28_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[31]),
        .I2(O19[31]),
        .I3(in[31]),
        .O(ram_reg_0_31_28_28_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_28_28_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[30]),
        .I2(O19[30]),
        .I3(in[30]),
        .O(ram_reg_0_31_28_28_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_28_28_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[29]),
        .I2(O19[29]),
        .I3(in[29]),
        .O(ram_reg_0_31_28_28_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_28_28_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[28]),
        .I2(O19[28]),
        .I3(in[28]),
        .O(ram_reg_0_31_28_28_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_29_29_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[29]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[29]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_2_2_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[2]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_30_30_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[30]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[30]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_31_31_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[31]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_3_3_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[3]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_4_4_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[4]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_4_4_i_2
       (.CI(ram_reg_0_31_0_0_i_9_n_3),
        .CO({ram_reg_0_31_4_4_i_2_n_3,ram_reg_0_31_4_4_i_2_n_4,ram_reg_0_31_4_4_i_2_n_5,ram_reg_0_31_4_4_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[7:4]),
        .S({ram_reg_0_31_4_4_i_3_n_3,ram_reg_0_31_4_4_i_4_n_3,ram_reg_0_31_4_4_i_5_n_3,ram_reg_0_31_4_4_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_4_4_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[7]),
        .I2(O19[7]),
        .I3(in[7]),
        .O(ram_reg_0_31_4_4_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_4_4_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[6]),
        .I2(O19[6]),
        .I3(in[6]),
        .O(ram_reg_0_31_4_4_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_4_4_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[5]),
        .I2(O19[5]),
        .I3(in[5]),
        .O(ram_reg_0_31_4_4_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_4_4_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[4]),
        .I2(O19[4]),
        .I3(in[4]),
        .O(ram_reg_0_31_4_4_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_5_5_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[5]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_6_6_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[6]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_7_7_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[7]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_8_8_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[8]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_31_8_8_i_2
       (.CI(ram_reg_0_31_4_4_i_2_n_3),
        .CO({ram_reg_0_31_8_8_i_2_n_3,ram_reg_0_31_8_8_i_2_n_4,ram_reg_0_31_8_8_i_2_n_5,ram_reg_0_31_8_8_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[11:8]),
        .S({ram_reg_0_31_8_8_i_3_n_3,ram_reg_0_31_8_8_i_4_n_3,ram_reg_0_31_8_8_i_5_n_3,ram_reg_0_31_8_8_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_8_8_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[11]),
        .I2(O19[11]),
        .I3(in[11]),
        .O(ram_reg_0_31_8_8_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_8_8_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[10]),
        .I2(O19[10]),
        .I3(in[10]),
        .O(ram_reg_0_31_8_8_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_8_8_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[9]),
        .I2(O19[9]),
        .I3(in[9]),
        .O(ram_reg_0_31_8_8_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_31_8_8_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[8]),
        .I2(O19[8]),
        .I3(in[8]),
        .O(ram_reg_0_31_8_8_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_31_9_9_i_1
       (.I0(\q0_reg[0] [0]),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1[9]),
        .I4(\q0_reg[0] [6]),
        .I5(\q0_reg[0] [5]),
        .O(d1[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_addr_reg_fu_52[5]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[5] ),
        .I1(p_0_in),
        .O(select_ln160_fu_149_p3));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[0]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[1]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[2]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[2] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[3]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[3] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[4]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(select_ln160_fu_149_p3),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \reuse_reg_fu_56[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(in_r_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(CO),
        .O(\reuse_reg_fu_56[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_3 
       (.I0(in[3]),
        .I1(O19[3]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[3]),
        .O(\reuse_reg_fu_56[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_4 
       (.I0(in[2]),
        .I1(O19[2]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[2]),
        .O(\reuse_reg_fu_56[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_5 
       (.I0(in[1]),
        .I1(O19[1]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[1]),
        .O(\reuse_reg_fu_56[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_6 
       (.I0(in[0]),
        .I1(O19[0]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[0]),
        .O(\reuse_reg_fu_56[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_2 
       (.I0(in[15]),
        .I1(O19[15]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[15]),
        .O(\reuse_reg_fu_56[12]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_3 
       (.I0(in[14]),
        .I1(O19[14]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[14]),
        .O(\reuse_reg_fu_56[12]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_4 
       (.I0(in[13]),
        .I1(O19[13]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[13]),
        .O(\reuse_reg_fu_56[12]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_5 
       (.I0(in[12]),
        .I1(O19[12]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[12]),
        .O(\reuse_reg_fu_56[12]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_2 
       (.I0(in[19]),
        .I1(O19[19]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[19]),
        .O(\reuse_reg_fu_56[16]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_3 
       (.I0(in[18]),
        .I1(O19[18]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[18]),
        .O(\reuse_reg_fu_56[16]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_4 
       (.I0(in[17]),
        .I1(O19[17]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[17]),
        .O(\reuse_reg_fu_56[16]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_5 
       (.I0(in[16]),
        .I1(O19[16]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[16]),
        .O(\reuse_reg_fu_56[16]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_2 
       (.I0(in[23]),
        .I1(O19[23]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[23]),
        .O(\reuse_reg_fu_56[20]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_3 
       (.I0(in[22]),
        .I1(O19[22]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[22]),
        .O(\reuse_reg_fu_56[20]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_4 
       (.I0(in[21]),
        .I1(O19[21]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[21]),
        .O(\reuse_reg_fu_56[20]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_5 
       (.I0(in[20]),
        .I1(O19[20]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[20]),
        .O(\reuse_reg_fu_56[20]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_2 
       (.I0(in[27]),
        .I1(O19[27]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[27]),
        .O(\reuse_reg_fu_56[24]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_3 
       (.I0(in[26]),
        .I1(O19[26]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[26]),
        .O(\reuse_reg_fu_56[24]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_4 
       (.I0(in[25]),
        .I1(O19[25]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[25]),
        .O(\reuse_reg_fu_56[24]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_5 
       (.I0(in[24]),
        .I1(O19[24]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[24]),
        .O(\reuse_reg_fu_56[24]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_2 
       (.I0(in[31]),
        .I1(O19[31]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[31]),
        .O(\reuse_reg_fu_56[28]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_3 
       (.I0(in[30]),
        .I1(O19[30]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[30]),
        .O(\reuse_reg_fu_56[28]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_4 
       (.I0(in[29]),
        .I1(O19[29]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[29]),
        .O(\reuse_reg_fu_56[28]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_5 
       (.I0(in[28]),
        .I1(O19[28]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[28]),
        .O(\reuse_reg_fu_56[28]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_2 
       (.I0(in[7]),
        .I1(O19[7]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[7]),
        .O(\reuse_reg_fu_56[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_3 
       (.I0(in[6]),
        .I1(O19[6]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[6]),
        .O(\reuse_reg_fu_56[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_4 
       (.I0(in[5]),
        .I1(O19[5]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[5]),
        .O(\reuse_reg_fu_56[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_5 
       (.I0(in[4]),
        .I1(O19[4]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[4]),
        .O(\reuse_reg_fu_56[4]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_2 
       (.I0(in[11]),
        .I1(O19[11]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[11]),
        .O(\reuse_reg_fu_56[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_3 
       (.I0(in[10]),
        .I1(O19[10]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[10]),
        .O(\reuse_reg_fu_56[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_4 
       (.I0(in[9]),
        .I1(O19[9]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[9]),
        .O(\reuse_reg_fu_56[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_5 
       (.I0(in[8]),
        .I1(O19[8]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[8]),
        .O(\reuse_reg_fu_56[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_10 ),
        .Q(reuse_reg_fu_56_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\reuse_reg_fu_56_reg[0]_i_2_n_3 ,\reuse_reg_fu_56_reg[0]_i_2_n_4 ,\reuse_reg_fu_56_reg[0]_i_2_n_5 ,\reuse_reg_fu_56_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\reuse_reg_fu_56_reg[0]_i_2_n_7 ,\reuse_reg_fu_56_reg[0]_i_2_n_8 ,\reuse_reg_fu_56_reg[0]_i_2_n_9 ,\reuse_reg_fu_56_reg[0]_i_2_n_10 }),
        .S({\reuse_reg_fu_56[0]_i_3_n_3 ,\reuse_reg_fu_56[0]_i_4_n_3 ,\reuse_reg_fu_56[0]_i_5_n_3 ,\reuse_reg_fu_56[0]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[12]_i_1 
       (.CI(\reuse_reg_fu_56_reg[8]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[12]_i_1_n_3 ,\reuse_reg_fu_56_reg[12]_i_1_n_4 ,\reuse_reg_fu_56_reg[12]_i_1_n_5 ,\reuse_reg_fu_56_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O({\reuse_reg_fu_56_reg[12]_i_1_n_7 ,\reuse_reg_fu_56_reg[12]_i_1_n_8 ,\reuse_reg_fu_56_reg[12]_i_1_n_9 ,\reuse_reg_fu_56_reg[12]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[12]_i_2_n_3 ,\reuse_reg_fu_56[12]_i_3_n_3 ,\reuse_reg_fu_56[12]_i_4_n_3 ,\reuse_reg_fu_56[12]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[16]_i_1 
       (.CI(\reuse_reg_fu_56_reg[12]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[16]_i_1_n_3 ,\reuse_reg_fu_56_reg[16]_i_1_n_4 ,\reuse_reg_fu_56_reg[16]_i_1_n_5 ,\reuse_reg_fu_56_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O({\reuse_reg_fu_56_reg[16]_i_1_n_7 ,\reuse_reg_fu_56_reg[16]_i_1_n_8 ,\reuse_reg_fu_56_reg[16]_i_1_n_9 ,\reuse_reg_fu_56_reg[16]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[16]_i_2_n_3 ,\reuse_reg_fu_56[16]_i_3_n_3 ,\reuse_reg_fu_56[16]_i_4_n_3 ,\reuse_reg_fu_56[16]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_9 ),
        .Q(reuse_reg_fu_56_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[20]_i_1 
       (.CI(\reuse_reg_fu_56_reg[16]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[20]_i_1_n_3 ,\reuse_reg_fu_56_reg[20]_i_1_n_4 ,\reuse_reg_fu_56_reg[20]_i_1_n_5 ,\reuse_reg_fu_56_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O({\reuse_reg_fu_56_reg[20]_i_1_n_7 ,\reuse_reg_fu_56_reg[20]_i_1_n_8 ,\reuse_reg_fu_56_reg[20]_i_1_n_9 ,\reuse_reg_fu_56_reg[20]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[20]_i_2_n_3 ,\reuse_reg_fu_56[20]_i_3_n_3 ,\reuse_reg_fu_56[20]_i_4_n_3 ,\reuse_reg_fu_56[20]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[24]_i_1 
       (.CI(\reuse_reg_fu_56_reg[20]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[24]_i_1_n_3 ,\reuse_reg_fu_56_reg[24]_i_1_n_4 ,\reuse_reg_fu_56_reg[24]_i_1_n_5 ,\reuse_reg_fu_56_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O({\reuse_reg_fu_56_reg[24]_i_1_n_7 ,\reuse_reg_fu_56_reg[24]_i_1_n_8 ,\reuse_reg_fu_56_reg[24]_i_1_n_9 ,\reuse_reg_fu_56_reg[24]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[24]_i_2_n_3 ,\reuse_reg_fu_56[24]_i_3_n_3 ,\reuse_reg_fu_56[24]_i_4_n_3 ,\reuse_reg_fu_56[24]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[28]_i_1 
       (.CI(\reuse_reg_fu_56_reg[24]_i_1_n_3 ),
        .CO({\NLW_reuse_reg_fu_56_reg[28]_i_1_CO_UNCONNECTED [3],\reuse_reg_fu_56_reg[28]_i_1_n_4 ,\reuse_reg_fu_56_reg[28]_i_1_n_5 ,\reuse_reg_fu_56_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O({\reuse_reg_fu_56_reg[28]_i_1_n_7 ,\reuse_reg_fu_56_reg[28]_i_1_n_8 ,\reuse_reg_fu_56_reg[28]_i_1_n_9 ,\reuse_reg_fu_56_reg[28]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[28]_i_2_n_3 ,\reuse_reg_fu_56[28]_i_3_n_3 ,\reuse_reg_fu_56[28]_i_4_n_3 ,\reuse_reg_fu_56[28]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_8 ),
        .Q(reuse_reg_fu_56_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[31] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_7 ),
        .Q(reuse_reg_fu_56_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[4]_i_1 
       (.CI(\reuse_reg_fu_56_reg[0]_i_2_n_3 ),
        .CO({\reuse_reg_fu_56_reg[4]_i_1_n_3 ,\reuse_reg_fu_56_reg[4]_i_1_n_4 ,\reuse_reg_fu_56_reg[4]_i_1_n_5 ,\reuse_reg_fu_56_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\reuse_reg_fu_56_reg[4]_i_1_n_7 ,\reuse_reg_fu_56_reg[4]_i_1_n_8 ,\reuse_reg_fu_56_reg[4]_i_1_n_9 ,\reuse_reg_fu_56_reg[4]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[4]_i_2_n_3 ,\reuse_reg_fu_56[4]_i_3_n_3 ,\reuse_reg_fu_56[4]_i_4_n_3 ,\reuse_reg_fu_56[4]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[8]_i_1 
       (.CI(\reuse_reg_fu_56_reg[4]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[8]_i_1_n_3 ,\reuse_reg_fu_56_reg[8]_i_1_n_4 ,\reuse_reg_fu_56_reg[8]_i_1_n_5 ,\reuse_reg_fu_56_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\reuse_reg_fu_56_reg[8]_i_1_n_7 ,\reuse_reg_fu_56_reg[8]_i_1_n_8 ,\reuse_reg_fu_56_reg[8]_i_1_n_9 ,\reuse_reg_fu_56_reg[8]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[8]_i_2_n_3 ,\reuse_reg_fu_56[8]_i_3_n_3 ,\reuse_reg_fu_56[8]_i_4_n_3 ,\reuse_reg_fu_56[8]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(\reuse_reg_fu_56[0]_i_1_n_3 ),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10
   (ap_rst_n_inv,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    buf_address0,
    address1,
    \ap_CS_fsm_reg[49] ,
    SR,
    \indvar_flatten20_fu_198_reg[60] ,
    D,
    E,
    d1,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1,
    ap_clk,
    Q,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg,
    ram_reg_0_31_0_5_i_1_0,
    \q0_reg[25] ,
    \q0_reg[25]_0 ,
    \q0_reg[25]_1 ,
    \q0_reg[25]_2 ,
    \q0_reg[25]_3 ,
    \q0_reg[25]_4 ,
    \q0_reg[25]_5 ,
    \q0_reg[25]_6 ,
    \q0_reg[25]_7 ,
    \q0_reg[25]_8 ,
    CO,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    ram_reg_0_31_0_0_i_6,
    ram_reg_0_31_0_0_i_7,
    ram_reg_0_31_0_0_i_6_0,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    ram_reg_0_31_0_0_i_7_0,
    ram_reg_0_31_0_5_i_1_1,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg,
    \ap_CS_fsm_reg[51]_i_4 ,
    \ap_CS_fsm_reg[51]_i_4_0 ,
    ap_rst_n,
    add_ln178_fu_315_p2);
  output ap_rst_n_inv;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  output p_0_in;
  output p_0_in_0;
  output p_0_in_1;
  output p_0_in_2;
  output p_0_in_3;
  output p_0_in_4;
  output p_0_in_5;
  output p_0_in_6;
  output [4:0]buf_address0;
  output [1:0]address1;
  output \ap_CS_fsm_reg[49] ;
  output [0:0]SR;
  output [0:0]\indvar_flatten20_fu_198_reg[60] ;
  output [1:0]D;
  output [0:0]E;
  output [31:0]d1;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg;
  output [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0;
  output [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  input ap_clk;
  input [2:0]Q;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  input [9:0]ram_reg_0_31_0_5_i_1_0;
  input \q0_reg[25] ;
  input \q0_reg[25]_0 ;
  input \q0_reg[25]_1 ;
  input \q0_reg[25]_2 ;
  input \q0_reg[25]_3 ;
  input \q0_reg[25]_4 ;
  input \q0_reg[25]_5 ;
  input \q0_reg[25]_6 ;
  input \q0_reg[25]_7 ;
  input [4:0]\q0_reg[25]_8 ;
  input [0:0]CO;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input ram_reg_0_31_0_0_i_6;
  input [1:0]ram_reg_0_31_0_0_i_7;
  input ram_reg_0_31_0_0_i_6_0;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input ram_reg_0_31_0_0_i_7_0;
  input ram_reg_0_31_0_5_i_1_1;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  input [62:0]\ap_CS_fsm_reg[51]_i_4 ;
  input [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  input ap_rst_n;
  input [31:0]add_ln178_fu_315_p2;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [5:1]add_ln171_fu_252_p2;
  wire [31:0]add_ln178_fu_315_p2;
  wire [1:0]address1;
  wire \ap_CS_fsm_reg[49] ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4 ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]buf_addr_reg_337;
  wire [4:0]buf_address0;
  wire \ch_fu_74[5]_i_3_n_3 ;
  wire \ch_fu_74[5]_i_4_n_3 ;
  wire \ch_fu_74_reg_n_3_[0] ;
  wire \ch_fu_74_reg_n_3_[1] ;
  wire \ch_fu_74_reg_n_3_[2] ;
  wire \ch_fu_74_reg_n_3_[3] ;
  wire \ch_fu_74_reg_n_3_[4] ;
  wire \ch_fu_74_reg_n_3_[5] ;
  wire [31:0]d1;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1;
  wire [31:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1;
  wire [0:0]\indvar_flatten20_fu_198_reg[60] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire \q0_reg[25] ;
  wire \q0_reg[25]_0 ;
  wire \q0_reg[25]_1 ;
  wire \q0_reg[25]_2 ;
  wire \q0_reg[25]_3 ;
  wire \q0_reg[25]_4 ;
  wire \q0_reg[25]_5 ;
  wire \q0_reg[25]_6 ;
  wire \q0_reg[25]_7 ;
  wire [4:0]\q0_reg[25]_8 ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire ram_reg_0_31_0_0_i_6;
  wire ram_reg_0_31_0_0_i_6_0;
  wire [1:0]ram_reg_0_31_0_0_i_7;
  wire ram_reg_0_31_0_0_i_7_0;
  wire ram_reg_0_31_0_5_i_18_n_3;
  wire ram_reg_0_31_0_5_i_19_n_3;
  wire [9:0]ram_reg_0_31_0_5_i_1_0;
  wire ram_reg_0_31_0_5_i_1_1;
  wire ram_reg_0_31_0_5_i_2__0_n_3;
  wire ram_reg_0_31_0_5_i_2__6_n_3;
  wire ram_reg_0_31_0_5_i_2_n_3;

  FDRE \add_ln178_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[0]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[0]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[10]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[10]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[11]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[11]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[12]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[12]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[13]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[13]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[14]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[14]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[15]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[15]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[16]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[16]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[17]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[17]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[18]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[18]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[19]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[19]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[1]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[1]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[20]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[20]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[21]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[21]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[22]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[22]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[23]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[23]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[24]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[24]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[25]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[25]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[26]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[26]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[27]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[27]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[28]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[28]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[29]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[29]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[2]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[2]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[30]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[30]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[31]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[31]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[3]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[3]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[4]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[4]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[5]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[5]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[6]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[6]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[7]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[7]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[8]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[8]),
        .R(1'b0));
  FDRE \add_ln178_reg_390_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_315_p2[9]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_337[0]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[0]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_337[1]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[1]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_337[2]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[2]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_337[3]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[3]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_337[4]),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1[4]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0),
        .Q(buf_addr_reg_337[0]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_74_reg_n_3_[1] ),
        .Q(buf_addr_reg_337[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \buf_1_addr_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_74_reg_n_3_[2] ),
        .Q(buf_addr_reg_337[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \buf_1_addr_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_74_reg_n_3_[3] ),
        .Q(buf_addr_reg_337[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \buf_1_addr_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_74_reg_n_3_[4] ),
        .Q(buf_addr_reg_337[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ch_fu_74[5]_i_3 
       (.I0(\ch_fu_74_reg_n_3_[4] ),
        .I1(\ch_fu_74_reg_n_3_[5] ),
        .I2(\ch_fu_74_reg_n_3_[2] ),
        .I3(\ch_fu_74_reg_n_3_[3] ),
        .I4(\ch_fu_74_reg_n_3_[1] ),
        .I5(\ch_fu_74_reg_n_3_[0] ),
        .O(\ch_fu_74[5]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ch_fu_74[5]_i_4 
       (.I0(\ch_fu_74_reg_n_3_[2] ),
        .I1(\ch_fu_74_reg_n_3_[0] ),
        .I2(\ch_fu_74_reg_n_3_[1] ),
        .I3(\ch_fu_74_reg_n_3_[3] ),
        .O(\ch_fu_74[5]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0),
        .Q(\ch_fu_74_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .D(add_ln171_fu_252_p2[1]),
        .Q(\ch_fu_74_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .D(add_ln171_fu_252_p2[2]),
        .Q(\ch_fu_74_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .D(add_ln171_fu_252_p2[3]),
        .Q(\ch_fu_74_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .D(add_ln171_fu_252_p2[4]),
        .Q(\ch_fu_74_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .D(add_ln171_fu_252_p2[5]),
        .Q(\ch_fu_74_reg_n_3_[5] ),
        .R(1'b0));
  bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .E(E),
        .SR(SR),
        .add_ln171_fu_252_p2(add_ln171_fu_252_p2),
        .address1(address1),
        .\ap_CS_fsm_reg[49] (\ap_CS_fsm_reg[49] ),
        .\ap_CS_fsm_reg[51]_i_4_0 (\ap_CS_fsm_reg[51]_i_4 ),
        .\ap_CS_fsm_reg[51]_i_4_1 (\ap_CS_fsm_reg[51]_i_4_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .buf_address0(buf_address0),
        .\ch_fu_74_reg[4] (\ch_fu_74_reg_n_3_[0] ),
        .\ch_fu_74_reg[4]_0 (\ch_fu_74_reg_n_3_[1] ),
        .\ch_fu_74_reg[4]_1 (\ch_fu_74_reg_n_3_[2] ),
        .\ch_fu_74_reg[4]_2 (\ch_fu_74_reg_n_3_[3] ),
        .\ch_fu_74_reg[4]_3 (\ch_fu_74_reg_n_3_[4] ),
        .\ch_fu_74_reg[5] (\ch_fu_74[5]_i_3_n_3 ),
        .\ch_fu_74_reg[5]_0 (\ch_fu_74[5]_i_4_n_3 ),
        .\ch_fu_74_reg[5]_1 (\ch_fu_74_reg_n_3_[5] ),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_18),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_0),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg_2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0),
        .\indvar_flatten20_fu_198_reg[60] (\indvar_flatten20_fu_198_reg[60] ),
        .\q0_reg[25] (\q0_reg[25]_8 ),
        .\q0_reg[31] (\q0_reg[31] ),
        .\q0_reg[31]_0 (\q0_reg[31]_0 ),
        .\q0_reg[31]_1 (\q0_reg[31]_1 ),
        .\q0_reg[31]_2 (\q0_reg[31]_2 ),
        .\q0_reg[31]_3 (\q0_reg[31]_3 ),
        .ram_reg_0_31_0_0_i_6_0(ram_reg_0_31_0_5_i_1_0[9:1]),
        .ram_reg_0_31_0_0_i_6_1(ram_reg_0_31_0_0_i_6),
        .ram_reg_0_31_0_0_i_6_2(ram_reg_0_31_0_0_i_6_0),
        .ram_reg_0_31_0_0_i_7_0(ram_reg_0_31_0_0_i_7),
        .ram_reg_0_31_0_0_i_7_1(ram_reg_0_31_0_0_i_7_0));
  LUT6 #(
    .INIT(64'hA222A2220000A222)) 
    ram_reg_0_31_0_5_i_1
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(ram_reg_0_31_0_5_i_2_n_3),
        .I3(Q[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_18
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(ram_reg_0_31_0_5_i_1_1),
        .I3(ram_reg_0_31_0_5_i_1_0[9]),
        .I4(ram_reg_0_31_0_5_i_1_0[0]),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg),
        .O(ram_reg_0_31_0_5_i_18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_31_0_5_i_19
       (.I0(Q[2]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
        .I2(Q[1]),
        .O(ram_reg_0_31_0_5_i_19_n_3));
  LUT6 #(
    .INIT(64'h2A222A2200002A22)) 
    ram_reg_0_31_0_5_i_1__0
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(Q[0]),
        .I3(ram_reg_0_31_0_5_i_2_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_1 ),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'hA222A2220000A222)) 
    ram_reg_0_31_0_5_i_1__1
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(ram_reg_0_31_0_5_i_2__0_n_3),
        .I3(Q[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_2 ),
        .O(p_0_in_1));
  LUT6 #(
    .INIT(64'h2A222A2200002A22)) 
    ram_reg_0_31_0_5_i_1__2
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(Q[0]),
        .I3(ram_reg_0_31_0_5_i_2__0_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_3 ),
        .O(p_0_in_2));
  LUT6 #(
    .INIT(64'hA222A2220000A222)) 
    ram_reg_0_31_0_5_i_1__3
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(ram_reg_0_31_0_5_i_2__6_n_3),
        .I3(Q[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_4 ),
        .O(p_0_in_3));
  LUT6 #(
    .INIT(64'h2A222A2200002A22)) 
    ram_reg_0_31_0_5_i_1__4
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(Q[0]),
        .I3(ram_reg_0_31_0_5_i_2__6_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_5 ),
        .O(p_0_in_4));
  LUT6 #(
    .INIT(64'hA222A2220000A222)) 
    ram_reg_0_31_0_5_i_1__5
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(ram_reg_0_31_0_5_i_19_n_3),
        .I3(Q[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_6 ),
        .O(p_0_in_5));
  LUT6 #(
    .INIT(64'h2A222A2200002A22)) 
    ram_reg_0_31_0_5_i_1__6
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(ram_reg_0_31_0_5_i_1_0[8]),
        .I2(Q[0]),
        .I3(ram_reg_0_31_0_5_i_19_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_7 ),
        .O(p_0_in_6));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_31_0_5_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
        .O(ram_reg_0_31_0_5_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_31_0_5_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
        .O(ram_reg_0_31_0_5_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_2__5
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[1]),
        .O(d1[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_31_0_5_i_2__6
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
        .O(ram_reg_0_31_0_5_i_2__6_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_3__2
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[0]),
        .O(d1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_4
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[3]),
        .O(d1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_5
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[2]),
        .O(d1[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_6
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[5]),
        .O(d1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_7
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[4]),
        .O(d1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_12_17_i_1
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[13]),
        .O(d1[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_12_17_i_2
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[12]),
        .O(d1[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_12_17_i_3
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[15]),
        .O(d1[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_12_17_i_4
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[14]),
        .O(d1[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_12_17_i_5
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[17]),
        .O(d1[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_12_17_i_6
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[16]),
        .O(d1[16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_18_23_i_1
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[19]),
        .O(d1[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_18_23_i_2
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[18]),
        .O(d1[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_18_23_i_3
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[21]),
        .O(d1[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_18_23_i_4
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[20]),
        .O(d1[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_18_23_i_5
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[23]),
        .O(d1[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_18_23_i_6
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[22]),
        .O(d1[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_24_29_i_1
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[25]),
        .O(d1[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_24_29_i_2
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[24]),
        .O(d1[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_24_29_i_3
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[27]),
        .O(d1[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_24_29_i_4
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[26]),
        .O(d1[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_24_29_i_5
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[29]),
        .O(d1[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_24_29_i_6
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[28]),
        .O(d1[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_30_31_i_1
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[31]),
        .O(d1[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_30_31_i_1__0
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[30]),
        .O(d1[30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_6_11_i_1
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[7]),
        .O(d1[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_6_11_i_2
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[6]),
        .O(d1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_6_11_i_3
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[9]),
        .O(d1[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_6_11_i_4
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[8]),
        .O(d1[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_6_11_i_5
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[11]),
        .O(d1[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_6_11_i_6
       (.I0(ram_reg_0_31_0_5_i_1_0[8]),
        .I1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1[10]),
        .O(d1[10]));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12
   (grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA,
    ap_enable_reg_pp0_iter3,
    \outch_fu_114_reg[4]_0 ,
    CO,
    p_0_in,
    \ap_CS_fsm_reg[49] ,
    \ap_CS_fsm_reg[49]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[49]_1 ,
    \ap_CS_fsm_reg[49]_2 ,
    \ap_CS_fsm_reg[49]_3 ,
    \ap_CS_fsm_reg[49]_4 ,
    \ap_CS_fsm_reg[49]_5 ,
    \ap_CS_fsm_reg[49]_6 ,
    \ap_CS_fsm_reg[49]_7 ,
    address1,
    D,
    \ap_CS_fsm_reg[46] ,
    \tmp_6_reg_701_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    \tmp_7_reg_706_reg[1]_0 ,
    \tmp_7_reg_706_reg[2]_0 ,
    \tmp_7_reg_706_reg[3]_0 ,
    \tmp_7_reg_706_reg[4]_0 ,
    \tmp_7_reg_706_reg[5]_0 ,
    \tmp_7_reg_706_reg[6]_0 ,
    \tmp_7_reg_706_reg[7]_0 ,
    \tmp_7_reg_706_reg[8]_0 ,
    \tmp_7_reg_706_reg[9]_0 ,
    \tmp_7_reg_706_reg[10]_0 ,
    \tmp_7_reg_706_reg[11]_0 ,
    \tmp_7_reg_706_reg[12]_0 ,
    \tmp_7_reg_706_reg[13]_0 ,
    \tmp_7_reg_706_reg[14]_0 ,
    \tmp_7_reg_706_reg[15]_0 ,
    \tmp_7_reg_706_reg[16]_0 ,
    \tmp_7_reg_706_reg[17]_0 ,
    \tmp_7_reg_706_reg[18]_0 ,
    \tmp_7_reg_706_reg[19]_0 ,
    \tmp_7_reg_706_reg[20]_0 ,
    \tmp_7_reg_706_reg[21]_0 ,
    \tmp_7_reg_706_reg[22]_0 ,
    \tmp_7_reg_706_reg[23]_0 ,
    \tmp_7_reg_706_reg[24]_0 ,
    \tmp_7_reg_706_reg[25]_0 ,
    \tmp_7_reg_706_reg[26]_0 ,
    \tmp_7_reg_706_reg[27]_0 ,
    \tmp_7_reg_706_reg[28]_0 ,
    \tmp_1_reg_696_reg[0]_0 ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \buf_1_addr_reg_649_reg[4]_0 ,
    E,
    ap_clk,
    ap_rst_n_inv,
    select_ln155_1_reg_999,
    cmp132_not_reg_1032,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg,
    ap_rst_n,
    Q,
    \outch_fu_114_reg[5]_i_6_0 ,
    \valOut_last_reg_691_reg[0]_i_3_0 ,
    \valOut_last_reg_691_reg[0]_i_2_0 ,
    O14,
    O13,
    O12,
    q0,
    O18,
    O17,
    O16,
    O15,
    \ap_CS_fsm_reg[45] ,
    ack_in,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q1_reg[31] ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    \q0_reg[31]_4 ,
    ram_reg_0_31_0_0_i_3_0,
    ram_reg_0_31_0_0_i_3_1,
    ram_reg_0_31_0_0_i_19_0,
    ram_reg_0_31_0_0_i_14_0,
    \q0_reg[31]_5 ,
    \q0_reg[31]_6 ,
    \q0_reg[31]_7 ,
    \q0_reg[31]_8 ,
    \q0_reg[31]_9 ,
    ram_reg_0_31_0_0_i_4_0,
    ram_reg_0_31_0_0_i_4_1,
    ram_reg_0_31_0_0_i_4_2,
    ram_reg_0_31_0_0_i_19_1,
    \B_V_data_1_payload_A_reg[31] ,
    in_r_TDATA_int_regslice,
    \B_V_data_1_payload_A_reg[31]_0 ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg,
    \num_img_fu_194_reg[0] );
  output [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
  output ap_enable_reg_pp0_iter3;
  output [4:0]\outch_fu_114_reg[4]_0 ;
  output [0:0]CO;
  output p_0_in;
  output [0:0]\ap_CS_fsm_reg[49] ;
  output \ap_CS_fsm_reg[49]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \ap_CS_fsm_reg[49]_1 ;
  output \ap_CS_fsm_reg[49]_2 ;
  output \ap_CS_fsm_reg[49]_3 ;
  output \ap_CS_fsm_reg[49]_4 ;
  output \ap_CS_fsm_reg[49]_5 ;
  output \ap_CS_fsm_reg[49]_6 ;
  output \ap_CS_fsm_reg[49]_7 ;
  output [1:0]address1;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[46] ;
  output \tmp_6_reg_701_reg[0]_0 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \tmp_7_reg_706_reg[1]_0 ;
  output \tmp_7_reg_706_reg[2]_0 ;
  output \tmp_7_reg_706_reg[3]_0 ;
  output \tmp_7_reg_706_reg[4]_0 ;
  output \tmp_7_reg_706_reg[5]_0 ;
  output \tmp_7_reg_706_reg[6]_0 ;
  output \tmp_7_reg_706_reg[7]_0 ;
  output \tmp_7_reg_706_reg[8]_0 ;
  output \tmp_7_reg_706_reg[9]_0 ;
  output \tmp_7_reg_706_reg[10]_0 ;
  output \tmp_7_reg_706_reg[11]_0 ;
  output \tmp_7_reg_706_reg[12]_0 ;
  output \tmp_7_reg_706_reg[13]_0 ;
  output \tmp_7_reg_706_reg[14]_0 ;
  output \tmp_7_reg_706_reg[15]_0 ;
  output \tmp_7_reg_706_reg[16]_0 ;
  output \tmp_7_reg_706_reg[17]_0 ;
  output \tmp_7_reg_706_reg[18]_0 ;
  output \tmp_7_reg_706_reg[19]_0 ;
  output \tmp_7_reg_706_reg[20]_0 ;
  output \tmp_7_reg_706_reg[21]_0 ;
  output \tmp_7_reg_706_reg[22]_0 ;
  output \tmp_7_reg_706_reg[23]_0 ;
  output \tmp_7_reg_706_reg[24]_0 ;
  output \tmp_7_reg_706_reg[25]_0 ;
  output \tmp_7_reg_706_reg[26]_0 ;
  output \tmp_7_reg_706_reg[27]_0 ;
  output \tmp_7_reg_706_reg[28]_0 ;
  output [2:0]\tmp_1_reg_696_reg[0]_0 ;
  output [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [4:0]\buf_1_addr_reg_649_reg[4]_0 ;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input select_ln155_1_reg_999;
  input cmp132_not_reg_1032;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
  input ap_rst_n;
  input [62:0]Q;
  input [31:0]\outch_fu_114_reg[5]_i_6_0 ;
  input [31:0]\valOut_last_reg_691_reg[0]_i_3_0 ;
  input [31:0]\valOut_last_reg_691_reg[0]_i_2_0 ;
  input [31:0]O14;
  input [31:0]O13;
  input [31:0]O12;
  input [31:0]q0;
  input [31:0]O18;
  input [31:0]O17;
  input [31:0]O16;
  input [31:0]O15;
  input [9:0]\ap_CS_fsm_reg[45] ;
  input ack_in;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q1_reg[31] ;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input \q0_reg[31]_4 ;
  input ram_reg_0_31_0_0_i_3_0;
  input ram_reg_0_31_0_0_i_3_1;
  input [1:0]ram_reg_0_31_0_0_i_19_0;
  input [0:0]ram_reg_0_31_0_0_i_14_0;
  input \q0_reg[31]_5 ;
  input \q0_reg[31]_6 ;
  input \q0_reg[31]_7 ;
  input \q0_reg[31]_8 ;
  input \q0_reg[31]_9 ;
  input ram_reg_0_31_0_0_i_4_0;
  input ram_reg_0_31_0_0_i_4_1;
  input ram_reg_0_31_0_0_i_4_2;
  input ram_reg_0_31_0_0_i_19_1;
  input [31:0]\B_V_data_1_payload_A_reg[31] ;
  input [2:0]in_r_TDATA_int_regslice;
  input \B_V_data_1_payload_A_reg[31]_0 ;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  input [0:0]\num_img_fu_194_reg[0] ;

  wire \B_V_data_1_payload_A[12]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[12]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[12]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[12]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_8_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_8_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_7_n_3 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_6 ;
  wire [31:0]\B_V_data_1_payload_A_reg[31] ;
  wire \B_V_data_1_payload_A_reg[31]_0 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_6 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]O12;
  wire [31:0]O13;
  wire [31:0]O14;
  wire [31:0]O15;
  wire [31:0]O16;
  wire [31:0]O17;
  wire [31:0]O18;
  wire [62:0]Q;
  wire ack_in;
  wire [5:0]add_ln186_fu_454_p2;
  wire [1:0]address1;
  wire [9:0]\ap_CS_fsm_reg[45] ;
  wire [0:0]\ap_CS_fsm_reg[46] ;
  wire [0:0]\ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[49]_0 ;
  wire \ap_CS_fsm_reg[49]_1 ;
  wire \ap_CS_fsm_reg[49]_2 ;
  wire \ap_CS_fsm_reg[49]_3 ;
  wire \ap_CS_fsm_reg[49]_4 ;
  wire \ap_CS_fsm_reg[49]_5 ;
  wire \ap_CS_fsm_reg[49]_6 ;
  wire \ap_CS_fsm_reg[49]_7 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]\buf_1_addr_reg_649_reg[4]_0 ;
  wire cmp132_not_reg_1032;
  wire cmp135_not_fu_409_p2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
  wire [4:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
  wire icmp_ln185_fu_361_p217_in;
  wire icmp_ln190_fu_443_p2;
  wire [2:0]in_r_TDATA_int_regslice;
  wire \indvar_flatten13_fu_122[0]_i_2_n_3 ;
  wire [62:0]indvar_flatten13_fu_122_reg;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[0]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[12]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[16]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[20]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[24]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[28]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[32]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[36]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[40]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[44]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[48]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[4]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[52]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[56]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[60]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[60]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[60]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[60]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[60]_i_1_n_9 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_10 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_3 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_4 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_5 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_6 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_7 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_8 ;
  wire \indvar_flatten13_fu_122_reg[8]_i_1_n_9 ;
  wire [0:0]\num_img_fu_194_reg[0] ;
  wire [5:5]outch_fu_114;
  wire \outch_fu_114[5]_i_10_n_3 ;
  wire \outch_fu_114[5]_i_11_n_3 ;
  wire \outch_fu_114[5]_i_12_n_3 ;
  wire \outch_fu_114[5]_i_14_n_3 ;
  wire \outch_fu_114[5]_i_15_n_3 ;
  wire \outch_fu_114[5]_i_16_n_3 ;
  wire \outch_fu_114[5]_i_17_n_3 ;
  wire \outch_fu_114[5]_i_19_n_3 ;
  wire \outch_fu_114[5]_i_20_n_3 ;
  wire \outch_fu_114[5]_i_21_n_3 ;
  wire \outch_fu_114[5]_i_22_n_3 ;
  wire \outch_fu_114[5]_i_24_n_3 ;
  wire \outch_fu_114[5]_i_25_n_3 ;
  wire \outch_fu_114[5]_i_26_n_3 ;
  wire \outch_fu_114[5]_i_27_n_3 ;
  wire \outch_fu_114[5]_i_28_n_3 ;
  wire \outch_fu_114[5]_i_29_n_3 ;
  wire \outch_fu_114[5]_i_30_n_3 ;
  wire \outch_fu_114[5]_i_31_n_3 ;
  wire \outch_fu_114[5]_i_33_n_3 ;
  wire \outch_fu_114[5]_i_34_n_3 ;
  wire \outch_fu_114[5]_i_35_n_3 ;
  wire \outch_fu_114[5]_i_36_n_3 ;
  wire \outch_fu_114[5]_i_38_n_3 ;
  wire \outch_fu_114[5]_i_39_n_3 ;
  wire \outch_fu_114[5]_i_40_n_3 ;
  wire \outch_fu_114[5]_i_41_n_3 ;
  wire \outch_fu_114[5]_i_42_n_3 ;
  wire \outch_fu_114[5]_i_43_n_3 ;
  wire \outch_fu_114[5]_i_44_n_3 ;
  wire \outch_fu_114[5]_i_45_n_3 ;
  wire \outch_fu_114[5]_i_5_n_3 ;
  wire \outch_fu_114[5]_i_8_n_3 ;
  wire [4:0]\outch_fu_114_reg[4]_0 ;
  wire \outch_fu_114_reg[5]_i_13_n_3 ;
  wire \outch_fu_114_reg[5]_i_13_n_4 ;
  wire \outch_fu_114_reg[5]_i_13_n_5 ;
  wire \outch_fu_114_reg[5]_i_13_n_6 ;
  wire \outch_fu_114_reg[5]_i_18_n_3 ;
  wire \outch_fu_114_reg[5]_i_18_n_4 ;
  wire \outch_fu_114_reg[5]_i_18_n_5 ;
  wire \outch_fu_114_reg[5]_i_18_n_6 ;
  wire \outch_fu_114_reg[5]_i_23_n_3 ;
  wire \outch_fu_114_reg[5]_i_23_n_4 ;
  wire \outch_fu_114_reg[5]_i_23_n_5 ;
  wire \outch_fu_114_reg[5]_i_23_n_6 ;
  wire \outch_fu_114_reg[5]_i_32_n_3 ;
  wire \outch_fu_114_reg[5]_i_32_n_4 ;
  wire \outch_fu_114_reg[5]_i_32_n_5 ;
  wire \outch_fu_114_reg[5]_i_32_n_6 ;
  wire \outch_fu_114_reg[5]_i_37_n_3 ;
  wire \outch_fu_114_reg[5]_i_37_n_4 ;
  wire \outch_fu_114_reg[5]_i_37_n_5 ;
  wire \outch_fu_114_reg[5]_i_37_n_6 ;
  wire [31:0]\outch_fu_114_reg[5]_i_6_0 ;
  wire \outch_fu_114_reg[5]_i_6_n_5 ;
  wire \outch_fu_114_reg[5]_i_6_n_6 ;
  wire \outch_fu_114_reg[5]_i_7_n_3 ;
  wire \outch_fu_114_reg[5]_i_7_n_4 ;
  wire \outch_fu_114_reg[5]_i_7_n_5 ;
  wire \outch_fu_114_reg[5]_i_7_n_6 ;
  wire \outch_fu_114_reg[5]_i_9_n_3 ;
  wire \outch_fu_114_reg[5]_i_9_n_4 ;
  wire \outch_fu_114_reg[5]_i_9_n_5 ;
  wire \outch_fu_114_reg[5]_i_9_n_6 ;
  wire \outpix_fu_118[0]_i_2_n_3 ;
  wire [30:0]outpix_fu_118_reg;
  wire \outpix_fu_118_reg[0]_i_1_n_10 ;
  wire \outpix_fu_118_reg[0]_i_1_n_3 ;
  wire \outpix_fu_118_reg[0]_i_1_n_4 ;
  wire \outpix_fu_118_reg[0]_i_1_n_5 ;
  wire \outpix_fu_118_reg[0]_i_1_n_6 ;
  wire \outpix_fu_118_reg[0]_i_1_n_7 ;
  wire \outpix_fu_118_reg[0]_i_1_n_8 ;
  wire \outpix_fu_118_reg[0]_i_1_n_9 ;
  wire \outpix_fu_118_reg[12]_i_1_n_10 ;
  wire \outpix_fu_118_reg[12]_i_1_n_3 ;
  wire \outpix_fu_118_reg[12]_i_1_n_4 ;
  wire \outpix_fu_118_reg[12]_i_1_n_5 ;
  wire \outpix_fu_118_reg[12]_i_1_n_6 ;
  wire \outpix_fu_118_reg[12]_i_1_n_7 ;
  wire \outpix_fu_118_reg[12]_i_1_n_8 ;
  wire \outpix_fu_118_reg[12]_i_1_n_9 ;
  wire \outpix_fu_118_reg[16]_i_1_n_10 ;
  wire \outpix_fu_118_reg[16]_i_1_n_3 ;
  wire \outpix_fu_118_reg[16]_i_1_n_4 ;
  wire \outpix_fu_118_reg[16]_i_1_n_5 ;
  wire \outpix_fu_118_reg[16]_i_1_n_6 ;
  wire \outpix_fu_118_reg[16]_i_1_n_7 ;
  wire \outpix_fu_118_reg[16]_i_1_n_8 ;
  wire \outpix_fu_118_reg[16]_i_1_n_9 ;
  wire \outpix_fu_118_reg[20]_i_1_n_10 ;
  wire \outpix_fu_118_reg[20]_i_1_n_3 ;
  wire \outpix_fu_118_reg[20]_i_1_n_4 ;
  wire \outpix_fu_118_reg[20]_i_1_n_5 ;
  wire \outpix_fu_118_reg[20]_i_1_n_6 ;
  wire \outpix_fu_118_reg[20]_i_1_n_7 ;
  wire \outpix_fu_118_reg[20]_i_1_n_8 ;
  wire \outpix_fu_118_reg[20]_i_1_n_9 ;
  wire \outpix_fu_118_reg[24]_i_1_n_10 ;
  wire \outpix_fu_118_reg[24]_i_1_n_3 ;
  wire \outpix_fu_118_reg[24]_i_1_n_4 ;
  wire \outpix_fu_118_reg[24]_i_1_n_5 ;
  wire \outpix_fu_118_reg[24]_i_1_n_6 ;
  wire \outpix_fu_118_reg[24]_i_1_n_7 ;
  wire \outpix_fu_118_reg[24]_i_1_n_8 ;
  wire \outpix_fu_118_reg[24]_i_1_n_9 ;
  wire \outpix_fu_118_reg[28]_i_1_n_10 ;
  wire \outpix_fu_118_reg[28]_i_1_n_5 ;
  wire \outpix_fu_118_reg[28]_i_1_n_6 ;
  wire \outpix_fu_118_reg[28]_i_1_n_8 ;
  wire \outpix_fu_118_reg[28]_i_1_n_9 ;
  wire \outpix_fu_118_reg[4]_i_1_n_10 ;
  wire \outpix_fu_118_reg[4]_i_1_n_3 ;
  wire \outpix_fu_118_reg[4]_i_1_n_4 ;
  wire \outpix_fu_118_reg[4]_i_1_n_5 ;
  wire \outpix_fu_118_reg[4]_i_1_n_6 ;
  wire \outpix_fu_118_reg[4]_i_1_n_7 ;
  wire \outpix_fu_118_reg[4]_i_1_n_8 ;
  wire \outpix_fu_118_reg[4]_i_1_n_9 ;
  wire \outpix_fu_118_reg[8]_i_1_n_10 ;
  wire \outpix_fu_118_reg[8]_i_1_n_3 ;
  wire \outpix_fu_118_reg[8]_i_1_n_4 ;
  wire \outpix_fu_118_reg[8]_i_1_n_5 ;
  wire \outpix_fu_118_reg[8]_i_1_n_6 ;
  wire \outpix_fu_118_reg[8]_i_1_n_7 ;
  wire \outpix_fu_118_reg[8]_i_1_n_8 ;
  wire \outpix_fu_118_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]q0;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire \q0_reg[31]_5 ;
  wire \q0_reg[31]_6 ;
  wire \q0_reg[31]_7 ;
  wire \q0_reg[31]_8 ;
  wire \q0_reg[31]_9 ;
  wire \q1_reg[31] ;
  wire ram_reg_0_31_0_0_i_11_n_3;
  wire [0:0]ram_reg_0_31_0_0_i_14_0;
  wire ram_reg_0_31_0_0_i_14_n_3;
  wire [1:0]ram_reg_0_31_0_0_i_19_0;
  wire ram_reg_0_31_0_0_i_19_1;
  wire ram_reg_0_31_0_0_i_19_n_3;
  wire ram_reg_0_31_0_0_i_39_n_3;
  wire ram_reg_0_31_0_0_i_3_0;
  wire ram_reg_0_31_0_0_i_3_1;
  wire ram_reg_0_31_0_0_i_44_n_3;
  wire ram_reg_0_31_0_0_i_4_0;
  wire ram_reg_0_31_0_0_i_4_1;
  wire ram_reg_0_31_0_0_i_4_2;
  wire select_ln155_1_reg_999;
  wire [2:0]select_ln185_1_fu_393_p3;
  wire [30:3]select_ln185_1_fu_393_p3__0;
  wire [5:5]select_ln185_fu_375_p3;
  wire [29:1]sub_ln189_1_fu_551_p2;
  wire [31:2]sub_ln189_fu_522_p2;
  wire tmp_1_reg_696;
  wire \tmp_1_reg_696[0]_i_2_n_3 ;
  wire \tmp_1_reg_696[0]_i_3_n_3 ;
  wire [2:0]\tmp_1_reg_696_reg[0]_0 ;
  wire [29:0]tmp_6_reg_701;
  wire \tmp_6_reg_701[13]_i_2_n_3 ;
  wire \tmp_6_reg_701[13]_i_3_n_3 ;
  wire \tmp_6_reg_701[13]_i_4_n_3 ;
  wire \tmp_6_reg_701[13]_i_5_n_3 ;
  wire \tmp_6_reg_701[17]_i_2_n_3 ;
  wire \tmp_6_reg_701[17]_i_3_n_3 ;
  wire \tmp_6_reg_701[17]_i_4_n_3 ;
  wire \tmp_6_reg_701[17]_i_5_n_3 ;
  wire \tmp_6_reg_701[1]_i_2_n_3 ;
  wire \tmp_6_reg_701[1]_i_3_n_3 ;
  wire \tmp_6_reg_701[1]_i_4_n_3 ;
  wire \tmp_6_reg_701[1]_i_5_n_3 ;
  wire \tmp_6_reg_701[1]_i_6_n_3 ;
  wire \tmp_6_reg_701[1]_i_7_n_3 ;
  wire \tmp_6_reg_701[1]_i_8_n_3 ;
  wire \tmp_6_reg_701[1]_i_9_n_3 ;
  wire \tmp_6_reg_701[21]_i_2_n_3 ;
  wire \tmp_6_reg_701[21]_i_3_n_3 ;
  wire \tmp_6_reg_701[21]_i_4_n_3 ;
  wire \tmp_6_reg_701[21]_i_5_n_3 ;
  wire \tmp_6_reg_701[25]_i_2_n_3 ;
  wire \tmp_6_reg_701[25]_i_3_n_3 ;
  wire \tmp_6_reg_701[25]_i_4_n_3 ;
  wire \tmp_6_reg_701[25]_i_5_n_3 ;
  wire \tmp_6_reg_701[29]_i_2_n_3 ;
  wire \tmp_6_reg_701[29]_i_3_n_3 ;
  wire \tmp_6_reg_701[29]_i_4_n_3 ;
  wire \tmp_6_reg_701[29]_i_5_n_3 ;
  wire \tmp_6_reg_701[5]_i_2_n_3 ;
  wire \tmp_6_reg_701[5]_i_3_n_3 ;
  wire \tmp_6_reg_701[5]_i_4_n_3 ;
  wire \tmp_6_reg_701[5]_i_5_n_3 ;
  wire \tmp_6_reg_701[9]_i_2_n_3 ;
  wire \tmp_6_reg_701[9]_i_3_n_3 ;
  wire \tmp_6_reg_701[9]_i_4_n_3 ;
  wire \tmp_6_reg_701[9]_i_5_n_3 ;
  wire \tmp_6_reg_701_reg[0]_0 ;
  wire \tmp_6_reg_701_reg[13]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[13]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[13]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[13]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[17]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[17]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[17]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[17]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[1]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[1]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[1]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[1]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[21]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[21]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[21]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[21]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[25]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[25]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[25]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[25]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[29]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[29]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[29]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[5]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[5]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[5]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[5]_i_1_n_6 ;
  wire \tmp_6_reg_701_reg[9]_i_1_n_3 ;
  wire \tmp_6_reg_701_reg[9]_i_1_n_4 ;
  wire \tmp_6_reg_701_reg[9]_i_1_n_5 ;
  wire \tmp_6_reg_701_reg[9]_i_1_n_6 ;
  wire [28:0]tmp_7_reg_706;
  wire \tmp_7_reg_706[0]_i_2_n_3 ;
  wire \tmp_7_reg_706[0]_i_3_n_3 ;
  wire \tmp_7_reg_706[10]_i_2_n_3 ;
  wire \tmp_7_reg_706[10]_i_3_n_3 ;
  wire \tmp_7_reg_706[11]_i_2_n_3 ;
  wire \tmp_7_reg_706[11]_i_3_n_3 ;
  wire \tmp_7_reg_706[12]_i_2_n_3 ;
  wire \tmp_7_reg_706[12]_i_3_n_3 ;
  wire \tmp_7_reg_706[13]_i_2_n_3 ;
  wire \tmp_7_reg_706[13]_i_3_n_3 ;
  wire \tmp_7_reg_706[14]_i_2_n_3 ;
  wire \tmp_7_reg_706[14]_i_3_n_3 ;
  wire \tmp_7_reg_706[15]_i_2_n_3 ;
  wire \tmp_7_reg_706[15]_i_3_n_3 ;
  wire \tmp_7_reg_706[16]_i_2_n_3 ;
  wire \tmp_7_reg_706[16]_i_3_n_3 ;
  wire \tmp_7_reg_706[17]_i_2_n_3 ;
  wire \tmp_7_reg_706[17]_i_3_n_3 ;
  wire \tmp_7_reg_706[18]_i_2_n_3 ;
  wire \tmp_7_reg_706[18]_i_3_n_3 ;
  wire \tmp_7_reg_706[19]_i_2_n_3 ;
  wire \tmp_7_reg_706[19]_i_3_n_3 ;
  wire \tmp_7_reg_706[1]_i_2_n_3 ;
  wire \tmp_7_reg_706[1]_i_3_n_3 ;
  wire \tmp_7_reg_706[20]_i_2_n_3 ;
  wire \tmp_7_reg_706[20]_i_3_n_3 ;
  wire \tmp_7_reg_706[21]_i_2_n_3 ;
  wire \tmp_7_reg_706[21]_i_3_n_3 ;
  wire \tmp_7_reg_706[22]_i_2_n_3 ;
  wire \tmp_7_reg_706[22]_i_3_n_3 ;
  wire \tmp_7_reg_706[23]_i_2_n_3 ;
  wire \tmp_7_reg_706[23]_i_3_n_3 ;
  wire \tmp_7_reg_706[24]_i_2_n_3 ;
  wire \tmp_7_reg_706[24]_i_3_n_3 ;
  wire \tmp_7_reg_706[25]_i_2_n_3 ;
  wire \tmp_7_reg_706[25]_i_3_n_3 ;
  wire \tmp_7_reg_706[26]_i_2_n_3 ;
  wire \tmp_7_reg_706[26]_i_3_n_3 ;
  wire \tmp_7_reg_706[27]_i_2_n_3 ;
  wire \tmp_7_reg_706[27]_i_3_n_3 ;
  wire \tmp_7_reg_706[28]_i_2_n_3 ;
  wire \tmp_7_reg_706[28]_i_3_n_3 ;
  wire \tmp_7_reg_706[2]_i_2_n_3 ;
  wire \tmp_7_reg_706[2]_i_3_n_3 ;
  wire \tmp_7_reg_706[3]_i_2_n_3 ;
  wire \tmp_7_reg_706[3]_i_3_n_3 ;
  wire \tmp_7_reg_706[4]_i_2_n_3 ;
  wire \tmp_7_reg_706[4]_i_3_n_3 ;
  wire \tmp_7_reg_706[5]_i_2_n_3 ;
  wire \tmp_7_reg_706[5]_i_3_n_3 ;
  wire \tmp_7_reg_706[6]_i_2_n_3 ;
  wire \tmp_7_reg_706[6]_i_3_n_3 ;
  wire \tmp_7_reg_706[7]_i_2_n_3 ;
  wire \tmp_7_reg_706[7]_i_3_n_3 ;
  wire \tmp_7_reg_706[8]_i_2_n_3 ;
  wire \tmp_7_reg_706[8]_i_3_n_3 ;
  wire \tmp_7_reg_706[9]_i_2_n_3 ;
  wire \tmp_7_reg_706[9]_i_3_n_3 ;
  wire \tmp_7_reg_706_reg[0]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[10]_0 ;
  wire \tmp_7_reg_706_reg[10]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[11]_0 ;
  wire \tmp_7_reg_706_reg[11]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[12]_0 ;
  wire \tmp_7_reg_706_reg[12]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[13]_0 ;
  wire \tmp_7_reg_706_reg[13]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[14]_0 ;
  wire \tmp_7_reg_706_reg[14]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[15]_0 ;
  wire \tmp_7_reg_706_reg[15]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[16]_0 ;
  wire \tmp_7_reg_706_reg[16]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[17]_0 ;
  wire \tmp_7_reg_706_reg[17]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[18]_0 ;
  wire \tmp_7_reg_706_reg[18]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[19]_0 ;
  wire \tmp_7_reg_706_reg[19]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[1]_0 ;
  wire \tmp_7_reg_706_reg[1]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[20]_0 ;
  wire \tmp_7_reg_706_reg[20]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[21]_0 ;
  wire \tmp_7_reg_706_reg[21]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[22]_0 ;
  wire \tmp_7_reg_706_reg[22]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[23]_0 ;
  wire \tmp_7_reg_706_reg[23]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[24]_0 ;
  wire \tmp_7_reg_706_reg[24]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[25]_0 ;
  wire \tmp_7_reg_706_reg[25]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[26]_0 ;
  wire \tmp_7_reg_706_reg[26]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[27]_0 ;
  wire \tmp_7_reg_706_reg[27]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[28]_0 ;
  wire \tmp_7_reg_706_reg[28]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[2]_0 ;
  wire \tmp_7_reg_706_reg[2]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[3]_0 ;
  wire \tmp_7_reg_706_reg[3]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[4]_0 ;
  wire \tmp_7_reg_706_reg[4]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[5]_0 ;
  wire \tmp_7_reg_706_reg[5]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[6]_0 ;
  wire \tmp_7_reg_706_reg[6]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[7]_0 ;
  wire \tmp_7_reg_706_reg[7]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[8]_0 ;
  wire \tmp_7_reg_706_reg[8]_i_1_n_3 ;
  wire \tmp_7_reg_706_reg[9]_0 ;
  wire \tmp_7_reg_706_reg[9]_i_1_n_3 ;
  wire [2:0]trunc_ln185_reg_638;
  wire \trunc_ln185_reg_638[2]_i_2_n_3 ;
  wire \trunc_ln185_reg_638_reg[2]_i_1_n_3 ;
  wire \trunc_ln185_reg_638_reg[2]_i_1_n_4 ;
  wire \trunc_ln185_reg_638_reg[2]_i_1_n_5 ;
  wire \trunc_ln185_reg_638_reg[2]_i_1_n_6 ;
  wire valOut_last_fu_448_p2;
  wire valOut_last_reg_691;
  wire \valOut_last_reg_691[0]_i_10_n_3 ;
  wire \valOut_last_reg_691[0]_i_11_n_3 ;
  wire \valOut_last_reg_691[0]_i_13_n_3 ;
  wire \valOut_last_reg_691[0]_i_14_n_3 ;
  wire \valOut_last_reg_691[0]_i_15_n_3 ;
  wire \valOut_last_reg_691[0]_i_16_n_3 ;
  wire \valOut_last_reg_691[0]_i_18_n_3 ;
  wire \valOut_last_reg_691[0]_i_19_n_3 ;
  wire \valOut_last_reg_691[0]_i_20_n_3 ;
  wire \valOut_last_reg_691[0]_i_21_n_3 ;
  wire \valOut_last_reg_691[0]_i_24_n_3 ;
  wire \valOut_last_reg_691[0]_i_25_n_3 ;
  wire \valOut_last_reg_691[0]_i_26_n_3 ;
  wire \valOut_last_reg_691[0]_i_27_n_3 ;
  wire \valOut_last_reg_691[0]_i_28_n_3 ;
  wire \valOut_last_reg_691[0]_i_29_n_3 ;
  wire \valOut_last_reg_691[0]_i_30_n_3 ;
  wire \valOut_last_reg_691[0]_i_31_n_3 ;
  wire \valOut_last_reg_691[0]_i_5_n_3 ;
  wire \valOut_last_reg_691[0]_i_6_n_3 ;
  wire \valOut_last_reg_691[0]_i_7_n_3 ;
  wire \valOut_last_reg_691[0]_i_9_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_12_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_12_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_12_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_12_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_17_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_17_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_17_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_17_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_22_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_22_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_23_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_23_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_23_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_23_n_6 ;
  wire [31:0]\valOut_last_reg_691_reg[0]_i_2_0 ;
  wire \valOut_last_reg_691_reg[0]_i_2_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_2_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_32_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_32_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_32_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_32_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_33_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_33_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_33_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_33_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_34_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_34_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_34_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_34_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_36_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_36_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_36_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_36_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_37_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_37_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_37_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_37_n_6 ;
  wire [31:0]\valOut_last_reg_691_reg[0]_i_3_0 ;
  wire \valOut_last_reg_691_reg[0]_i_3_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_3_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_4_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_4_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_4_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_4_n_6 ;
  wire \valOut_last_reg_691_reg[0]_i_8_n_3 ;
  wire \valOut_last_reg_691_reg[0]_i_8_n_4 ;
  wire \valOut_last_reg_691_reg[0]_i_8_n_5 ;
  wire \valOut_last_reg_691_reg[0]_i_8_n_6 ;
  wire [3:0]\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten13_fu_122_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten13_fu_122_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_37_O_UNCONNECTED ;
  wire [3:1]\NLW_outch_fu_114_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_outch_fu_114_reg[5]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_114_reg[5]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_outpix_fu_118_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_outpix_fu_118_reg[28]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_6_reg_701_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_6_reg_701_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_691_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_691_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_691_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_691_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_valOut_last_reg_691_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_691_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_691_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_691_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_691_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_691_reg[0]_i_8_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(tmp_6_reg_701[0]),
        .I1(tmp_7_reg_706[0]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [0]),
        .O(\tmp_6_reg_701_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[10]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[10]),
        .I1(tmp_7_reg_706[10]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [10]),
        .O(\tmp_7_reg_706_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[11]),
        .I1(tmp_7_reg_706[11]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [11]),
        .O(\tmp_7_reg_706_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[12]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[12]),
        .I1(tmp_7_reg_706[12]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [12]),
        .O(\tmp_7_reg_706_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_4 
       (.I0(tmp_6_reg_701[12]),
        .O(\B_V_data_1_payload_A[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_5 
       (.I0(tmp_6_reg_701[11]),
        .O(\B_V_data_1_payload_A[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_6 
       (.I0(tmp_6_reg_701[10]),
        .O(\B_V_data_1_payload_A[12]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_7 
       (.I0(tmp_6_reg_701[9]),
        .O(\B_V_data_1_payload_A[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[13]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[13]),
        .I1(tmp_7_reg_706[13]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [13]),
        .O(\tmp_7_reg_706_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[14]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[14]),
        .I1(tmp_7_reg_706[14]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [14]),
        .O(\tmp_7_reg_706_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[15]),
        .I1(tmp_7_reg_706[15]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [15]),
        .O(\tmp_7_reg_706_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[16]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[16]),
        .I1(tmp_7_reg_706[16]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [16]),
        .O(\tmp_7_reg_706_reg[16]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_4 
       (.I0(tmp_6_reg_701[16]),
        .O(\B_V_data_1_payload_A[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_5 
       (.I0(tmp_6_reg_701[15]),
        .O(\B_V_data_1_payload_A[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_6 
       (.I0(tmp_6_reg_701[14]),
        .O(\B_V_data_1_payload_A[16]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_7 
       (.I0(tmp_6_reg_701[13]),
        .O(\B_V_data_1_payload_A[16]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[17]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[17]),
        .I1(tmp_7_reg_706[17]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [17]),
        .O(\tmp_7_reg_706_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[18]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[18]),
        .I1(tmp_7_reg_706[18]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [18]),
        .O(\tmp_7_reg_706_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[19]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[19]),
        .I1(tmp_7_reg_706[19]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [19]),
        .O(\tmp_7_reg_706_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[1]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[1]),
        .I1(tmp_7_reg_706[1]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [1]),
        .O(\tmp_7_reg_706_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[20]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[20]),
        .I1(tmp_7_reg_706[20]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [20]),
        .O(\tmp_7_reg_706_reg[20]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_4 
       (.I0(tmp_6_reg_701[20]),
        .O(\B_V_data_1_payload_A[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_5 
       (.I0(tmp_6_reg_701[19]),
        .O(\B_V_data_1_payload_A[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_6 
       (.I0(tmp_6_reg_701[18]),
        .O(\B_V_data_1_payload_A[20]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_7 
       (.I0(tmp_6_reg_701[17]),
        .O(\B_V_data_1_payload_A[20]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[21]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[21]),
        .I1(tmp_7_reg_706[21]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [21]),
        .O(\tmp_7_reg_706_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[22]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[22]),
        .I1(tmp_7_reg_706[22]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [22]),
        .O(\tmp_7_reg_706_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[23]),
        .I1(tmp_7_reg_706[23]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [23]),
        .O(\tmp_7_reg_706_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[24]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[24]),
        .I1(tmp_7_reg_706[24]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [24]),
        .O(\tmp_7_reg_706_reg[24]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_4 
       (.I0(tmp_6_reg_701[24]),
        .O(\B_V_data_1_payload_A[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_5 
       (.I0(tmp_6_reg_701[23]),
        .O(\B_V_data_1_payload_A[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_6 
       (.I0(tmp_6_reg_701[22]),
        .O(\B_V_data_1_payload_A[24]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_7 
       (.I0(tmp_6_reg_701[21]),
        .O(\B_V_data_1_payload_A[24]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[25]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[25]),
        .I1(tmp_7_reg_706[25]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [25]),
        .O(\tmp_7_reg_706_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[26]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[26]),
        .I1(tmp_7_reg_706[26]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [26]),
        .O(\tmp_7_reg_706_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[27]),
        .I1(tmp_7_reg_706[27]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [27]),
        .O(\tmp_7_reg_706_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[28]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[28]),
        .I1(tmp_7_reg_706[28]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [28]),
        .O(\tmp_7_reg_706_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(in_r_TDATA_int_regslice[0]),
        .I1(\B_V_data_1_payload_A_reg[31]_0 ),
        .I2(sub_ln189_1_fu_551_p2[29]),
        .I3(tmp_1_reg_696),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[31] [29]),
        .O(\tmp_1_reg_696_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[2]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[2]),
        .I1(tmp_7_reg_706[2]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [2]),
        .O(\tmp_7_reg_706_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(in_r_TDATA_int_regslice[1]),
        .I1(\B_V_data_1_payload_A_reg[31]_0 ),
        .I2(tmp_1_reg_696),
        .I3(\B_V_data_1_payload_A_reg[31]_i_2_n_5 ),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[31] [30]),
        .O(\tmp_1_reg_696_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(in_r_TDATA_int_regslice[2]),
        .I1(\B_V_data_1_payload_A_reg[31]_0 ),
        .I2(tmp_1_reg_696),
        .I3(\B_V_data_1_payload_A_reg[31]_i_2_n_5 ),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[31] [31]),
        .O(\tmp_1_reg_696_reg[0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_4 
       (.I0(tmp_6_reg_701[29]),
        .O(\B_V_data_1_payload_A[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_5 
       (.I0(tmp_6_reg_701[28]),
        .O(\B_V_data_1_payload_A[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_6 
       (.I0(tmp_6_reg_701[27]),
        .O(\B_V_data_1_payload_A[31]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_7 
       (.I0(tmp_6_reg_701[26]),
        .O(\B_V_data_1_payload_A[31]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_8 
       (.I0(tmp_6_reg_701[25]),
        .O(\B_V_data_1_payload_A[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[3]),
        .I1(tmp_7_reg_706[3]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [3]),
        .O(\tmp_7_reg_706_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[4]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[4]),
        .I1(tmp_7_reg_706[4]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [4]),
        .O(\tmp_7_reg_706_reg[4]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_4 
       (.I0(tmp_6_reg_701[0]),
        .O(\B_V_data_1_payload_A[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_5 
       (.I0(tmp_6_reg_701[4]),
        .O(\B_V_data_1_payload_A[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_6 
       (.I0(tmp_6_reg_701[3]),
        .O(\B_V_data_1_payload_A[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_7 
       (.I0(tmp_6_reg_701[2]),
        .O(\B_V_data_1_payload_A[4]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_8 
       (.I0(tmp_6_reg_701[1]),
        .O(\B_V_data_1_payload_A[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[5]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[5]),
        .I1(tmp_7_reg_706[5]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [5]),
        .O(\tmp_7_reg_706_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_payload_A[63]_i_4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[45] [9]),
        .I2(ack_in),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[6]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[6]),
        .I1(tmp_7_reg_706[6]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [6]),
        .O(\tmp_7_reg_706_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[7]),
        .I1(tmp_7_reg_706[7]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [7]),
        .O(\tmp_7_reg_706_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[8]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[8]),
        .I1(tmp_7_reg_706[8]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [8]),
        .O(\tmp_7_reg_706_reg[8]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_4 
       (.I0(tmp_6_reg_701[8]),
        .O(\B_V_data_1_payload_A[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_5 
       (.I0(tmp_6_reg_701[7]),
        .O(\B_V_data_1_payload_A[8]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_6 
       (.I0(tmp_6_reg_701[6]),
        .O(\B_V_data_1_payload_A[8]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_7 
       (.I0(tmp_6_reg_701[5]),
        .O(\B_V_data_1_payload_A[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[9]_i_2 
       (.I0(sub_ln189_1_fu_551_p2[9]),
        .I1(tmp_7_reg_706[9]),
        .I2(tmp_1_reg_696),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [9]),
        .O(\tmp_7_reg_706_reg[9]_0 ));
  CARRY4 \B_V_data_1_payload_A_reg[12]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[8]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[12]_i_3_n_3 ,\B_V_data_1_payload_A_reg[12]_i_3_n_4 ,\B_V_data_1_payload_A_reg[12]_i_3_n_5 ,\B_V_data_1_payload_A_reg[12]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[12:9]),
        .S({\B_V_data_1_payload_A[12]_i_4_n_3 ,\B_V_data_1_payload_A[12]_i_5_n_3 ,\B_V_data_1_payload_A[12]_i_6_n_3 ,\B_V_data_1_payload_A[12]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[16]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[12]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[16]_i_3_n_3 ,\B_V_data_1_payload_A_reg[16]_i_3_n_4 ,\B_V_data_1_payload_A_reg[16]_i_3_n_5 ,\B_V_data_1_payload_A_reg[16]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[16:13]),
        .S({\B_V_data_1_payload_A[16]_i_4_n_3 ,\B_V_data_1_payload_A[16]_i_5_n_3 ,\B_V_data_1_payload_A[16]_i_6_n_3 ,\B_V_data_1_payload_A[16]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[20]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[16]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[20]_i_3_n_3 ,\B_V_data_1_payload_A_reg[20]_i_3_n_4 ,\B_V_data_1_payload_A_reg[20]_i_3_n_5 ,\B_V_data_1_payload_A_reg[20]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[20:17]),
        .S({\B_V_data_1_payload_A[20]_i_4_n_3 ,\B_V_data_1_payload_A[20]_i_5_n_3 ,\B_V_data_1_payload_A[20]_i_6_n_3 ,\B_V_data_1_payload_A[20]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[24]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[20]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[24]_i_3_n_3 ,\B_V_data_1_payload_A_reg[24]_i_3_n_4 ,\B_V_data_1_payload_A_reg[24]_i_3_n_5 ,\B_V_data_1_payload_A_reg[24]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[24:21]),
        .S({\B_V_data_1_payload_A[24]_i_4_n_3 ,\B_V_data_1_payload_A[24]_i_5_n_3 ,\B_V_data_1_payload_A[24]_i_6_n_3 ,\B_V_data_1_payload_A[24]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[31]_i_3_n_3 ),
        .CO({\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [3:2],\B_V_data_1_payload_A_reg[31]_i_2_n_5 ,\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED [3:1],sub_ln189_1_fu_551_p2[29]}),
        .S({1'b0,1'b0,1'b1,\B_V_data_1_payload_A[31]_i_4_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[24]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[31]_i_3_n_3 ,\B_V_data_1_payload_A_reg[31]_i_3_n_4 ,\B_V_data_1_payload_A_reg[31]_i_3_n_5 ,\B_V_data_1_payload_A_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[28:25]),
        .S({\B_V_data_1_payload_A[31]_i_5_n_3 ,\B_V_data_1_payload_A[31]_i_6_n_3 ,\B_V_data_1_payload_A[31]_i_7_n_3 ,\B_V_data_1_payload_A[31]_i_8_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[4]_i_3_n_3 ,\B_V_data_1_payload_A_reg[4]_i_3_n_4 ,\B_V_data_1_payload_A_reg[4]_i_3_n_5 ,\B_V_data_1_payload_A_reg[4]_i_3_n_6 }),
        .CYINIT(\B_V_data_1_payload_A[4]_i_4_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[4:1]),
        .S({\B_V_data_1_payload_A[4]_i_5_n_3 ,\B_V_data_1_payload_A[4]_i_6_n_3 ,\B_V_data_1_payload_A[4]_i_7_n_3 ,\B_V_data_1_payload_A[4]_i_8_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[8]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[4]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[8]_i_3_n_3 ,\B_V_data_1_payload_A_reg[8]_i_3_n_4 ,\B_V_data_1_payload_A_reg[8]_i_3_n_5 ,\B_V_data_1_payload_A_reg[8]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_551_p2[8:5]),
        .S({\B_V_data_1_payload_A[8]_i_4_n_3 ,\B_V_data_1_payload_A[8]_i_5_n_3 ,\B_V_data_1_payload_A[8]_i_6_n_3 ,\B_V_data_1_payload_A[8]_i_7_n_3 }));
  LUT5 #(
    .INIT(32'hCC000888)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .I1(ap_rst_n),
        .I2(icmp_ln185_fu_361_p217_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(icmp_ln185_fu_361_p217_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ack_in),
        .I2(\ap_CS_fsm_reg[45] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80008888)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(icmp_ln185_fu_361_p217_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[45] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_649[0]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [0]),
        .I1(CO),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_649[1]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [1]),
        .I1(CO),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_649[2]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [2]),
        .I1(CO),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_649[3]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [3]),
        .I1(CO),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_649[4]_i_2 
       (.I0(\outch_fu_114_reg[4]_0 [4]),
        .I1(CO),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[4]));
  FDRE \buf_1_addr_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[0]),
        .Q(\buf_1_addr_reg_649_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[1]),
        .Q(\buf_1_addr_reg_649_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[2]),
        .Q(\buf_1_addr_reg_649_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[3]),
        .Q(\buf_1_addr_reg_649_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[4]),
        .Q(\buf_1_addr_reg_649_reg[4]_0 [4]),
        .R(1'b0));
  bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[45] ({\ap_CS_fsm_reg[45] [9],\ap_CS_fsm_reg[45] [7:6]}),
        .\ap_CS_fsm_reg[46] (\ap_CS_fsm_reg[46] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .\num_img_fu_194_reg[0] (\num_img_fu_194_reg[0] ),
        .\outch_fu_114_reg[5] (ap_enable_reg_pp0_iter3));
  LUT5 #(
    .INIT(32'hFFBFFF00)) 
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln185_fu_361_p217_in),
        .I3(\ap_CS_fsm_reg[46] ),
        .I4(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten13_fu_122[0]_i_2 
       (.I0(indvar_flatten13_fu_122_reg[0]),
        .O(\indvar_flatten13_fu_122[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten13_fu_122_reg[0]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[0]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[0]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten13_fu_122_reg[0]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[0]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[0]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[0]_i_1_n_10 }),
        .S({indvar_flatten13_fu_122_reg[3:1],\indvar_flatten13_fu_122[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[12]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[12]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[12]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[12]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[12]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[12]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[12]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[12]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[16] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[16]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[16]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[16]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[16]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[16]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[16]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[16]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[16]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[17] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[18] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[19] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[20] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[20]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[20]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[20]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[20]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[20]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[20]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[20]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[20]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[21] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[22] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[23] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[24] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[24]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[24]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[24]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[24]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[24]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[24]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[24]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[24]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[25] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[26] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[27] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[28] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[28]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[28]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[28]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[28]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[28]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[28]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[28]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[28]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[29] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[30] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[31] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[32] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[32]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[28]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[32]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[32]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[32]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[32]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[32]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[32]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[32]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[35:32]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[33] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[32]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[33]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[34] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[32]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[34]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[35] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[35]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[36] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[36]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[36]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[36]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[32]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[36]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[36]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[36]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[36]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[36]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[36]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[36]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[39:36]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[37] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[36]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[37]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[38] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[36]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[38]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[39] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[39]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[40] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[40]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[40]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[40]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[36]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[40]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[40]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[40]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[40]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[40]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[40]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[40]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[43:40]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[41] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[40]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[41]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[42] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[40]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[42]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[43] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[43]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[44] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[44]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[44]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[44]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[40]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[44]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[44]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[44]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[44]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[44]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[44]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[44]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[47:44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[45] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[44]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[45]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[46] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[44]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[46]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[47] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[47]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[48] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[48]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[48]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[48]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[44]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[48]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[48]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[48]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[48]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[48]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[48]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[48]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[51:48]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[49] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[48]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[49]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[4]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[4]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[4]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[4]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[4]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[4]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[4]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[4]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[50] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[48]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[50]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[51] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[51]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[52] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[52]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[52]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[52]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[48]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[52]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[52]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[52]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[52]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[52]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[52]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[52]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[55:52]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[53] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[52]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[53]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[54] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[52]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[54]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[55] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[55]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[56] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[56]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[56]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[56]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[52]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[56]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[56]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[56]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[56]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[56]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[56]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[56]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[59:56]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[57] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[56]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[57]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[58] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[56]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[58]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[59] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[59]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[60] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[60]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[60]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[60]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[56]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten13_fu_122_reg[60]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten13_fu_122_reg[60]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten13_fu_122_reg[60]_i_1_O_UNCONNECTED [3],\indvar_flatten13_fu_122_reg[60]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[60]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[60]_i_1_n_10 }),
        .S({1'b0,indvar_flatten13_fu_122_reg[62:60]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[61] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[60]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[61]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[62] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[60]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[62]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_122_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_122_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_122_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_122_reg[8]_i_1 
       (.CI(\indvar_flatten13_fu_122_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_122_reg[8]_i_1_n_3 ,\indvar_flatten13_fu_122_reg[8]_i_1_n_4 ,\indvar_flatten13_fu_122_reg[8]_i_1_n_5 ,\indvar_flatten13_fu_122_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_122_reg[8]_i_1_n_7 ,\indvar_flatten13_fu_122_reg[8]_i_1_n_8 ,\indvar_flatten13_fu_122_reg[8]_i_1_n_9 ,\indvar_flatten13_fu_122_reg[8]_i_1_n_10 }),
        .S(indvar_flatten13_fu_122_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\indvar_flatten13_fu_122_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_122_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outch_fu_114[0]_i_1 
       (.I0(CO),
        .I1(\outch_fu_114_reg[4]_0 [0]),
        .O(add_ln186_fu_454_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \outch_fu_114[1]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [0]),
        .I1(CO),
        .I2(\outch_fu_114_reg[4]_0 [1]),
        .O(add_ln186_fu_454_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \outch_fu_114[2]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [0]),
        .I1(\outch_fu_114_reg[4]_0 [1]),
        .I2(CO),
        .I3(\outch_fu_114_reg[4]_0 [2]),
        .O(add_ln186_fu_454_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \outch_fu_114[3]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [1]),
        .I1(\outch_fu_114_reg[4]_0 [0]),
        .I2(\outch_fu_114_reg[4]_0 [2]),
        .I3(CO),
        .I4(\outch_fu_114_reg[4]_0 [3]),
        .O(add_ln186_fu_454_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \outch_fu_114[4]_i_1 
       (.I0(\outch_fu_114_reg[4]_0 [2]),
        .I1(\outch_fu_114_reg[4]_0 [0]),
        .I2(\outch_fu_114_reg[4]_0 [1]),
        .I3(\outch_fu_114_reg[4]_0 [3]),
        .I4(CO),
        .I5(\outch_fu_114_reg[4]_0 [4]),
        .O(add_ln186_fu_454_p2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \outch_fu_114[5]_i_10 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [30]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [31]),
        .O(\outch_fu_114[5]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_11 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [29]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [28]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [27]),
        .O(\outch_fu_114[5]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_12 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [26]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [25]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [24]),
        .O(\outch_fu_114[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_14 
       (.I0(indvar_flatten13_fu_122_reg[57]),
        .I1(Q[57]),
        .I2(Q[59]),
        .I3(indvar_flatten13_fu_122_reg[59]),
        .I4(Q[58]),
        .I5(indvar_flatten13_fu_122_reg[58]),
        .O(\outch_fu_114[5]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_15 
       (.I0(indvar_flatten13_fu_122_reg[54]),
        .I1(Q[54]),
        .I2(Q[56]),
        .I3(indvar_flatten13_fu_122_reg[56]),
        .I4(Q[55]),
        .I5(indvar_flatten13_fu_122_reg[55]),
        .O(\outch_fu_114[5]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_16 
       (.I0(indvar_flatten13_fu_122_reg[51]),
        .I1(Q[51]),
        .I2(Q[53]),
        .I3(indvar_flatten13_fu_122_reg[53]),
        .I4(Q[52]),
        .I5(indvar_flatten13_fu_122_reg[52]),
        .O(\outch_fu_114[5]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_17 
       (.I0(indvar_flatten13_fu_122_reg[48]),
        .I1(Q[48]),
        .I2(Q[50]),
        .I3(indvar_flatten13_fu_122_reg[50]),
        .I4(Q[49]),
        .I5(indvar_flatten13_fu_122_reg[49]),
        .O(\outch_fu_114[5]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_19 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [23]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [22]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [21]),
        .O(\outch_fu_114[5]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \outch_fu_114[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm_reg[45] [9]),
        .I3(ack_in),
        .I4(icmp_ln185_fu_361_p217_in),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_20 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [20]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [19]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [18]),
        .O(\outch_fu_114[5]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_21 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [17]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [16]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [15]),
        .O(\outch_fu_114[5]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_22 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [14]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [13]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [12]),
        .O(\outch_fu_114[5]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_24 
       (.I0(indvar_flatten13_fu_122_reg[45]),
        .I1(Q[45]),
        .I2(Q[47]),
        .I3(indvar_flatten13_fu_122_reg[47]),
        .I4(Q[46]),
        .I5(indvar_flatten13_fu_122_reg[46]),
        .O(\outch_fu_114[5]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_25 
       (.I0(indvar_flatten13_fu_122_reg[42]),
        .I1(Q[42]),
        .I2(Q[44]),
        .I3(indvar_flatten13_fu_122_reg[44]),
        .I4(Q[43]),
        .I5(indvar_flatten13_fu_122_reg[43]),
        .O(\outch_fu_114[5]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_26 
       (.I0(indvar_flatten13_fu_122_reg[39]),
        .I1(Q[39]),
        .I2(Q[41]),
        .I3(indvar_flatten13_fu_122_reg[41]),
        .I4(Q[40]),
        .I5(indvar_flatten13_fu_122_reg[40]),
        .O(\outch_fu_114[5]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_27 
       (.I0(indvar_flatten13_fu_122_reg[36]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(indvar_flatten13_fu_122_reg[38]),
        .I4(Q[37]),
        .I5(indvar_flatten13_fu_122_reg[37]),
        .O(\outch_fu_114[5]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_28 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [11]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [10]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [9]),
        .O(\outch_fu_114[5]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_114[5]_i_29 
       (.I0(\outch_fu_114_reg[5]_i_6_0 [8]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [7]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [6]),
        .O(\outch_fu_114[5]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \outch_fu_114[5]_i_3 
       (.I0(\outch_fu_114[5]_i_5_n_3 ),
        .I1(\outch_fu_114_reg[4]_0 [4]),
        .I2(CO),
        .I3(outch_fu_114),
        .O(add_ln186_fu_454_p2[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_30 
       (.I0(\outch_fu_114_reg[4]_0 [3]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [3]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [5]),
        .I3(outch_fu_114),
        .I4(\outch_fu_114_reg[5]_i_6_0 [4]),
        .I5(\outch_fu_114_reg[4]_0 [4]),
        .O(\outch_fu_114[5]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_31 
       (.I0(\outch_fu_114_reg[4]_0 [0]),
        .I1(\outch_fu_114_reg[5]_i_6_0 [0]),
        .I2(\outch_fu_114_reg[5]_i_6_0 [2]),
        .I3(\outch_fu_114_reg[4]_0 [2]),
        .I4(\outch_fu_114_reg[5]_i_6_0 [1]),
        .I5(\outch_fu_114_reg[4]_0 [1]),
        .O(\outch_fu_114[5]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_33 
       (.I0(indvar_flatten13_fu_122_reg[33]),
        .I1(Q[33]),
        .I2(Q[35]),
        .I3(indvar_flatten13_fu_122_reg[35]),
        .I4(Q[34]),
        .I5(indvar_flatten13_fu_122_reg[34]),
        .O(\outch_fu_114[5]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_34 
       (.I0(indvar_flatten13_fu_122_reg[30]),
        .I1(Q[30]),
        .I2(Q[32]),
        .I3(indvar_flatten13_fu_122_reg[32]),
        .I4(Q[31]),
        .I5(indvar_flatten13_fu_122_reg[31]),
        .O(\outch_fu_114[5]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_35 
       (.I0(indvar_flatten13_fu_122_reg[27]),
        .I1(Q[27]),
        .I2(Q[29]),
        .I3(indvar_flatten13_fu_122_reg[29]),
        .I4(Q[28]),
        .I5(indvar_flatten13_fu_122_reg[28]),
        .O(\outch_fu_114[5]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_36 
       (.I0(indvar_flatten13_fu_122_reg[24]),
        .I1(Q[24]),
        .I2(Q[26]),
        .I3(indvar_flatten13_fu_122_reg[26]),
        .I4(Q[25]),
        .I5(indvar_flatten13_fu_122_reg[25]),
        .O(\outch_fu_114[5]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_38 
       (.I0(indvar_flatten13_fu_122_reg[21]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(indvar_flatten13_fu_122_reg[23]),
        .I4(Q[22]),
        .I5(indvar_flatten13_fu_122_reg[22]),
        .O(\outch_fu_114[5]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_39 
       (.I0(indvar_flatten13_fu_122_reg[18]),
        .I1(Q[18]),
        .I2(Q[20]),
        .I3(indvar_flatten13_fu_122_reg[20]),
        .I4(Q[19]),
        .I5(indvar_flatten13_fu_122_reg[19]),
        .O(\outch_fu_114[5]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_40 
       (.I0(indvar_flatten13_fu_122_reg[15]),
        .I1(Q[15]),
        .I2(Q[17]),
        .I3(indvar_flatten13_fu_122_reg[17]),
        .I4(Q[16]),
        .I5(indvar_flatten13_fu_122_reg[16]),
        .O(\outch_fu_114[5]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_41 
       (.I0(indvar_flatten13_fu_122_reg[12]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(indvar_flatten13_fu_122_reg[14]),
        .I4(Q[13]),
        .I5(indvar_flatten13_fu_122_reg[13]),
        .O(\outch_fu_114[5]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_42 
       (.I0(indvar_flatten13_fu_122_reg[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(indvar_flatten13_fu_122_reg[11]),
        .I4(Q[10]),
        .I5(indvar_flatten13_fu_122_reg[10]),
        .O(\outch_fu_114[5]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_43 
       (.I0(indvar_flatten13_fu_122_reg[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(indvar_flatten13_fu_122_reg[8]),
        .I4(Q[7]),
        .I5(indvar_flatten13_fu_122_reg[7]),
        .O(\outch_fu_114[5]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_44 
       (.I0(indvar_flatten13_fu_122_reg[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(indvar_flatten13_fu_122_reg[5]),
        .I4(Q[4]),
        .I5(indvar_flatten13_fu_122_reg[4]),
        .O(\outch_fu_114[5]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_45 
       (.I0(indvar_flatten13_fu_122_reg[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(indvar_flatten13_fu_122_reg[2]),
        .I4(Q[1]),
        .I5(indvar_flatten13_fu_122_reg[1]),
        .O(\outch_fu_114[5]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \outch_fu_114[5]_i_5 
       (.I0(\outch_fu_114_reg[4]_0 [3]),
        .I1(\outch_fu_114_reg[4]_0 [1]),
        .I2(CO),
        .I3(\outch_fu_114_reg[4]_0 [0]),
        .I4(\outch_fu_114_reg[4]_0 [2]),
        .O(\outch_fu_114[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_114[5]_i_8 
       (.I0(indvar_flatten13_fu_122_reg[60]),
        .I1(Q[60]),
        .I2(Q[62]),
        .I3(indvar_flatten13_fu_122_reg[62]),
        .I4(Q[61]),
        .I5(indvar_flatten13_fu_122_reg[61]),
        .O(\outch_fu_114[5]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(add_ln186_fu_454_p2[0]),
        .Q(\outch_fu_114_reg[4]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(add_ln186_fu_454_p2[1]),
        .Q(\outch_fu_114_reg[4]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(add_ln186_fu_454_p2[2]),
        .Q(\outch_fu_114_reg[4]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(add_ln186_fu_454_p2[3]),
        .Q(\outch_fu_114_reg[4]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(add_ln186_fu_454_p2[4]),
        .Q(\outch_fu_114_reg[4]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(add_ln186_fu_454_p2[5]),
        .Q(outch_fu_114),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \outch_fu_114_reg[5]_i_13 
       (.CI(\outch_fu_114_reg[5]_i_23_n_3 ),
        .CO({\outch_fu_114_reg[5]_i_13_n_3 ,\outch_fu_114_reg[5]_i_13_n_4 ,\outch_fu_114_reg[5]_i_13_n_5 ,\outch_fu_114_reg[5]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_13_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_24_n_3 ,\outch_fu_114[5]_i_25_n_3 ,\outch_fu_114[5]_i_26_n_3 ,\outch_fu_114[5]_i_27_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_18 
       (.CI(1'b0),
        .CO({\outch_fu_114_reg[5]_i_18_n_3 ,\outch_fu_114_reg[5]_i_18_n_4 ,\outch_fu_114_reg[5]_i_18_n_5 ,\outch_fu_114_reg[5]_i_18_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_18_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_28_n_3 ,\outch_fu_114[5]_i_29_n_3 ,\outch_fu_114[5]_i_30_n_3 ,\outch_fu_114[5]_i_31_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_23 
       (.CI(\outch_fu_114_reg[5]_i_32_n_3 ),
        .CO({\outch_fu_114_reg[5]_i_23_n_3 ,\outch_fu_114_reg[5]_i_23_n_4 ,\outch_fu_114_reg[5]_i_23_n_5 ,\outch_fu_114_reg[5]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_33_n_3 ,\outch_fu_114[5]_i_34_n_3 ,\outch_fu_114[5]_i_35_n_3 ,\outch_fu_114[5]_i_36_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_32 
       (.CI(\outch_fu_114_reg[5]_i_37_n_3 ),
        .CO({\outch_fu_114_reg[5]_i_32_n_3 ,\outch_fu_114_reg[5]_i_32_n_4 ,\outch_fu_114_reg[5]_i_32_n_5 ,\outch_fu_114_reg[5]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_32_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_38_n_3 ,\outch_fu_114[5]_i_39_n_3 ,\outch_fu_114[5]_i_40_n_3 ,\outch_fu_114[5]_i_41_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_37 
       (.CI(1'b0),
        .CO({\outch_fu_114_reg[5]_i_37_n_3 ,\outch_fu_114_reg[5]_i_37_n_4 ,\outch_fu_114_reg[5]_i_37_n_5 ,\outch_fu_114_reg[5]_i_37_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_37_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_42_n_3 ,\outch_fu_114[5]_i_43_n_3 ,\outch_fu_114[5]_i_44_n_3 ,\outch_fu_114[5]_i_45_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_4 
       (.CI(\outch_fu_114_reg[5]_i_7_n_3 ),
        .CO({\NLW_outch_fu_114_reg[5]_i_4_CO_UNCONNECTED [3:1],icmp_ln185_fu_361_p217_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\outch_fu_114[5]_i_8_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_6 
       (.CI(\outch_fu_114_reg[5]_i_9_n_3 ),
        .CO({\NLW_outch_fu_114_reg[5]_i_6_CO_UNCONNECTED [3],CO,\outch_fu_114_reg[5]_i_6_n_5 ,\outch_fu_114_reg[5]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\outch_fu_114[5]_i_10_n_3 ,\outch_fu_114[5]_i_11_n_3 ,\outch_fu_114[5]_i_12_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_7 
       (.CI(\outch_fu_114_reg[5]_i_13_n_3 ),
        .CO({\outch_fu_114_reg[5]_i_7_n_3 ,\outch_fu_114_reg[5]_i_7_n_4 ,\outch_fu_114_reg[5]_i_7_n_5 ,\outch_fu_114_reg[5]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_14_n_3 ,\outch_fu_114[5]_i_15_n_3 ,\outch_fu_114[5]_i_16_n_3 ,\outch_fu_114[5]_i_17_n_3 }));
  CARRY4 \outch_fu_114_reg[5]_i_9 
       (.CI(\outch_fu_114_reg[5]_i_18_n_3 ),
        .CO({\outch_fu_114_reg[5]_i_9_n_3 ,\outch_fu_114_reg[5]_i_9_n_4 ,\outch_fu_114_reg[5]_i_9_n_5 ,\outch_fu_114_reg[5]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_114_reg[5]_i_9_O_UNCONNECTED [3:0]),
        .S({\outch_fu_114[5]_i_19_n_3 ,\outch_fu_114[5]_i_20_n_3 ,\outch_fu_114[5]_i_21_n_3 ,\outch_fu_114[5]_i_22_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_fu_118[0]_i_2 
       (.I0(CO),
        .I1(outpix_fu_118_reg[0]),
        .O(\outpix_fu_118[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[0]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\outpix_fu_118_reg[0]_i_1_n_3 ,\outpix_fu_118_reg[0]_i_1_n_4 ,\outpix_fu_118_reg[0]_i_1_n_5 ,\outpix_fu_118_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,CO}),
        .O({\outpix_fu_118_reg[0]_i_1_n_7 ,\outpix_fu_118_reg[0]_i_1_n_8 ,\outpix_fu_118_reg[0]_i_1_n_9 ,\outpix_fu_118_reg[0]_i_1_n_10 }),
        .S({outpix_fu_118_reg[3:1],\outpix_fu_118[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[8]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[8]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[12]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[12]_i_1 
       (.CI(\outpix_fu_118_reg[8]_i_1_n_3 ),
        .CO({\outpix_fu_118_reg[12]_i_1_n_3 ,\outpix_fu_118_reg[12]_i_1_n_4 ,\outpix_fu_118_reg[12]_i_1_n_5 ,\outpix_fu_118_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_118_reg[12]_i_1_n_7 ,\outpix_fu_118_reg[12]_i_1_n_8 ,\outpix_fu_118_reg[12]_i_1_n_9 ,\outpix_fu_118_reg[12]_i_1_n_10 }),
        .S(outpix_fu_118_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[12]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[12]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[12]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[16]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[16]_i_1 
       (.CI(\outpix_fu_118_reg[12]_i_1_n_3 ),
        .CO({\outpix_fu_118_reg[16]_i_1_n_3 ,\outpix_fu_118_reg[16]_i_1_n_4 ,\outpix_fu_118_reg[16]_i_1_n_5 ,\outpix_fu_118_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_118_reg[16]_i_1_n_7 ,\outpix_fu_118_reg[16]_i_1_n_8 ,\outpix_fu_118_reg[16]_i_1_n_9 ,\outpix_fu_118_reg[16]_i_1_n_10 }),
        .S(outpix_fu_118_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[16]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[16]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[16]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[0]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[20]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[20]_i_1 
       (.CI(\outpix_fu_118_reg[16]_i_1_n_3 ),
        .CO({\outpix_fu_118_reg[20]_i_1_n_3 ,\outpix_fu_118_reg[20]_i_1_n_4 ,\outpix_fu_118_reg[20]_i_1_n_5 ,\outpix_fu_118_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_118_reg[20]_i_1_n_7 ,\outpix_fu_118_reg[20]_i_1_n_8 ,\outpix_fu_118_reg[20]_i_1_n_9 ,\outpix_fu_118_reg[20]_i_1_n_10 }),
        .S(outpix_fu_118_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[20]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[20]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[20]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[24] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[24]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[24]_i_1 
       (.CI(\outpix_fu_118_reg[20]_i_1_n_3 ),
        .CO({\outpix_fu_118_reg[24]_i_1_n_3 ,\outpix_fu_118_reg[24]_i_1_n_4 ,\outpix_fu_118_reg[24]_i_1_n_5 ,\outpix_fu_118_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_118_reg[24]_i_1_n_7 ,\outpix_fu_118_reg[24]_i_1_n_8 ,\outpix_fu_118_reg[24]_i_1_n_9 ,\outpix_fu_118_reg[24]_i_1_n_10 }),
        .S(outpix_fu_118_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[25] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[24]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[26] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[24]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[27] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[24]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[28] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[28]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[28]_i_1 
       (.CI(\outpix_fu_118_reg[24]_i_1_n_3 ),
        .CO({\NLW_outpix_fu_118_reg[28]_i_1_CO_UNCONNECTED [3:2],\outpix_fu_118_reg[28]_i_1_n_5 ,\outpix_fu_118_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outpix_fu_118_reg[28]_i_1_O_UNCONNECTED [3],\outpix_fu_118_reg[28]_i_1_n_8 ,\outpix_fu_118_reg[28]_i_1_n_9 ,\outpix_fu_118_reg[28]_i_1_n_10 }),
        .S({1'b0,outpix_fu_118_reg[30:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[29] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[28]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[0]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[30] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[28]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[0]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[4]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[4]_i_1 
       (.CI(\outpix_fu_118_reg[0]_i_1_n_3 ),
        .CO({\outpix_fu_118_reg[4]_i_1_n_3 ,\outpix_fu_118_reg[4]_i_1_n_4 ,\outpix_fu_118_reg[4]_i_1_n_5 ,\outpix_fu_118_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_118_reg[4]_i_1_n_7 ,\outpix_fu_118_reg[4]_i_1_n_8 ,\outpix_fu_118_reg[4]_i_1_n_9 ,\outpix_fu_118_reg[4]_i_1_n_10 }),
        .S(outpix_fu_118_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[4]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[4]_i_1_n_8 ),
        .Q(outpix_fu_118_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[4]_i_1_n_7 ),
        .Q(outpix_fu_118_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[8]_i_1_n_10 ),
        .Q(outpix_fu_118_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_118_reg[8]_i_1 
       (.CI(\outpix_fu_118_reg[4]_i_1_n_3 ),
        .CO({\outpix_fu_118_reg[8]_i_1_n_3 ,\outpix_fu_118_reg[8]_i_1_n_4 ,\outpix_fu_118_reg[8]_i_1_n_5 ,\outpix_fu_118_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_118_reg[8]_i_1_n_7 ,\outpix_fu_118_reg[8]_i_1_n_8 ,\outpix_fu_118_reg[8]_i_1_n_9 ,\outpix_fu_118_reg[8]_i_1_n_10 }),
        .S(outpix_fu_118_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .D(\outpix_fu_118_reg[8]_i_1_n_9 ),
        .Q(outpix_fu_118_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT6 #(
    .INIT(64'hBB888B8888888888)) 
    \q0[31]_i_1__0 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg),
        .I1(\ap_CS_fsm_reg[45] [8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[45] [9]),
        .I4(ack_in),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hEEFEEEEEAABAAAAA)) 
    \q1[31]_i_1 
       (.I0(\q1_reg[31] ),
        .I1(\ap_CS_fsm_reg[45] [8]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\ap_CS_fsm_reg[45] [9]),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
        .O(\ap_CS_fsm_reg[49] ));
  LUT5 #(
    .INIT(32'hBFFFBBFF)) 
    ram_reg_0_31_0_0_i_11
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[45] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ram_reg_0_31_0_0_i_11_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF0F1)) 
    ram_reg_0_31_0_0_i_14
       (.I0(ram_reg_0_31_0_0_i_39_n_3),
        .I1(\ap_CS_fsm_reg[45] [0]),
        .I2(\ap_CS_fsm_reg[45] [4]),
        .I3(ram_reg_0_31_0_0_i_3_0),
        .I4(\ap_CS_fsm_reg[45] [1]),
        .I5(ram_reg_0_31_0_0_i_3_1),
        .O(ram_reg_0_31_0_0_i_14_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFBA)) 
    ram_reg_0_31_0_0_i_19
       (.I0(\ap_CS_fsm_reg[45] [2]),
        .I1(ram_reg_0_31_0_0_i_4_0),
        .I2(ram_reg_0_31_0_0_i_44_n_3),
        .I3(\ap_CS_fsm_reg[45] [3]),
        .I4(ram_reg_0_31_0_0_i_4_1),
        .I5(ram_reg_0_31_0_0_i_4_2),
        .O(ram_reg_0_31_0_0_i_19_n_3));
  LUT4 #(
    .INIT(16'h7F77)) 
    ram_reg_0_31_0_0_i_2
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[31]_0 ),
        .I2(ram_reg_0_31_0_0_i_11_n_3),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    ram_reg_0_31_0_0_i_3
       (.I0(\q0_reg[31]_1 ),
        .I1(\q0_reg[31]_2 ),
        .I2(ram_reg_0_31_0_0_i_14_n_3),
        .I3(\q0_reg[31]_3 ),
        .I4(\q0_reg[31]_4 ),
        .I5(\ap_CS_fsm_reg[45] [5]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFFFFDD1D0000DD1D)) 
    ram_reg_0_31_0_0_i_39
       (.I0(ram_reg_0_31_0_0_i_19_0[0]),
        .I1(\ap_CS_fsm_reg[45] [9]),
        .I2(\outch_fu_114_reg[4]_0 [0]),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[45] [8]),
        .I5(ram_reg_0_31_0_0_i_14_0),
        .O(ram_reg_0_31_0_0_i_39_n_3));
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    ram_reg_0_31_0_0_i_4
       (.I0(\q0_reg[31]_5 ),
        .I1(\q0_reg[31]_6 ),
        .I2(ram_reg_0_31_0_0_i_19_n_3),
        .I3(\q0_reg[31]_7 ),
        .I4(\q0_reg[31]_8 ),
        .I5(\q0_reg[31]_9 ),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F2F2FFF0)) 
    ram_reg_0_31_0_0_i_44
       (.I0(\outch_fu_114_reg[4]_0 [1]),
        .I1(CO),
        .I2(ram_reg_0_31_0_0_i_19_1),
        .I3(ram_reg_0_31_0_0_i_19_0[1]),
        .I4(\ap_CS_fsm_reg[45] [9]),
        .I5(\ap_CS_fsm_reg[45] [8]),
        .O(ram_reg_0_31_0_0_i_44_n_3));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_21
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[0]),
        .I2(trunc_ln185_reg_638[2]),
        .I3(trunc_ln185_reg_638[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    ram_reg_0_31_0_5_i_22
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ack_in),
        .I2(\ap_CS_fsm_reg[45] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_2__1
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[2]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(trunc_ln185_reg_638[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_1 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_2__2
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[2]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(trunc_ln185_reg_638[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_2 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_2__3
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[1]),
        .I2(trunc_ln185_reg_638[2]),
        .I3(trunc_ln185_reg_638[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_4 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_2__4
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[2]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(trunc_ln185_reg_638[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_6 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_3
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[2]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(trunc_ln185_reg_638[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_3__0
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[0]),
        .I2(trunc_ln185_reg_638[2]),
        .I3(trunc_ln185_reg_638[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_3 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    ram_reg_0_31_0_5_i_3__1
       (.I0(\ap_CS_fsm_reg[45] [8]),
        .I1(trunc_ln185_reg_638[0]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(trunc_ln185_reg_638[2]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[45] [9]),
        .O(\ap_CS_fsm_reg[49]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_696[0]_i_2 
       (.I0(O14[31]),
        .I1(O13[31]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[31]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[31]),
        .O(\tmp_1_reg_696[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_696[0]_i_3 
       (.I0(O18[31]),
        .I1(O17[31]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[31]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[31]),
        .O(\tmp_1_reg_696[0]_i_3_n_3 ));
  FDRE \tmp_1_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in),
        .Q(tmp_1_reg_696),
        .R(1'b0));
  MUXF7 \tmp_1_reg_696_reg[0]_i_1 
       (.I0(\tmp_1_reg_696[0]_i_2_n_3 ),
        .I1(\tmp_1_reg_696[0]_i_3_n_3 ),
        .O(p_1_in),
        .S(trunc_ln185_reg_638[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[13]_i_2 
       (.I0(\tmp_7_reg_706_reg[13]_i_1_n_3 ),
        .O(\tmp_6_reg_701[13]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[13]_i_3 
       (.I0(\tmp_7_reg_706_reg[12]_i_1_n_3 ),
        .O(\tmp_6_reg_701[13]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[13]_i_4 
       (.I0(\tmp_7_reg_706_reg[11]_i_1_n_3 ),
        .O(\tmp_6_reg_701[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[13]_i_5 
       (.I0(\tmp_7_reg_706_reg[10]_i_1_n_3 ),
        .O(\tmp_6_reg_701[13]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[17]_i_2 
       (.I0(\tmp_7_reg_706_reg[17]_i_1_n_3 ),
        .O(\tmp_6_reg_701[17]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[17]_i_3 
       (.I0(\tmp_7_reg_706_reg[16]_i_1_n_3 ),
        .O(\tmp_6_reg_701[17]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[17]_i_4 
       (.I0(\tmp_7_reg_706_reg[15]_i_1_n_3 ),
        .O(\tmp_6_reg_701[17]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[17]_i_5 
       (.I0(\tmp_7_reg_706_reg[14]_i_1_n_3 ),
        .O(\tmp_6_reg_701[17]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[1]_i_2 
       (.I0(\tmp_7_reg_706_reg[1]_i_1_n_3 ),
        .O(\tmp_6_reg_701[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[1]_i_3 
       (.I0(\tmp_7_reg_706_reg[0]_i_1_n_3 ),
        .O(\tmp_6_reg_701[1]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_6_reg_701[1]_i_4 
       (.I0(\tmp_6_reg_701[1]_i_6_n_3 ),
        .I1(trunc_ln185_reg_638[2]),
        .I2(\tmp_6_reg_701[1]_i_7_n_3 ),
        .O(\tmp_6_reg_701[1]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_701[1]_i_5 
       (.I0(\tmp_6_reg_701[1]_i_8_n_3 ),
        .I1(trunc_ln185_reg_638[2]),
        .I2(\tmp_6_reg_701[1]_i_9_n_3 ),
        .O(\tmp_6_reg_701[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_701[1]_i_6 
       (.I0(O14[1]),
        .I1(O13[1]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[1]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[1]),
        .O(\tmp_6_reg_701[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_701[1]_i_7 
       (.I0(O18[1]),
        .I1(O17[1]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[1]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[1]),
        .O(\tmp_6_reg_701[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_701[1]_i_8 
       (.I0(O18[0]),
        .I1(O17[0]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[0]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[0]),
        .O(\tmp_6_reg_701[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_701[1]_i_9 
       (.I0(O14[0]),
        .I1(O13[0]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[0]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[0]),
        .O(\tmp_6_reg_701[1]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[21]_i_2 
       (.I0(\tmp_7_reg_706_reg[21]_i_1_n_3 ),
        .O(\tmp_6_reg_701[21]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[21]_i_3 
       (.I0(\tmp_7_reg_706_reg[20]_i_1_n_3 ),
        .O(\tmp_6_reg_701[21]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[21]_i_4 
       (.I0(\tmp_7_reg_706_reg[19]_i_1_n_3 ),
        .O(\tmp_6_reg_701[21]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[21]_i_5 
       (.I0(\tmp_7_reg_706_reg[18]_i_1_n_3 ),
        .O(\tmp_6_reg_701[21]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[25]_i_2 
       (.I0(\tmp_7_reg_706_reg[25]_i_1_n_3 ),
        .O(\tmp_6_reg_701[25]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[25]_i_3 
       (.I0(\tmp_7_reg_706_reg[24]_i_1_n_3 ),
        .O(\tmp_6_reg_701[25]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[25]_i_4 
       (.I0(\tmp_7_reg_706_reg[23]_i_1_n_3 ),
        .O(\tmp_6_reg_701[25]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[25]_i_5 
       (.I0(\tmp_7_reg_706_reg[22]_i_1_n_3 ),
        .O(\tmp_6_reg_701[25]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[29]_i_2 
       (.I0(p_1_in),
        .O(\tmp_6_reg_701[29]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[29]_i_3 
       (.I0(\tmp_7_reg_706_reg[28]_i_1_n_3 ),
        .O(\tmp_6_reg_701[29]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[29]_i_4 
       (.I0(\tmp_7_reg_706_reg[27]_i_1_n_3 ),
        .O(\tmp_6_reg_701[29]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[29]_i_5 
       (.I0(\tmp_7_reg_706_reg[26]_i_1_n_3 ),
        .O(\tmp_6_reg_701[29]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[5]_i_2 
       (.I0(\tmp_7_reg_706_reg[5]_i_1_n_3 ),
        .O(\tmp_6_reg_701[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[5]_i_3 
       (.I0(\tmp_7_reg_706_reg[4]_i_1_n_3 ),
        .O(\tmp_6_reg_701[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[5]_i_4 
       (.I0(\tmp_7_reg_706_reg[3]_i_1_n_3 ),
        .O(\tmp_6_reg_701[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[5]_i_5 
       (.I0(\tmp_7_reg_706_reg[2]_i_1_n_3 ),
        .O(\tmp_6_reg_701[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[9]_i_2 
       (.I0(\tmp_7_reg_706_reg[9]_i_1_n_3 ),
        .O(\tmp_6_reg_701[9]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[9]_i_3 
       (.I0(\tmp_7_reg_706_reg[8]_i_1_n_3 ),
        .O(\tmp_6_reg_701[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[9]_i_4 
       (.I0(\tmp_7_reg_706_reg[7]_i_1_n_3 ),
        .O(\tmp_6_reg_701[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_701[9]_i_5 
       (.I0(\tmp_7_reg_706_reg[6]_i_1_n_3 ),
        .O(\tmp_6_reg_701[9]_i_5_n_3 ));
  FDRE \tmp_6_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[2]),
        .Q(tmp_6_reg_701[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[12]),
        .Q(tmp_6_reg_701[10]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[13]),
        .Q(tmp_6_reg_701[11]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[14]),
        .Q(tmp_6_reg_701[12]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[15]),
        .Q(tmp_6_reg_701[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[13]_i_1 
       (.CI(\tmp_6_reg_701_reg[9]_i_1_n_3 ),
        .CO({\tmp_6_reg_701_reg[13]_i_1_n_3 ,\tmp_6_reg_701_reg[13]_i_1_n_4 ,\tmp_6_reg_701_reg[13]_i_1_n_5 ,\tmp_6_reg_701_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[15:12]),
        .S({\tmp_6_reg_701[13]_i_2_n_3 ,\tmp_6_reg_701[13]_i_3_n_3 ,\tmp_6_reg_701[13]_i_4_n_3 ,\tmp_6_reg_701[13]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[16]),
        .Q(tmp_6_reg_701[14]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[17]),
        .Q(tmp_6_reg_701[15]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[18]),
        .Q(tmp_6_reg_701[16]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[19]),
        .Q(tmp_6_reg_701[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[17]_i_1 
       (.CI(\tmp_6_reg_701_reg[13]_i_1_n_3 ),
        .CO({\tmp_6_reg_701_reg[17]_i_1_n_3 ,\tmp_6_reg_701_reg[17]_i_1_n_4 ,\tmp_6_reg_701_reg[17]_i_1_n_5 ,\tmp_6_reg_701_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[19:16]),
        .S({\tmp_6_reg_701[17]_i_2_n_3 ,\tmp_6_reg_701[17]_i_3_n_3 ,\tmp_6_reg_701[17]_i_4_n_3 ,\tmp_6_reg_701[17]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[20]),
        .Q(tmp_6_reg_701[18]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[21]),
        .Q(tmp_6_reg_701[19]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[3]),
        .Q(tmp_6_reg_701[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_6_reg_701_reg[1]_i_1_n_3 ,\tmp_6_reg_701_reg[1]_i_1_n_4 ,\tmp_6_reg_701_reg[1]_i_1_n_5 ,\tmp_6_reg_701_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln189_fu_522_p2[3:2],\NLW_tmp_6_reg_701_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\tmp_6_reg_701[1]_i_2_n_3 ,\tmp_6_reg_701[1]_i_3_n_3 ,\tmp_6_reg_701[1]_i_4_n_3 ,\tmp_6_reg_701[1]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[22]),
        .Q(tmp_6_reg_701[20]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[23]),
        .Q(tmp_6_reg_701[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[21]_i_1 
       (.CI(\tmp_6_reg_701_reg[17]_i_1_n_3 ),
        .CO({\tmp_6_reg_701_reg[21]_i_1_n_3 ,\tmp_6_reg_701_reg[21]_i_1_n_4 ,\tmp_6_reg_701_reg[21]_i_1_n_5 ,\tmp_6_reg_701_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[23:20]),
        .S({\tmp_6_reg_701[21]_i_2_n_3 ,\tmp_6_reg_701[21]_i_3_n_3 ,\tmp_6_reg_701[21]_i_4_n_3 ,\tmp_6_reg_701[21]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[24]),
        .Q(tmp_6_reg_701[22]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[25]),
        .Q(tmp_6_reg_701[23]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[26]),
        .Q(tmp_6_reg_701[24]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[27]),
        .Q(tmp_6_reg_701[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[25]_i_1 
       (.CI(\tmp_6_reg_701_reg[21]_i_1_n_3 ),
        .CO({\tmp_6_reg_701_reg[25]_i_1_n_3 ,\tmp_6_reg_701_reg[25]_i_1_n_4 ,\tmp_6_reg_701_reg[25]_i_1_n_5 ,\tmp_6_reg_701_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[27:24]),
        .S({\tmp_6_reg_701[25]_i_2_n_3 ,\tmp_6_reg_701[25]_i_3_n_3 ,\tmp_6_reg_701[25]_i_4_n_3 ,\tmp_6_reg_701[25]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[28]),
        .Q(tmp_6_reg_701[26]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[29]),
        .Q(tmp_6_reg_701[27]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[30]),
        .Q(tmp_6_reg_701[28]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[31]),
        .Q(tmp_6_reg_701[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[29]_i_1 
       (.CI(\tmp_6_reg_701_reg[25]_i_1_n_3 ),
        .CO({\NLW_tmp_6_reg_701_reg[29]_i_1_CO_UNCONNECTED [3],\tmp_6_reg_701_reg[29]_i_1_n_4 ,\tmp_6_reg_701_reg[29]_i_1_n_5 ,\tmp_6_reg_701_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[31:28]),
        .S({\tmp_6_reg_701[29]_i_2_n_3 ,\tmp_6_reg_701[29]_i_3_n_3 ,\tmp_6_reg_701[29]_i_4_n_3 ,\tmp_6_reg_701[29]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[4]),
        .Q(tmp_6_reg_701[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[5]),
        .Q(tmp_6_reg_701[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[6]),
        .Q(tmp_6_reg_701[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[7]),
        .Q(tmp_6_reg_701[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[5]_i_1 
       (.CI(\tmp_6_reg_701_reg[1]_i_1_n_3 ),
        .CO({\tmp_6_reg_701_reg[5]_i_1_n_3 ,\tmp_6_reg_701_reg[5]_i_1_n_4 ,\tmp_6_reg_701_reg[5]_i_1_n_5 ,\tmp_6_reg_701_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[7:4]),
        .S({\tmp_6_reg_701[5]_i_2_n_3 ,\tmp_6_reg_701[5]_i_3_n_3 ,\tmp_6_reg_701[5]_i_4_n_3 ,\tmp_6_reg_701[5]_i_5_n_3 }));
  FDRE \tmp_6_reg_701_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[8]),
        .Q(tmp_6_reg_701[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[9]),
        .Q(tmp_6_reg_701[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[10]),
        .Q(tmp_6_reg_701[8]),
        .R(1'b0));
  FDRE \tmp_6_reg_701_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(sub_ln189_fu_522_p2[11]),
        .Q(tmp_6_reg_701[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_701_reg[9]_i_1 
       (.CI(\tmp_6_reg_701_reg[5]_i_1_n_3 ),
        .CO({\tmp_6_reg_701_reg[9]_i_1_n_3 ,\tmp_6_reg_701_reg[9]_i_1_n_4 ,\tmp_6_reg_701_reg[9]_i_1_n_5 ,\tmp_6_reg_701_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_522_p2[11:8]),
        .S({\tmp_6_reg_701[9]_i_2_n_3 ,\tmp_6_reg_701[9]_i_3_n_3 ,\tmp_6_reg_701[9]_i_4_n_3 ,\tmp_6_reg_701[9]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[0]_i_2 
       (.I0(O14[2]),
        .I1(O13[2]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[2]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[2]),
        .O(\tmp_7_reg_706[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[0]_i_3 
       (.I0(O18[2]),
        .I1(O17[2]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[2]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[2]),
        .O(\tmp_7_reg_706[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[10]_i_2 
       (.I0(O14[12]),
        .I1(O13[12]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[12]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[12]),
        .O(\tmp_7_reg_706[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[10]_i_3 
       (.I0(O18[12]),
        .I1(O17[12]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[12]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[12]),
        .O(\tmp_7_reg_706[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[11]_i_2 
       (.I0(O14[13]),
        .I1(O13[13]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[13]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[13]),
        .O(\tmp_7_reg_706[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[11]_i_3 
       (.I0(O18[13]),
        .I1(O17[13]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[13]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[13]),
        .O(\tmp_7_reg_706[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[12]_i_2 
       (.I0(O14[14]),
        .I1(O13[14]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[14]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[14]),
        .O(\tmp_7_reg_706[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[12]_i_3 
       (.I0(O18[14]),
        .I1(O17[14]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[14]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[14]),
        .O(\tmp_7_reg_706[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[13]_i_2 
       (.I0(O14[15]),
        .I1(O13[15]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[15]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[15]),
        .O(\tmp_7_reg_706[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[13]_i_3 
       (.I0(O18[15]),
        .I1(O17[15]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[15]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[15]),
        .O(\tmp_7_reg_706[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[14]_i_2 
       (.I0(O14[16]),
        .I1(O13[16]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[16]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[16]),
        .O(\tmp_7_reg_706[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[14]_i_3 
       (.I0(O18[16]),
        .I1(O17[16]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[16]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[16]),
        .O(\tmp_7_reg_706[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[15]_i_2 
       (.I0(O14[17]),
        .I1(O13[17]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[17]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[17]),
        .O(\tmp_7_reg_706[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[15]_i_3 
       (.I0(O18[17]),
        .I1(O17[17]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[17]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[17]),
        .O(\tmp_7_reg_706[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[16]_i_2 
       (.I0(O14[18]),
        .I1(O13[18]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[18]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[18]),
        .O(\tmp_7_reg_706[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[16]_i_3 
       (.I0(O18[18]),
        .I1(O17[18]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[18]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[18]),
        .O(\tmp_7_reg_706[16]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[17]_i_2 
       (.I0(O14[19]),
        .I1(O13[19]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[19]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[19]),
        .O(\tmp_7_reg_706[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[17]_i_3 
       (.I0(O18[19]),
        .I1(O17[19]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[19]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[19]),
        .O(\tmp_7_reg_706[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[18]_i_2 
       (.I0(O14[20]),
        .I1(O13[20]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[20]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[20]),
        .O(\tmp_7_reg_706[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[18]_i_3 
       (.I0(O18[20]),
        .I1(O17[20]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[20]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[20]),
        .O(\tmp_7_reg_706[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[19]_i_2 
       (.I0(O14[21]),
        .I1(O13[21]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[21]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[21]),
        .O(\tmp_7_reg_706[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[19]_i_3 
       (.I0(O18[21]),
        .I1(O17[21]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[21]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[21]),
        .O(\tmp_7_reg_706[19]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[1]_i_2 
       (.I0(O14[3]),
        .I1(O13[3]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[3]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[3]),
        .O(\tmp_7_reg_706[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[1]_i_3 
       (.I0(O18[3]),
        .I1(O17[3]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[3]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[3]),
        .O(\tmp_7_reg_706[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[20]_i_2 
       (.I0(O14[22]),
        .I1(O13[22]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[22]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[22]),
        .O(\tmp_7_reg_706[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[20]_i_3 
       (.I0(O18[22]),
        .I1(O17[22]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[22]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[22]),
        .O(\tmp_7_reg_706[20]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[21]_i_2 
       (.I0(O14[23]),
        .I1(O13[23]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[23]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[23]),
        .O(\tmp_7_reg_706[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[21]_i_3 
       (.I0(O18[23]),
        .I1(O17[23]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[23]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[23]),
        .O(\tmp_7_reg_706[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[22]_i_2 
       (.I0(O14[24]),
        .I1(O13[24]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[24]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[24]),
        .O(\tmp_7_reg_706[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[22]_i_3 
       (.I0(O18[24]),
        .I1(O17[24]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[24]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[24]),
        .O(\tmp_7_reg_706[22]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[23]_i_2 
       (.I0(O14[25]),
        .I1(O13[25]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[25]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[25]),
        .O(\tmp_7_reg_706[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[23]_i_3 
       (.I0(O18[25]),
        .I1(O17[25]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[25]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[25]),
        .O(\tmp_7_reg_706[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[24]_i_2 
       (.I0(O14[26]),
        .I1(O13[26]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[26]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[26]),
        .O(\tmp_7_reg_706[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[24]_i_3 
       (.I0(O18[26]),
        .I1(O17[26]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[26]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[26]),
        .O(\tmp_7_reg_706[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[25]_i_2 
       (.I0(O14[27]),
        .I1(O13[27]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[27]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[27]),
        .O(\tmp_7_reg_706[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[25]_i_3 
       (.I0(O18[27]),
        .I1(O17[27]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[27]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[27]),
        .O(\tmp_7_reg_706[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[26]_i_2 
       (.I0(O14[28]),
        .I1(O13[28]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[28]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[28]),
        .O(\tmp_7_reg_706[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[26]_i_3 
       (.I0(O18[28]),
        .I1(O17[28]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[28]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[28]),
        .O(\tmp_7_reg_706[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[27]_i_2 
       (.I0(O14[29]),
        .I1(O13[29]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[29]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[29]),
        .O(\tmp_7_reg_706[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[27]_i_3 
       (.I0(O18[29]),
        .I1(O17[29]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[29]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[29]),
        .O(\tmp_7_reg_706[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[28]_i_2 
       (.I0(O14[30]),
        .I1(O13[30]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[30]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[30]),
        .O(\tmp_7_reg_706[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[28]_i_3 
       (.I0(O18[30]),
        .I1(O17[30]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[30]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[30]),
        .O(\tmp_7_reg_706[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[2]_i_2 
       (.I0(O14[4]),
        .I1(O13[4]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[4]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[4]),
        .O(\tmp_7_reg_706[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[2]_i_3 
       (.I0(O18[4]),
        .I1(O17[4]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[4]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[4]),
        .O(\tmp_7_reg_706[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[3]_i_2 
       (.I0(O14[5]),
        .I1(O13[5]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[5]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[5]),
        .O(\tmp_7_reg_706[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[3]_i_3 
       (.I0(O18[5]),
        .I1(O17[5]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[5]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[5]),
        .O(\tmp_7_reg_706[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[4]_i_2 
       (.I0(O14[6]),
        .I1(O13[6]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[6]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[6]),
        .O(\tmp_7_reg_706[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[4]_i_3 
       (.I0(O18[6]),
        .I1(O17[6]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[6]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[6]),
        .O(\tmp_7_reg_706[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[5]_i_2 
       (.I0(O14[7]),
        .I1(O13[7]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[7]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[7]),
        .O(\tmp_7_reg_706[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[5]_i_3 
       (.I0(O18[7]),
        .I1(O17[7]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[7]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[7]),
        .O(\tmp_7_reg_706[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[6]_i_2 
       (.I0(O14[8]),
        .I1(O13[8]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[8]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[8]),
        .O(\tmp_7_reg_706[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[6]_i_3 
       (.I0(O18[8]),
        .I1(O17[8]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[8]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[8]),
        .O(\tmp_7_reg_706[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[7]_i_2 
       (.I0(O14[9]),
        .I1(O13[9]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[9]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[9]),
        .O(\tmp_7_reg_706[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[7]_i_3 
       (.I0(O18[9]),
        .I1(O17[9]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[9]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[9]),
        .O(\tmp_7_reg_706[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[8]_i_2 
       (.I0(O14[10]),
        .I1(O13[10]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[10]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[10]),
        .O(\tmp_7_reg_706[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[8]_i_3 
       (.I0(O18[10]),
        .I1(O17[10]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[10]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[10]),
        .O(\tmp_7_reg_706[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[9]_i_2 
       (.I0(O14[11]),
        .I1(O13[11]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O12[11]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(q0[11]),
        .O(\tmp_7_reg_706[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_706[9]_i_3 
       (.I0(O18[11]),
        .I1(O17[11]),
        .I2(trunc_ln185_reg_638[1]),
        .I3(O16[11]),
        .I4(trunc_ln185_reg_638[0]),
        .I5(O15[11]),
        .O(\tmp_7_reg_706[9]_i_3_n_3 ));
  FDRE \tmp_7_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[0]_i_1_n_3 ),
        .Q(tmp_7_reg_706[0]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[0]_i_1 
       (.I0(\tmp_7_reg_706[0]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[0]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[0]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[10]_i_1_n_3 ),
        .Q(tmp_7_reg_706[10]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[10]_i_1 
       (.I0(\tmp_7_reg_706[10]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[10]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[10]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[11]_i_1_n_3 ),
        .Q(tmp_7_reg_706[11]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[11]_i_1 
       (.I0(\tmp_7_reg_706[11]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[11]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[11]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[12]_i_1_n_3 ),
        .Q(tmp_7_reg_706[12]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[12]_i_1 
       (.I0(\tmp_7_reg_706[12]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[12]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[12]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[13]_i_1_n_3 ),
        .Q(tmp_7_reg_706[13]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[13]_i_1 
       (.I0(\tmp_7_reg_706[13]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[13]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[13]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[14]_i_1_n_3 ),
        .Q(tmp_7_reg_706[14]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[14]_i_1 
       (.I0(\tmp_7_reg_706[14]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[14]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[14]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[15]_i_1_n_3 ),
        .Q(tmp_7_reg_706[15]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[15]_i_1 
       (.I0(\tmp_7_reg_706[15]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[15]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[15]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[16]_i_1_n_3 ),
        .Q(tmp_7_reg_706[16]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[16]_i_1 
       (.I0(\tmp_7_reg_706[16]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[16]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[16]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[17]_i_1_n_3 ),
        .Q(tmp_7_reg_706[17]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[17]_i_1 
       (.I0(\tmp_7_reg_706[17]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[17]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[17]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[18]_i_1_n_3 ),
        .Q(tmp_7_reg_706[18]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[18]_i_1 
       (.I0(\tmp_7_reg_706[18]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[18]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[18]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[19]_i_1_n_3 ),
        .Q(tmp_7_reg_706[19]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[19]_i_1 
       (.I0(\tmp_7_reg_706[19]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[19]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[19]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[1]_i_1_n_3 ),
        .Q(tmp_7_reg_706[1]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[1]_i_1 
       (.I0(\tmp_7_reg_706[1]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[1]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[1]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[20]_i_1_n_3 ),
        .Q(tmp_7_reg_706[20]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[20]_i_1 
       (.I0(\tmp_7_reg_706[20]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[20]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[20]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[21]_i_1_n_3 ),
        .Q(tmp_7_reg_706[21]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[21]_i_1 
       (.I0(\tmp_7_reg_706[21]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[21]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[21]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[22]_i_1_n_3 ),
        .Q(tmp_7_reg_706[22]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[22]_i_1 
       (.I0(\tmp_7_reg_706[22]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[22]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[22]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[23]_i_1_n_3 ),
        .Q(tmp_7_reg_706[23]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[23]_i_1 
       (.I0(\tmp_7_reg_706[23]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[23]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[23]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[24]_i_1_n_3 ),
        .Q(tmp_7_reg_706[24]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[24]_i_1 
       (.I0(\tmp_7_reg_706[24]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[24]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[24]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[25]_i_1_n_3 ),
        .Q(tmp_7_reg_706[25]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[25]_i_1 
       (.I0(\tmp_7_reg_706[25]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[25]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[25]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[26]_i_1_n_3 ),
        .Q(tmp_7_reg_706[26]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[26]_i_1 
       (.I0(\tmp_7_reg_706[26]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[26]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[26]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[27]_i_1_n_3 ),
        .Q(tmp_7_reg_706[27]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[27]_i_1 
       (.I0(\tmp_7_reg_706[27]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[27]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[27]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[28]_i_1_n_3 ),
        .Q(tmp_7_reg_706[28]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[28]_i_1 
       (.I0(\tmp_7_reg_706[28]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[28]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[28]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[2]_i_1_n_3 ),
        .Q(tmp_7_reg_706[2]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[2]_i_1 
       (.I0(\tmp_7_reg_706[2]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[2]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[2]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[3]_i_1_n_3 ),
        .Q(tmp_7_reg_706[3]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[3]_i_1 
       (.I0(\tmp_7_reg_706[3]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[3]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[3]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[4]_i_1_n_3 ),
        .Q(tmp_7_reg_706[4]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[4]_i_1 
       (.I0(\tmp_7_reg_706[4]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[4]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[4]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[5]_i_1_n_3 ),
        .Q(tmp_7_reg_706[5]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[5]_i_1 
       (.I0(\tmp_7_reg_706[5]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[5]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[5]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[6]_i_1_n_3 ),
        .Q(tmp_7_reg_706[6]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[6]_i_1 
       (.I0(\tmp_7_reg_706[6]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[6]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[6]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[7]_i_1_n_3 ),
        .Q(tmp_7_reg_706[7]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[7]_i_1 
       (.I0(\tmp_7_reg_706[7]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[7]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[7]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[8]_i_1_n_3 ),
        .Q(tmp_7_reg_706[8]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[8]_i_1 
       (.I0(\tmp_7_reg_706[8]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[8]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[8]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  FDRE \tmp_7_reg_706_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_7_reg_706_reg[9]_i_1_n_3 ),
        .Q(tmp_7_reg_706[9]),
        .R(1'b0));
  MUXF7 \tmp_7_reg_706_reg[9]_i_1 
       (.I0(\tmp_7_reg_706[9]_i_2_n_3 ),
        .I1(\tmp_7_reg_706[9]_i_3_n_3 ),
        .O(\tmp_7_reg_706_reg[9]_i_1_n_3 ),
        .S(trunc_ln185_reg_638[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln185_reg_638[2]_i_2 
       (.I0(outpix_fu_118_reg[0]),
        .I1(CO),
        .O(\trunc_ln185_reg_638[2]_i_2_n_3 ));
  FDRE \trunc_ln185_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln185_1_fu_393_p3[0]),
        .Q(trunc_ln185_reg_638[0]),
        .R(1'b0));
  FDRE \trunc_ln185_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln185_1_fu_393_p3[1]),
        .Q(trunc_ln185_reg_638[1]),
        .R(1'b0));
  FDRE \trunc_ln185_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln185_1_fu_393_p3[2]),
        .Q(trunc_ln185_reg_638[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln185_reg_638_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln185_reg_638_reg[2]_i_1_n_3 ,\trunc_ln185_reg_638_reg[2]_i_1_n_4 ,\trunc_ln185_reg_638_reg[2]_i_1_n_5 ,\trunc_ln185_reg_638_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,outpix_fu_118_reg[0]}),
        .O({select_ln185_1_fu_393_p3__0[3],select_ln185_1_fu_393_p3}),
        .S({outpix_fu_118_reg[3:1],\trunc_ln185_reg_638[2]_i_2_n_3 }));
  LUT4 #(
    .INIT(16'h0002)) 
    \valOut_last_reg_691[0]_i_1 
       (.I0(icmp_ln190_fu_443_p2),
        .I1(select_ln155_1_reg_999),
        .I2(cmp132_not_reg_1032),
        .I3(cmp135_not_fu_409_p2),
        .O(valOut_last_fu_448_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_10 
       (.I0(select_ln185_1_fu_393_p3__0[27]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [27]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [29]),
        .I3(select_ln185_1_fu_393_p3__0[29]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [28]),
        .I5(select_ln185_1_fu_393_p3__0[28]),
        .O(\valOut_last_reg_691[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_11 
       (.I0(select_ln185_1_fu_393_p3__0[24]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [24]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [26]),
        .I3(select_ln185_1_fu_393_p3__0[26]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [25]),
        .I5(select_ln185_1_fu_393_p3__0[25]),
        .O(\valOut_last_reg_691[0]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_13 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [23]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [22]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [21]),
        .O(\valOut_last_reg_691[0]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_14 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [20]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [19]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [18]),
        .O(\valOut_last_reg_691[0]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_15 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [17]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [16]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [15]),
        .O(\valOut_last_reg_691[0]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_16 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [14]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [13]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [12]),
        .O(\valOut_last_reg_691[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_18 
       (.I0(select_ln185_1_fu_393_p3__0[21]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [21]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [23]),
        .I3(select_ln185_1_fu_393_p3__0[23]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [22]),
        .I5(select_ln185_1_fu_393_p3__0[22]),
        .O(\valOut_last_reg_691[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_19 
       (.I0(select_ln185_1_fu_393_p3__0[18]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [18]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [20]),
        .I3(select_ln185_1_fu_393_p3__0[20]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [19]),
        .I5(select_ln185_1_fu_393_p3__0[19]),
        .O(\valOut_last_reg_691[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_20 
       (.I0(select_ln185_1_fu_393_p3__0[15]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [15]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [17]),
        .I3(select_ln185_1_fu_393_p3__0[17]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [16]),
        .I5(select_ln185_1_fu_393_p3__0[16]),
        .O(\valOut_last_reg_691[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_21 
       (.I0(select_ln185_1_fu_393_p3__0[12]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [12]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [14]),
        .I3(select_ln185_1_fu_393_p3__0[14]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [13]),
        .I5(select_ln185_1_fu_393_p3__0[13]),
        .O(\valOut_last_reg_691[0]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_24 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [11]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [10]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [9]),
        .O(\valOut_last_reg_691[0]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_25 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [8]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [7]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [6]),
        .O(\valOut_last_reg_691[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_26 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[3]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [3]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [5]),
        .I3(select_ln185_fu_375_p3),
        .I4(\valOut_last_reg_691_reg[0]_i_2_0 [4]),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[4]),
        .O(\valOut_last_reg_691[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_27 
       (.I0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[0]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [0]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [2]),
        .I3(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[2]),
        .I4(\valOut_last_reg_691_reg[0]_i_2_0 [1]),
        .I5(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0[1]),
        .O(\valOut_last_reg_691[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_28 
       (.I0(select_ln185_1_fu_393_p3__0[9]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [9]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [11]),
        .I3(select_ln185_1_fu_393_p3__0[11]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [10]),
        .I5(select_ln185_1_fu_393_p3__0[10]),
        .O(\valOut_last_reg_691[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_29 
       (.I0(select_ln185_1_fu_393_p3__0[6]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [6]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [8]),
        .I3(select_ln185_1_fu_393_p3__0[8]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [7]),
        .I5(select_ln185_1_fu_393_p3__0[7]),
        .O(\valOut_last_reg_691[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_30 
       (.I0(select_ln185_1_fu_393_p3__0[3]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [3]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [5]),
        .I3(select_ln185_1_fu_393_p3__0[5]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [4]),
        .I5(select_ln185_1_fu_393_p3__0[4]),
        .O(\valOut_last_reg_691[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_691[0]_i_31 
       (.I0(select_ln185_1_fu_393_p3[0]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [0]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [2]),
        .I3(select_ln185_1_fu_393_p3[2]),
        .I4(\valOut_last_reg_691_reg[0]_i_3_0 [1]),
        .I5(select_ln185_1_fu_393_p3[1]),
        .O(\valOut_last_reg_691[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \valOut_last_reg_691[0]_i_35 
       (.I0(outch_fu_114),
        .I1(CO),
        .O(select_ln185_fu_375_p3));
  LUT2 #(
    .INIT(4'h1)) 
    \valOut_last_reg_691[0]_i_5 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [30]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [31]),
        .O(\valOut_last_reg_691[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_6 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [29]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [28]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [27]),
        .O(\valOut_last_reg_691[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_691[0]_i_7 
       (.I0(\valOut_last_reg_691_reg[0]_i_2_0 [26]),
        .I1(\valOut_last_reg_691_reg[0]_i_2_0 [25]),
        .I2(\valOut_last_reg_691_reg[0]_i_2_0 [24]),
        .O(\valOut_last_reg_691[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \valOut_last_reg_691[0]_i_9 
       (.I0(select_ln185_1_fu_393_p3__0[30]),
        .I1(\valOut_last_reg_691_reg[0]_i_3_0 [30]),
        .I2(\valOut_last_reg_691_reg[0]_i_3_0 [31]),
        .O(\valOut_last_reg_691[0]_i_9_n_3 ));
  FDRE \valOut_last_reg_691_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(valOut_last_reg_691),
        .Q(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA),
        .R(1'b0));
  FDRE \valOut_last_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(valOut_last_fu_448_p2),
        .Q(valOut_last_reg_691),
        .R(1'b0));
  CARRY4 \valOut_last_reg_691_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\valOut_last_reg_691_reg[0]_i_12_n_3 ,\valOut_last_reg_691_reg[0]_i_12_n_4 ,\valOut_last_reg_691_reg[0]_i_12_n_5 ,\valOut_last_reg_691_reg[0]_i_12_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_691_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_691[0]_i_24_n_3 ,\valOut_last_reg_691[0]_i_25_n_3 ,\valOut_last_reg_691[0]_i_26_n_3 ,\valOut_last_reg_691[0]_i_27_n_3 }));
  CARRY4 \valOut_last_reg_691_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\valOut_last_reg_691_reg[0]_i_17_n_3 ,\valOut_last_reg_691_reg[0]_i_17_n_4 ,\valOut_last_reg_691_reg[0]_i_17_n_5 ,\valOut_last_reg_691_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_691_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_691[0]_i_28_n_3 ,\valOut_last_reg_691[0]_i_29_n_3 ,\valOut_last_reg_691[0]_i_30_n_3 ,\valOut_last_reg_691[0]_i_31_n_3 }));
  CARRY4 \valOut_last_reg_691_reg[0]_i_2 
       (.CI(\valOut_last_reg_691_reg[0]_i_4_n_3 ),
        .CO({\NLW_valOut_last_reg_691_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln190_fu_443_p2,\valOut_last_reg_691_reg[0]_i_2_n_5 ,\valOut_last_reg_691_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_691_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\valOut_last_reg_691[0]_i_5_n_3 ,\valOut_last_reg_691[0]_i_6_n_3 ,\valOut_last_reg_691[0]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_22 
       (.CI(\valOut_last_reg_691_reg[0]_i_23_n_3 ),
        .CO({\NLW_valOut_last_reg_691_reg[0]_i_22_CO_UNCONNECTED [3:2],\valOut_last_reg_691_reg[0]_i_22_n_5 ,\valOut_last_reg_691_reg[0]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_valOut_last_reg_691_reg[0]_i_22_O_UNCONNECTED [3],select_ln185_1_fu_393_p3__0[30:28]}),
        .S({1'b0,outpix_fu_118_reg[30:28]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_23 
       (.CI(\valOut_last_reg_691_reg[0]_i_32_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_23_n_3 ,\valOut_last_reg_691_reg[0]_i_23_n_4 ,\valOut_last_reg_691_reg[0]_i_23_n_5 ,\valOut_last_reg_691_reg[0]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_393_p3__0[27:24]),
        .S(outpix_fu_118_reg[27:24]));
  CARRY4 \valOut_last_reg_691_reg[0]_i_3 
       (.CI(\valOut_last_reg_691_reg[0]_i_8_n_3 ),
        .CO({\NLW_valOut_last_reg_691_reg[0]_i_3_CO_UNCONNECTED [3],cmp135_not_fu_409_p2,\valOut_last_reg_691_reg[0]_i_3_n_5 ,\valOut_last_reg_691_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_691_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\valOut_last_reg_691[0]_i_9_n_3 ,\valOut_last_reg_691[0]_i_10_n_3 ,\valOut_last_reg_691[0]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_32 
       (.CI(\valOut_last_reg_691_reg[0]_i_33_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_32_n_3 ,\valOut_last_reg_691_reg[0]_i_32_n_4 ,\valOut_last_reg_691_reg[0]_i_32_n_5 ,\valOut_last_reg_691_reg[0]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_393_p3__0[23:20]),
        .S(outpix_fu_118_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_33 
       (.CI(\valOut_last_reg_691_reg[0]_i_34_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_33_n_3 ,\valOut_last_reg_691_reg[0]_i_33_n_4 ,\valOut_last_reg_691_reg[0]_i_33_n_5 ,\valOut_last_reg_691_reg[0]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_393_p3__0[19:16]),
        .S(outpix_fu_118_reg[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_34 
       (.CI(\valOut_last_reg_691_reg[0]_i_36_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_34_n_3 ,\valOut_last_reg_691_reg[0]_i_34_n_4 ,\valOut_last_reg_691_reg[0]_i_34_n_5 ,\valOut_last_reg_691_reg[0]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_393_p3__0[15:12]),
        .S(outpix_fu_118_reg[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_36 
       (.CI(\valOut_last_reg_691_reg[0]_i_37_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_36_n_3 ,\valOut_last_reg_691_reg[0]_i_36_n_4 ,\valOut_last_reg_691_reg[0]_i_36_n_5 ,\valOut_last_reg_691_reg[0]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_393_p3__0[11:8]),
        .S(outpix_fu_118_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_691_reg[0]_i_37 
       (.CI(\trunc_ln185_reg_638_reg[2]_i_1_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_37_n_3 ,\valOut_last_reg_691_reg[0]_i_37_n_4 ,\valOut_last_reg_691_reg[0]_i_37_n_5 ,\valOut_last_reg_691_reg[0]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_393_p3__0[7:4]),
        .S(outpix_fu_118_reg[7:4]));
  CARRY4 \valOut_last_reg_691_reg[0]_i_4 
       (.CI(\valOut_last_reg_691_reg[0]_i_12_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_4_n_3 ,\valOut_last_reg_691_reg[0]_i_4_n_4 ,\valOut_last_reg_691_reg[0]_i_4_n_5 ,\valOut_last_reg_691_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_691_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_691[0]_i_13_n_3 ,\valOut_last_reg_691[0]_i_14_n_3 ,\valOut_last_reg_691[0]_i_15_n_3 ,\valOut_last_reg_691[0]_i_16_n_3 }));
  CARRY4 \valOut_last_reg_691_reg[0]_i_8 
       (.CI(\valOut_last_reg_691_reg[0]_i_17_n_3 ),
        .CO({\valOut_last_reg_691_reg[0]_i_8_n_3 ,\valOut_last_reg_691_reg[0]_i_8_n_4 ,\valOut_last_reg_691_reg[0]_i_8_n_5 ,\valOut_last_reg_691_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_691_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_691[0]_i_18_n_3 ,\valOut_last_reg_691[0]_i_19_n_3 ,\valOut_last_reg_691[0]_i_20_n_3 ,\valOut_last_reg_691[0]_i_21_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13
   (ap_enable_reg_pp0_iter1,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg,
    D,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0,
    \in_r_read_reg_90_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \ap_CS_fsm_reg[43] ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg,
    in_r_TVALID_int_regslice,
    Q,
    ack_in,
    \i_fu_32_reg[31]_i_4 ,
    regslice_both_out_r_U_apdone_blk,
    \ap_CS_fsm_reg[51] ,
    \in_r_read_reg_90_reg[63]_1 );
  output ap_enable_reg_pp0_iter1;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter1_reg_0;
  output grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0;
  output [63:0]\in_r_read_reg_90_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \ap_CS_fsm_reg[43] ;
  input grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
  input in_r_TVALID_int_regslice;
  input [3:0]Q;
  input ack_in;
  input [31:0]\i_fu_32_reg[31]_i_4 ;
  input regslice_both_out_r_U_apdone_blk;
  input [0:0]\ap_CS_fsm_reg[51] ;
  input [63:0]\in_r_read_reg_90_reg[63]_1 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[43] ;
  wire [0:0]\ap_CS_fsm_reg[51] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0;
  wire [31:0]i_2_fu_69_p2;
  wire i_fu_32;
  wire [31:0]\i_fu_32_reg[31]_i_4 ;
  wire \i_fu_32_reg_n_3_[0] ;
  wire \i_fu_32_reg_n_3_[10] ;
  wire \i_fu_32_reg_n_3_[11] ;
  wire \i_fu_32_reg_n_3_[12] ;
  wire \i_fu_32_reg_n_3_[13] ;
  wire \i_fu_32_reg_n_3_[14] ;
  wire \i_fu_32_reg_n_3_[15] ;
  wire \i_fu_32_reg_n_3_[16] ;
  wire \i_fu_32_reg_n_3_[17] ;
  wire \i_fu_32_reg_n_3_[18] ;
  wire \i_fu_32_reg_n_3_[19] ;
  wire \i_fu_32_reg_n_3_[1] ;
  wire \i_fu_32_reg_n_3_[20] ;
  wire \i_fu_32_reg_n_3_[21] ;
  wire \i_fu_32_reg_n_3_[22] ;
  wire \i_fu_32_reg_n_3_[23] ;
  wire \i_fu_32_reg_n_3_[24] ;
  wire \i_fu_32_reg_n_3_[25] ;
  wire \i_fu_32_reg_n_3_[26] ;
  wire \i_fu_32_reg_n_3_[27] ;
  wire \i_fu_32_reg_n_3_[28] ;
  wire \i_fu_32_reg_n_3_[29] ;
  wire \i_fu_32_reg_n_3_[2] ;
  wire \i_fu_32_reg_n_3_[30] ;
  wire \i_fu_32_reg_n_3_[31] ;
  wire \i_fu_32_reg_n_3_[3] ;
  wire \i_fu_32_reg_n_3_[4] ;
  wire \i_fu_32_reg_n_3_[5] ;
  wire \i_fu_32_reg_n_3_[6] ;
  wire \i_fu_32_reg_n_3_[7] ;
  wire \i_fu_32_reg_n_3_[8] ;
  wire \i_fu_32_reg_n_3_[9] ;
  wire in_r_TVALID_int_regslice;
  wire [63:0]\in_r_read_reg_90_reg[63]_0 ;
  wire [63:0]\in_r_read_reg_90_reg[63]_1 ;
  wire regslice_both_out_r_U_apdone_blk;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  bd_0_hls_inst_0_maxpool_CIF_0_2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (ap_block_pp0_stage0_subdone),
        .D(i_2_fu_69_p2),
        .E(i_fu_32),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[43] (D),
        .\ap_CS_fsm_reg[43]_0 (\ap_CS_fsm_reg[43] ),
        .\ap_CS_fsm_reg[51] (\ap_CS_fsm_reg[51] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_0),
        .grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_reg_1(ap_enable_reg_pp0_iter1),
        .\i_fu_32_reg[31] ({\i_fu_32_reg_n_3_[31] ,\i_fu_32_reg_n_3_[30] ,\i_fu_32_reg_n_3_[29] ,\i_fu_32_reg_n_3_[28] ,\i_fu_32_reg_n_3_[27] ,\i_fu_32_reg_n_3_[26] ,\i_fu_32_reg_n_3_[25] ,\i_fu_32_reg_n_3_[24] ,\i_fu_32_reg_n_3_[23] ,\i_fu_32_reg_n_3_[22] ,\i_fu_32_reg_n_3_[21] ,\i_fu_32_reg_n_3_[20] ,\i_fu_32_reg_n_3_[19] ,\i_fu_32_reg_n_3_[18] ,\i_fu_32_reg_n_3_[17] ,\i_fu_32_reg_n_3_[16] ,\i_fu_32_reg_n_3_[15] ,\i_fu_32_reg_n_3_[14] ,\i_fu_32_reg_n_3_[13] ,\i_fu_32_reg_n_3_[12] ,\i_fu_32_reg_n_3_[11] ,\i_fu_32_reg_n_3_[10] ,\i_fu_32_reg_n_3_[9] ,\i_fu_32_reg_n_3_[8] ,\i_fu_32_reg_n_3_[7] ,\i_fu_32_reg_n_3_[6] ,\i_fu_32_reg_n_3_[5] ,\i_fu_32_reg_n_3_[4] ,\i_fu_32_reg_n_3_[3] ,\i_fu_32_reg_n_3_[2] ,\i_fu_32_reg_n_3_[1] ,\i_fu_32_reg_n_3_[0] }),
        .\i_fu_32_reg[31]_i_4_0 (\i_fu_32_reg[31]_i_4 ),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .regslice_both_out_r_U_apdone_blk(regslice_both_out_r_U_apdone_blk));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[0]),
        .Q(\i_fu_32_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[10]),
        .Q(\i_fu_32_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[11]),
        .Q(\i_fu_32_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[12]),
        .Q(\i_fu_32_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[13]),
        .Q(\i_fu_32_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[14]),
        .Q(\i_fu_32_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[15]),
        .Q(\i_fu_32_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[16]),
        .Q(\i_fu_32_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[17]),
        .Q(\i_fu_32_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[18]),
        .Q(\i_fu_32_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[19]),
        .Q(\i_fu_32_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[1]),
        .Q(\i_fu_32_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[20]),
        .Q(\i_fu_32_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[21]),
        .Q(\i_fu_32_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[22]),
        .Q(\i_fu_32_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[23]),
        .Q(\i_fu_32_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[24]),
        .Q(\i_fu_32_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[25]),
        .Q(\i_fu_32_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[26]),
        .Q(\i_fu_32_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[27]),
        .Q(\i_fu_32_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[28]),
        .Q(\i_fu_32_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[29]),
        .Q(\i_fu_32_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[2]),
        .Q(\i_fu_32_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[30]),
        .Q(\i_fu_32_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[31]),
        .Q(\i_fu_32_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[3]),
        .Q(\i_fu_32_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[4]),
        .Q(\i_fu_32_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[5]),
        .Q(\i_fu_32_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[6]),
        .Q(\i_fu_32_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[7]),
        .Q(\i_fu_32_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[8]),
        .Q(\i_fu_32_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[9]),
        .Q(\i_fu_32_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \in_r_read_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [0]),
        .Q(\in_r_read_reg_90_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [10]),
        .Q(\in_r_read_reg_90_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [11]),
        .Q(\in_r_read_reg_90_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [12]),
        .Q(\in_r_read_reg_90_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [13]),
        .Q(\in_r_read_reg_90_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [14]),
        .Q(\in_r_read_reg_90_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [15]),
        .Q(\in_r_read_reg_90_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [16]),
        .Q(\in_r_read_reg_90_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [17]),
        .Q(\in_r_read_reg_90_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [18]),
        .Q(\in_r_read_reg_90_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [19]),
        .Q(\in_r_read_reg_90_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [1]),
        .Q(\in_r_read_reg_90_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [20]),
        .Q(\in_r_read_reg_90_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [21]),
        .Q(\in_r_read_reg_90_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [22]),
        .Q(\in_r_read_reg_90_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [23]),
        .Q(\in_r_read_reg_90_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [24]),
        .Q(\in_r_read_reg_90_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [25]),
        .Q(\in_r_read_reg_90_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [26]),
        .Q(\in_r_read_reg_90_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [27]),
        .Q(\in_r_read_reg_90_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [28]),
        .Q(\in_r_read_reg_90_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [29]),
        .Q(\in_r_read_reg_90_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [2]),
        .Q(\in_r_read_reg_90_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [30]),
        .Q(\in_r_read_reg_90_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [31]),
        .Q(\in_r_read_reg_90_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [32]),
        .Q(\in_r_read_reg_90_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [33]),
        .Q(\in_r_read_reg_90_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [34]),
        .Q(\in_r_read_reg_90_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [35]),
        .Q(\in_r_read_reg_90_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [36]),
        .Q(\in_r_read_reg_90_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [37]),
        .Q(\in_r_read_reg_90_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [38]),
        .Q(\in_r_read_reg_90_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [39]),
        .Q(\in_r_read_reg_90_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [3]),
        .Q(\in_r_read_reg_90_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [40]),
        .Q(\in_r_read_reg_90_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [41]),
        .Q(\in_r_read_reg_90_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [42]),
        .Q(\in_r_read_reg_90_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [43]),
        .Q(\in_r_read_reg_90_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [44]),
        .Q(\in_r_read_reg_90_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [45]),
        .Q(\in_r_read_reg_90_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [46]),
        .Q(\in_r_read_reg_90_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [47]),
        .Q(\in_r_read_reg_90_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [48]),
        .Q(\in_r_read_reg_90_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [49]),
        .Q(\in_r_read_reg_90_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [4]),
        .Q(\in_r_read_reg_90_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [50]),
        .Q(\in_r_read_reg_90_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [51]),
        .Q(\in_r_read_reg_90_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [52]),
        .Q(\in_r_read_reg_90_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [53]),
        .Q(\in_r_read_reg_90_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [54]),
        .Q(\in_r_read_reg_90_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [55]),
        .Q(\in_r_read_reg_90_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [56]),
        .Q(\in_r_read_reg_90_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [57]),
        .Q(\in_r_read_reg_90_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [58]),
        .Q(\in_r_read_reg_90_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [59]),
        .Q(\in_r_read_reg_90_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [5]),
        .Q(\in_r_read_reg_90_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [60]),
        .Q(\in_r_read_reg_90_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [61]),
        .Q(\in_r_read_reg_90_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [62]),
        .Q(\in_r_read_reg_90_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [63]),
        .Q(\in_r_read_reg_90_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [6]),
        .Q(\in_r_read_reg_90_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [7]),
        .Q(\in_r_read_reg_90_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [8]),
        .Q(\in_r_read_reg_90_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [9]),
        .Q(\in_r_read_reg_90_reg[63]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_mul_31ns_32ns_63_2_1" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_mul_31ns_32ns_63_2_1
   (\valIn_data_reg_845_reg[2] ,
    \valIn_data_reg_845_reg[31] ,
    \valIn_data_reg_845_reg[28] ,
    \valIn_data_reg_845_reg[16] ,
    D,
    Q,
    IFMCH_curr0,
    ap_clk,
    tmp_product_0,
    tmp_product_1);
  output \valIn_data_reg_845_reg[2] ;
  output \valIn_data_reg_845_reg[31] ;
  output \valIn_data_reg_845_reg[28] ;
  output \valIn_data_reg_845_reg[16] ;
  output [62:0]D;
  input [1:0]Q;
  input IFMCH_curr0;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [30:0]tmp_product_1;

  wire [62:0]D;
  wire IFMCH_curr0;
  wire \IFMCH_curr[31]_i_10_n_3 ;
  wire \IFMCH_curr[31]_i_7_n_3 ;
  wire \IFMCH_curr[31]_i_8_n_3 ;
  wire \IFMCH_curr[31]_i_9_n_3 ;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire \buff0_reg_n_3_[0] ;
  wire \buff0_reg_n_3_[10] ;
  wire \buff0_reg_n_3_[11] ;
  wire \buff0_reg_n_3_[12] ;
  wire \buff0_reg_n_3_[13] ;
  wire \buff0_reg_n_3_[14] ;
  wire \buff0_reg_n_3_[15] ;
  wire \buff0_reg_n_3_[16] ;
  wire \buff0_reg_n_3_[1] ;
  wire \buff0_reg_n_3_[2] ;
  wire \buff0_reg_n_3_[3] ;
  wire \buff0_reg_n_3_[4] ;
  wire \buff0_reg_n_3_[5] ;
  wire \buff0_reg_n_3_[6] ;
  wire \buff0_reg_n_3_[7] ;
  wire \buff0_reg_n_3_[8] ;
  wire \buff0_reg_n_3_[9] ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln154_reg_976[19]_i_2_n_3 ;
  wire \mul_ln154_reg_976[19]_i_3_n_3 ;
  wire \mul_ln154_reg_976[19]_i_4_n_3 ;
  wire \mul_ln154_reg_976[23]_i_2_n_3 ;
  wire \mul_ln154_reg_976[23]_i_3_n_3 ;
  wire \mul_ln154_reg_976[23]_i_4_n_3 ;
  wire \mul_ln154_reg_976[23]_i_5_n_3 ;
  wire \mul_ln154_reg_976[27]_i_2_n_3 ;
  wire \mul_ln154_reg_976[27]_i_3_n_3 ;
  wire \mul_ln154_reg_976[27]_i_4_n_3 ;
  wire \mul_ln154_reg_976[27]_i_5_n_3 ;
  wire \mul_ln154_reg_976[31]_i_2_n_3 ;
  wire \mul_ln154_reg_976[31]_i_3_n_3 ;
  wire \mul_ln154_reg_976[31]_i_4_n_3 ;
  wire \mul_ln154_reg_976[31]_i_5_n_3 ;
  wire \mul_ln154_reg_976[35]_i_2_n_3 ;
  wire \mul_ln154_reg_976[35]_i_3_n_3 ;
  wire \mul_ln154_reg_976[35]_i_4_n_3 ;
  wire \mul_ln154_reg_976[35]_i_5_n_3 ;
  wire \mul_ln154_reg_976[39]_i_2_n_3 ;
  wire \mul_ln154_reg_976[39]_i_3_n_3 ;
  wire \mul_ln154_reg_976[39]_i_4_n_3 ;
  wire \mul_ln154_reg_976[39]_i_5_n_3 ;
  wire \mul_ln154_reg_976[43]_i_2_n_3 ;
  wire \mul_ln154_reg_976[43]_i_3_n_3 ;
  wire \mul_ln154_reg_976[43]_i_4_n_3 ;
  wire \mul_ln154_reg_976[43]_i_5_n_3 ;
  wire \mul_ln154_reg_976[47]_i_2_n_3 ;
  wire \mul_ln154_reg_976[47]_i_3_n_3 ;
  wire \mul_ln154_reg_976[47]_i_4_n_3 ;
  wire \mul_ln154_reg_976[47]_i_5_n_3 ;
  wire \mul_ln154_reg_976[51]_i_2_n_3 ;
  wire \mul_ln154_reg_976[51]_i_3_n_3 ;
  wire \mul_ln154_reg_976[51]_i_4_n_3 ;
  wire \mul_ln154_reg_976[51]_i_5_n_3 ;
  wire \mul_ln154_reg_976[55]_i_2_n_3 ;
  wire \mul_ln154_reg_976[55]_i_3_n_3 ;
  wire \mul_ln154_reg_976[55]_i_4_n_3 ;
  wire \mul_ln154_reg_976[55]_i_5_n_3 ;
  wire \mul_ln154_reg_976[59]_i_2_n_3 ;
  wire \mul_ln154_reg_976[59]_i_3_n_3 ;
  wire \mul_ln154_reg_976[59]_i_4_n_3 ;
  wire \mul_ln154_reg_976[59]_i_5_n_3 ;
  wire \mul_ln154_reg_976[62]_i_2_n_3 ;
  wire \mul_ln154_reg_976[62]_i_3_n_3 ;
  wire \mul_ln154_reg_976[62]_i_4_n_3 ;
  wire \mul_ln154_reg_976_reg[19]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[19]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[19]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[19]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[23]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[23]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[23]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[23]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[27]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[27]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[27]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[27]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[31]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[31]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[31]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[31]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[35]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[35]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[35]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[35]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[39]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[39]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[39]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[39]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[43]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[43]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[43]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[43]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[47]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[47]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[47]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[47]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[51]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[51]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[51]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[51]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[55]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[55]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[55]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[55]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[59]_i_1_n_3 ;
  wire \mul_ln154_reg_976_reg[59]_i_1_n_4 ;
  wire \mul_ln154_reg_976_reg[59]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[59]_i_1_n_6 ;
  wire \mul_ln154_reg_976_reg[62]_i_1_n_5 ;
  wire \mul_ln154_reg_976_reg[62]_i_1_n_6 ;
  wire [31:0]tmp_product_0;
  wire [30:0]tmp_product_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \valIn_data_reg_845_reg[16] ;
  wire \valIn_data_reg_845_reg[28] ;
  wire \valIn_data_reg_845_reg[2] ;
  wire \valIn_data_reg_845_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_mul_ln154_reg_976_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln154_reg_976_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_10 
       (.I0(tmp_product_1[20]),
        .I1(tmp_product_1[21]),
        .I2(tmp_product_1[14]),
        .I3(tmp_product_1[8]),
        .O(\IFMCH_curr[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IFMCH_curr[31]_i_2 
       (.I0(\IFMCH_curr[31]_i_7_n_3 ),
        .I1(tmp_product_1[15]),
        .I2(tmp_product_1[13]),
        .I3(tmp_product_1[18]),
        .I4(tmp_product_1[16]),
        .I5(\IFMCH_curr[31]_i_8_n_3 ),
        .O(\valIn_data_reg_845_reg[16] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_3 
       (.I0(tmp_product_1[30]),
        .I1(tmp_product_1[6]),
        .I2(tmp_product_1[29]),
        .I3(tmp_product_1[5]),
        .O(\valIn_data_reg_845_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \IFMCH_curr[31]_i_4 
       (.I0(tmp_product_1[1]),
        .I1(tmp_product_1[26]),
        .O(\valIn_data_reg_845_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IFMCH_curr[31]_i_6 
       (.I0(tmp_product_1[27]),
        .I1(tmp_product_1[28]),
        .I2(tmp_product_1[7]),
        .I3(tmp_product_1[19]),
        .I4(tmp_product_1[0]),
        .O(\valIn_data_reg_845_reg[28] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_7 
       (.I0(tmp_product_1[24]),
        .I1(tmp_product_1[25]),
        .I2(tmp_product_1[22]),
        .I3(tmp_product_1[11]),
        .O(\IFMCH_curr[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IFMCH_curr[31]_i_8 
       (.I0(tmp_product_1[4]),
        .I1(tmp_product_1[9]),
        .I2(tmp_product_1[10]),
        .I3(tmp_product_1[17]),
        .I4(\IFMCH_curr[31]_i_9_n_3 ),
        .I5(\IFMCH_curr[31]_i_10_n_3 ),
        .O(\IFMCH_curr[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_9 
       (.I0(tmp_product_1[2]),
        .I1(tmp_product_1[3]),
        .I2(tmp_product_1[23]),
        .I3(tmp_product_1[12]),
        .O(\IFMCH_curr[31]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[19]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_3_[2] ),
        .O(\mul_ln154_reg_976[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[19]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_3_[1] ),
        .O(\mul_ln154_reg_976[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[19]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_3_[0] ),
        .O(\mul_ln154_reg_976[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[23]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_3_[6] ),
        .O(\mul_ln154_reg_976[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[23]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_3_[5] ),
        .O(\mul_ln154_reg_976[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[23]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_3_[4] ),
        .O(\mul_ln154_reg_976[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[23]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_3_[3] ),
        .O(\mul_ln154_reg_976[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[27]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_3_[10] ),
        .O(\mul_ln154_reg_976[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[27]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_3_[9] ),
        .O(\mul_ln154_reg_976[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[27]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_3_[8] ),
        .O(\mul_ln154_reg_976[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[27]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_3_[7] ),
        .O(\mul_ln154_reg_976[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[31]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_3_[14] ),
        .O(\mul_ln154_reg_976[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[31]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_3_[13] ),
        .O(\mul_ln154_reg_976[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[31]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_3_[12] ),
        .O(\mul_ln154_reg_976[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[31]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_3_[11] ),
        .O(\mul_ln154_reg_976[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[35]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln154_reg_976[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[35]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln154_reg_976[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[35]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_3_[16] ),
        .O(\mul_ln154_reg_976[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[35]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_3_[15] ),
        .O(\mul_ln154_reg_976[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[39]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln154_reg_976[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[39]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln154_reg_976[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[39]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln154_reg_976[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[39]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln154_reg_976[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[43]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln154_reg_976[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[43]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln154_reg_976[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[43]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln154_reg_976[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[43]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln154_reg_976[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[47]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln154_reg_976[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[47]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln154_reg_976[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[47]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln154_reg_976[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[47]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln154_reg_976[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[51]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln154_reg_976[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[51]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln154_reg_976[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[51]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln154_reg_976[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[51]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln154_reg_976[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[55]_i_2 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln154_reg_976[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[55]_i_3 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln154_reg_976[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[55]_i_4 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln154_reg_976[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[55]_i_5 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln154_reg_976[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[59]_i_2 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln154_reg_976[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[59]_i_3 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln154_reg_976[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[59]_i_4 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln154_reg_976[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[59]_i_5 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln154_reg_976[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[62]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln154_reg_976[62]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[62]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln154_reg_976[62]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_976[62]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln154_reg_976[62]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln154_reg_976_reg[19]_i_1_n_3 ,\mul_ln154_reg_976_reg[19]_i_1_n_4 ,\mul_ln154_reg_976_reg[19]_i_1_n_5 ,\mul_ln154_reg_976_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln154_reg_976[19]_i_2_n_3 ,\mul_ln154_reg_976[19]_i_3_n_3 ,\mul_ln154_reg_976[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[23]_i_1 
       (.CI(\mul_ln154_reg_976_reg[19]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[23]_i_1_n_3 ,\mul_ln154_reg_976_reg[23]_i_1_n_4 ,\mul_ln154_reg_976_reg[23]_i_1_n_5 ,\mul_ln154_reg_976_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(D[23:20]),
        .S({\mul_ln154_reg_976[23]_i_2_n_3 ,\mul_ln154_reg_976[23]_i_3_n_3 ,\mul_ln154_reg_976[23]_i_4_n_3 ,\mul_ln154_reg_976[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[27]_i_1 
       (.CI(\mul_ln154_reg_976_reg[23]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[27]_i_1_n_3 ,\mul_ln154_reg_976_reg[27]_i_1_n_4 ,\mul_ln154_reg_976_reg[27]_i_1_n_5 ,\mul_ln154_reg_976_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(D[27:24]),
        .S({\mul_ln154_reg_976[27]_i_2_n_3 ,\mul_ln154_reg_976[27]_i_3_n_3 ,\mul_ln154_reg_976[27]_i_4_n_3 ,\mul_ln154_reg_976[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[31]_i_1 
       (.CI(\mul_ln154_reg_976_reg[27]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[31]_i_1_n_3 ,\mul_ln154_reg_976_reg[31]_i_1_n_4 ,\mul_ln154_reg_976_reg[31]_i_1_n_5 ,\mul_ln154_reg_976_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(D[31:28]),
        .S({\mul_ln154_reg_976[31]_i_2_n_3 ,\mul_ln154_reg_976[31]_i_3_n_3 ,\mul_ln154_reg_976[31]_i_4_n_3 ,\mul_ln154_reg_976[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[35]_i_1 
       (.CI(\mul_ln154_reg_976_reg[31]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[35]_i_1_n_3 ,\mul_ln154_reg_976_reg[35]_i_1_n_4 ,\mul_ln154_reg_976_reg[35]_i_1_n_5 ,\mul_ln154_reg_976_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(D[35:32]),
        .S({\mul_ln154_reg_976[35]_i_2_n_3 ,\mul_ln154_reg_976[35]_i_3_n_3 ,\mul_ln154_reg_976[35]_i_4_n_3 ,\mul_ln154_reg_976[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[39]_i_1 
       (.CI(\mul_ln154_reg_976_reg[35]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[39]_i_1_n_3 ,\mul_ln154_reg_976_reg[39]_i_1_n_4 ,\mul_ln154_reg_976_reg[39]_i_1_n_5 ,\mul_ln154_reg_976_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(D[39:36]),
        .S({\mul_ln154_reg_976[39]_i_2_n_3 ,\mul_ln154_reg_976[39]_i_3_n_3 ,\mul_ln154_reg_976[39]_i_4_n_3 ,\mul_ln154_reg_976[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[43]_i_1 
       (.CI(\mul_ln154_reg_976_reg[39]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[43]_i_1_n_3 ,\mul_ln154_reg_976_reg[43]_i_1_n_4 ,\mul_ln154_reg_976_reg[43]_i_1_n_5 ,\mul_ln154_reg_976_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(D[43:40]),
        .S({\mul_ln154_reg_976[43]_i_2_n_3 ,\mul_ln154_reg_976[43]_i_3_n_3 ,\mul_ln154_reg_976[43]_i_4_n_3 ,\mul_ln154_reg_976[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[47]_i_1 
       (.CI(\mul_ln154_reg_976_reg[43]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[47]_i_1_n_3 ,\mul_ln154_reg_976_reg[47]_i_1_n_4 ,\mul_ln154_reg_976_reg[47]_i_1_n_5 ,\mul_ln154_reg_976_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(D[47:44]),
        .S({\mul_ln154_reg_976[47]_i_2_n_3 ,\mul_ln154_reg_976[47]_i_3_n_3 ,\mul_ln154_reg_976[47]_i_4_n_3 ,\mul_ln154_reg_976[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[51]_i_1 
       (.CI(\mul_ln154_reg_976_reg[47]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[51]_i_1_n_3 ,\mul_ln154_reg_976_reg[51]_i_1_n_4 ,\mul_ln154_reg_976_reg[51]_i_1_n_5 ,\mul_ln154_reg_976_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(D[51:48]),
        .S({\mul_ln154_reg_976[51]_i_2_n_3 ,\mul_ln154_reg_976[51]_i_3_n_3 ,\mul_ln154_reg_976[51]_i_4_n_3 ,\mul_ln154_reg_976[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[55]_i_1 
       (.CI(\mul_ln154_reg_976_reg[51]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[55]_i_1_n_3 ,\mul_ln154_reg_976_reg[55]_i_1_n_4 ,\mul_ln154_reg_976_reg[55]_i_1_n_5 ,\mul_ln154_reg_976_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73}),
        .O(D[55:52]),
        .S({\mul_ln154_reg_976[55]_i_2_n_3 ,\mul_ln154_reg_976[55]_i_3_n_3 ,\mul_ln154_reg_976[55]_i_4_n_3 ,\mul_ln154_reg_976[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[59]_i_1 
       (.CI(\mul_ln154_reg_976_reg[55]_i_1_n_3 ),
        .CO({\mul_ln154_reg_976_reg[59]_i_1_n_3 ,\mul_ln154_reg_976_reg[59]_i_1_n_4 ,\mul_ln154_reg_976_reg[59]_i_1_n_5 ,\mul_ln154_reg_976_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69}),
        .O(D[59:56]),
        .S({\mul_ln154_reg_976[59]_i_2_n_3 ,\mul_ln154_reg_976[59]_i_3_n_3 ,\mul_ln154_reg_976[59]_i_4_n_3 ,\mul_ln154_reg_976[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_976_reg[62]_i_1 
       (.CI(\mul_ln154_reg_976_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln154_reg_976_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln154_reg_976_reg[62]_i_1_n_5 ,\mul_ln154_reg_976_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff0_reg__0_n_64,buff0_reg__0_n_65}),
        .O({\NLW_mul_ln154_reg_976_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln154_reg_976[62]_i_2_n_3 ,\mul_ln154_reg_976[62]_i_3_n_3 ,\mul_ln154_reg_976[62]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_mul_32ns_31ns_63_2_1" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32ns_31ns_63_2_1
   (D,
    Q,
    IFMCH_curr0,
    ap_clk,
    buff0_reg_0);
  output [62:0]D;
  input [1:0]Q;
  input IFMCH_curr0;
  input ap_clk;
  input [31:0]buff0_reg_0;

  wire [62:0]D;
  wire IFMCH_curr0;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire \buff0_reg_n_3_[0] ;
  wire \buff0_reg_n_3_[10] ;
  wire \buff0_reg_n_3_[11] ;
  wire \buff0_reg_n_3_[12] ;
  wire \buff0_reg_n_3_[13] ;
  wire \buff0_reg_n_3_[14] ;
  wire \buff0_reg_n_3_[15] ;
  wire \buff0_reg_n_3_[16] ;
  wire \buff0_reg_n_3_[1] ;
  wire \buff0_reg_n_3_[2] ;
  wire \buff0_reg_n_3_[3] ;
  wire \buff0_reg_n_3_[4] ;
  wire \buff0_reg_n_3_[5] ;
  wire \buff0_reg_n_3_[6] ;
  wire \buff0_reg_n_3_[7] ;
  wire \buff0_reg_n_3_[8] ;
  wire \buff0_reg_n_3_[9] ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln154_1_reg_981[19]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[19]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[19]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[23]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[23]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[23]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[23]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[27]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[27]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[27]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[27]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[31]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[31]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[31]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[31]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[35]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[35]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[35]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[35]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[39]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[39]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[39]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[39]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[43]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[43]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[43]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[43]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[47]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[47]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[47]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[47]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[51]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[51]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[51]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[51]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[55]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[55]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[55]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[55]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[59]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[59]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[59]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981[59]_i_5_n_3 ;
  wire \mul_ln154_1_reg_981[62]_i_2_n_3 ;
  wire \mul_ln154_1_reg_981[62]_i_3_n_3 ;
  wire \mul_ln154_1_reg_981[62]_i_4_n_3 ;
  wire \mul_ln154_1_reg_981_reg[19]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[19]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[19]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[19]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[23]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[23]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[23]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[23]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[27]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[27]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[27]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[27]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[31]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[31]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[31]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[31]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[35]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[35]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[35]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[35]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[39]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[39]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[39]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[39]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[43]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[43]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[43]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[43]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[47]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[47]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[47]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[47]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[51]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[51]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[51]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[51]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[55]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[55]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[55]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[55]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[59]_i_1_n_3 ;
  wire \mul_ln154_1_reg_981_reg[59]_i_1_n_4 ;
  wire \mul_ln154_1_reg_981_reg[59]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[59]_i_1_n_6 ;
  wire \mul_ln154_1_reg_981_reg[62]_i_1_n_5 ;
  wire \mul_ln154_1_reg_981_reg[62]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_mul_ln154_1_reg_981_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln154_1_reg_981_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[19]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_3_[2] ),
        .O(\mul_ln154_1_reg_981[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[19]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_3_[1] ),
        .O(\mul_ln154_1_reg_981[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[19]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_3_[0] ),
        .O(\mul_ln154_1_reg_981[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[23]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_3_[6] ),
        .O(\mul_ln154_1_reg_981[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[23]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_3_[5] ),
        .O(\mul_ln154_1_reg_981[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[23]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_3_[4] ),
        .O(\mul_ln154_1_reg_981[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[23]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_3_[3] ),
        .O(\mul_ln154_1_reg_981[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[27]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_3_[10] ),
        .O(\mul_ln154_1_reg_981[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[27]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_3_[9] ),
        .O(\mul_ln154_1_reg_981[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[27]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_3_[8] ),
        .O(\mul_ln154_1_reg_981[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[27]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_3_[7] ),
        .O(\mul_ln154_1_reg_981[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[31]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_3_[14] ),
        .O(\mul_ln154_1_reg_981[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[31]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_3_[13] ),
        .O(\mul_ln154_1_reg_981[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[31]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_3_[12] ),
        .O(\mul_ln154_1_reg_981[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[31]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_3_[11] ),
        .O(\mul_ln154_1_reg_981[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[35]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln154_1_reg_981[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[35]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln154_1_reg_981[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[35]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_3_[16] ),
        .O(\mul_ln154_1_reg_981[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[35]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_3_[15] ),
        .O(\mul_ln154_1_reg_981[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[39]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln154_1_reg_981[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[39]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln154_1_reg_981[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[39]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln154_1_reg_981[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[39]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln154_1_reg_981[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[43]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln154_1_reg_981[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[43]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln154_1_reg_981[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[43]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln154_1_reg_981[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[43]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln154_1_reg_981[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[47]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln154_1_reg_981[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[47]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln154_1_reg_981[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[47]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln154_1_reg_981[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[47]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln154_1_reg_981[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[51]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln154_1_reg_981[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[51]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln154_1_reg_981[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[51]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln154_1_reg_981[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[51]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln154_1_reg_981[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[55]_i_2 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln154_1_reg_981[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[55]_i_3 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln154_1_reg_981[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[55]_i_4 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln154_1_reg_981[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[55]_i_5 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln154_1_reg_981[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[59]_i_2 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln154_1_reg_981[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[59]_i_3 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln154_1_reg_981[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[59]_i_4 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln154_1_reg_981[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[59]_i_5 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln154_1_reg_981[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[62]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln154_1_reg_981[62]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[62]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln154_1_reg_981[62]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_981[62]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln154_1_reg_981[62]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln154_1_reg_981_reg[19]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[19]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[19]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln154_1_reg_981[19]_i_2_n_3 ,\mul_ln154_1_reg_981[19]_i_3_n_3 ,\mul_ln154_1_reg_981[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[23]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[19]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[23]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[23]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[23]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(D[23:20]),
        .S({\mul_ln154_1_reg_981[23]_i_2_n_3 ,\mul_ln154_1_reg_981[23]_i_3_n_3 ,\mul_ln154_1_reg_981[23]_i_4_n_3 ,\mul_ln154_1_reg_981[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[27]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[23]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[27]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[27]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[27]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(D[27:24]),
        .S({\mul_ln154_1_reg_981[27]_i_2_n_3 ,\mul_ln154_1_reg_981[27]_i_3_n_3 ,\mul_ln154_1_reg_981[27]_i_4_n_3 ,\mul_ln154_1_reg_981[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[31]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[27]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[31]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[31]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[31]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(D[31:28]),
        .S({\mul_ln154_1_reg_981[31]_i_2_n_3 ,\mul_ln154_1_reg_981[31]_i_3_n_3 ,\mul_ln154_1_reg_981[31]_i_4_n_3 ,\mul_ln154_1_reg_981[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[35]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[31]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[35]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[35]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[35]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(D[35:32]),
        .S({\mul_ln154_1_reg_981[35]_i_2_n_3 ,\mul_ln154_1_reg_981[35]_i_3_n_3 ,\mul_ln154_1_reg_981[35]_i_4_n_3 ,\mul_ln154_1_reg_981[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[39]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[35]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[39]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[39]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[39]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(D[39:36]),
        .S({\mul_ln154_1_reg_981[39]_i_2_n_3 ,\mul_ln154_1_reg_981[39]_i_3_n_3 ,\mul_ln154_1_reg_981[39]_i_4_n_3 ,\mul_ln154_1_reg_981[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[43]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[39]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[43]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[43]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[43]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(D[43:40]),
        .S({\mul_ln154_1_reg_981[43]_i_2_n_3 ,\mul_ln154_1_reg_981[43]_i_3_n_3 ,\mul_ln154_1_reg_981[43]_i_4_n_3 ,\mul_ln154_1_reg_981[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[47]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[43]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[47]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[47]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[47]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(D[47:44]),
        .S({\mul_ln154_1_reg_981[47]_i_2_n_3 ,\mul_ln154_1_reg_981[47]_i_3_n_3 ,\mul_ln154_1_reg_981[47]_i_4_n_3 ,\mul_ln154_1_reg_981[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[51]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[47]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[51]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[51]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[51]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(D[51:48]),
        .S({\mul_ln154_1_reg_981[51]_i_2_n_3 ,\mul_ln154_1_reg_981[51]_i_3_n_3 ,\mul_ln154_1_reg_981[51]_i_4_n_3 ,\mul_ln154_1_reg_981[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[55]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[51]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[55]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[55]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[55]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73}),
        .O(D[55:52]),
        .S({\mul_ln154_1_reg_981[55]_i_2_n_3 ,\mul_ln154_1_reg_981[55]_i_3_n_3 ,\mul_ln154_1_reg_981[55]_i_4_n_3 ,\mul_ln154_1_reg_981[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[59]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[55]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_981_reg[59]_i_1_n_3 ,\mul_ln154_1_reg_981_reg[59]_i_1_n_4 ,\mul_ln154_1_reg_981_reg[59]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69}),
        .O(D[59:56]),
        .S({\mul_ln154_1_reg_981[59]_i_2_n_3 ,\mul_ln154_1_reg_981[59]_i_3_n_3 ,\mul_ln154_1_reg_981[59]_i_4_n_3 ,\mul_ln154_1_reg_981[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_981_reg[62]_i_1 
       (.CI(\mul_ln154_1_reg_981_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln154_1_reg_981_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln154_1_reg_981_reg[62]_i_1_n_5 ,\mul_ln154_1_reg_981_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff0_reg__0_n_64,buff0_reg__0_n_65}),
        .O({\NLW_mul_ln154_1_reg_981_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln154_1_reg_981[62]_i_2_n_3 ,\mul_ln154_1_reg_981[62]_i_3_n_3 ,\mul_ln154_1_reg_981[62]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[17:1]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_mul_32s_32s_32_1_1" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32s_32s_32_1_1
   (D,
    Q,
    \KER_size_0_reg_886[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_size_0_reg_886[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_size_0_reg_886[13]_i_11_n_3 ;
  wire \KER_size_0_reg_886[13]_i_12_n_3 ;
  wire \KER_size_0_reg_886[13]_i_13_n_3 ;
  wire \KER_size_0_reg_886[13]_i_14_n_3 ;
  wire \KER_size_0_reg_886[13]_i_15_n_3 ;
  wire \KER_size_0_reg_886[13]_i_16_n_3 ;
  wire \KER_size_0_reg_886[13]_i_17_n_3 ;
  wire \KER_size_0_reg_886[13]_i_2_n_3 ;
  wire \KER_size_0_reg_886[13]_i_3_n_3 ;
  wire \KER_size_0_reg_886[13]_i_4_n_3 ;
  wire \KER_size_0_reg_886[13]_i_5_n_3 ;
  wire \KER_size_0_reg_886[13]_i_6_n_3 ;
  wire \KER_size_0_reg_886[13]_i_7_n_3 ;
  wire \KER_size_0_reg_886[13]_i_8_n_3 ;
  wire \KER_size_0_reg_886[13]_i_9_n_3 ;
  wire \KER_size_0_reg_886[17]_i_12_n_3 ;
  wire \KER_size_0_reg_886[17]_i_13_n_3 ;
  wire \KER_size_0_reg_886[17]_i_14_n_3 ;
  wire \KER_size_0_reg_886[17]_i_15_n_3 ;
  wire \KER_size_0_reg_886[17]_i_16_n_3 ;
  wire \KER_size_0_reg_886[17]_i_17_n_3 ;
  wire \KER_size_0_reg_886[17]_i_18_n_3 ;
  wire \KER_size_0_reg_886[17]_i_19_n_3 ;
  wire \KER_size_0_reg_886[17]_i_20_n_3 ;
  wire \KER_size_0_reg_886[17]_i_21_n_3 ;
  wire \KER_size_0_reg_886[17]_i_22_n_3 ;
  wire \KER_size_0_reg_886[17]_i_23_n_3 ;
  wire \KER_size_0_reg_886[17]_i_24_n_3 ;
  wire \KER_size_0_reg_886[17]_i_25_n_3 ;
  wire \KER_size_0_reg_886[17]_i_26_n_3 ;
  wire \KER_size_0_reg_886[17]_i_27_n_3 ;
  wire \KER_size_0_reg_886[17]_i_2_n_3 ;
  wire \KER_size_0_reg_886[17]_i_3_n_3 ;
  wire \KER_size_0_reg_886[17]_i_4_n_3 ;
  wire \KER_size_0_reg_886[17]_i_5_n_3 ;
  wire \KER_size_0_reg_886[17]_i_6_n_3 ;
  wire \KER_size_0_reg_886[17]_i_7_n_3 ;
  wire \KER_size_0_reg_886[17]_i_8_n_3 ;
  wire \KER_size_0_reg_886[17]_i_9_n_3 ;
  wire \KER_size_0_reg_886[21]_i_100_n_3 ;
  wire \KER_size_0_reg_886[21]_i_12_n_3 ;
  wire \KER_size_0_reg_886[21]_i_13_n_3 ;
  wire \KER_size_0_reg_886[21]_i_14_n_3 ;
  wire \KER_size_0_reg_886[21]_i_15_n_3 ;
  wire \KER_size_0_reg_886[21]_i_16_n_3 ;
  wire \KER_size_0_reg_886[21]_i_17_n_3 ;
  wire \KER_size_0_reg_886[21]_i_18_n_3 ;
  wire \KER_size_0_reg_886[21]_i_19_n_3 ;
  wire \KER_size_0_reg_886[21]_i_20_n_3 ;
  wire \KER_size_0_reg_886[21]_i_21_n_3 ;
  wire \KER_size_0_reg_886[21]_i_22_n_3 ;
  wire \KER_size_0_reg_886[21]_i_23_n_3 ;
  wire \KER_size_0_reg_886[21]_i_24_n_3 ;
  wire \KER_size_0_reg_886[21]_i_25_n_3 ;
  wire \KER_size_0_reg_886[21]_i_26_n_3 ;
  wire \KER_size_0_reg_886[21]_i_27_n_3 ;
  wire \KER_size_0_reg_886[21]_i_2_n_3 ;
  wire \KER_size_0_reg_886[21]_i_34_n_3 ;
  wire \KER_size_0_reg_886[21]_i_35_n_3 ;
  wire \KER_size_0_reg_886[21]_i_36_n_3 ;
  wire \KER_size_0_reg_886[21]_i_37_n_3 ;
  wire \KER_size_0_reg_886[21]_i_38_n_3 ;
  wire \KER_size_0_reg_886[21]_i_39_n_3 ;
  wire \KER_size_0_reg_886[21]_i_3_n_3 ;
  wire \KER_size_0_reg_886[21]_i_40_n_3 ;
  wire \KER_size_0_reg_886[21]_i_41_n_3 ;
  wire \KER_size_0_reg_886[21]_i_42_n_3 ;
  wire \KER_size_0_reg_886[21]_i_43_n_3 ;
  wire \KER_size_0_reg_886[21]_i_44_n_3 ;
  wire \KER_size_0_reg_886[21]_i_45_n_3 ;
  wire \KER_size_0_reg_886[21]_i_46_n_3 ;
  wire \KER_size_0_reg_886[21]_i_47_n_3 ;
  wire \KER_size_0_reg_886[21]_i_48_n_3 ;
  wire \KER_size_0_reg_886[21]_i_49_n_3 ;
  wire \KER_size_0_reg_886[21]_i_4_n_3 ;
  wire \KER_size_0_reg_886[21]_i_50_n_3 ;
  wire \KER_size_0_reg_886[21]_i_51_n_3 ;
  wire \KER_size_0_reg_886[21]_i_52_n_3 ;
  wire \KER_size_0_reg_886[21]_i_53_n_3 ;
  wire \KER_size_0_reg_886[21]_i_54_n_3 ;
  wire \KER_size_0_reg_886[21]_i_55_n_3 ;
  wire \KER_size_0_reg_886[21]_i_56_n_3 ;
  wire \KER_size_0_reg_886[21]_i_57_n_3 ;
  wire \KER_size_0_reg_886[21]_i_58_n_3 ;
  wire \KER_size_0_reg_886[21]_i_59_n_3 ;
  wire \KER_size_0_reg_886[21]_i_5_n_3 ;
  wire \KER_size_0_reg_886[21]_i_60_n_3 ;
  wire \KER_size_0_reg_886[21]_i_61_n_3 ;
  wire \KER_size_0_reg_886[21]_i_62_n_3 ;
  wire \KER_size_0_reg_886[21]_i_63_n_3 ;
  wire \KER_size_0_reg_886[21]_i_64_n_3 ;
  wire \KER_size_0_reg_886[21]_i_65_n_3 ;
  wire \KER_size_0_reg_886[21]_i_66_n_3 ;
  wire \KER_size_0_reg_886[21]_i_67_n_3 ;
  wire \KER_size_0_reg_886[21]_i_68_n_3 ;
  wire \KER_size_0_reg_886[21]_i_69_n_3 ;
  wire \KER_size_0_reg_886[21]_i_6_n_3 ;
  wire \KER_size_0_reg_886[21]_i_70_n_3 ;
  wire \KER_size_0_reg_886[21]_i_71_n_3 ;
  wire \KER_size_0_reg_886[21]_i_72_n_3 ;
  wire \KER_size_0_reg_886[21]_i_73_n_3 ;
  wire \KER_size_0_reg_886[21]_i_74_n_3 ;
  wire \KER_size_0_reg_886[21]_i_75_n_3 ;
  wire \KER_size_0_reg_886[21]_i_76_n_3 ;
  wire \KER_size_0_reg_886[21]_i_77_n_3 ;
  wire \KER_size_0_reg_886[21]_i_78_n_3 ;
  wire \KER_size_0_reg_886[21]_i_79_n_3 ;
  wire \KER_size_0_reg_886[21]_i_7_n_3 ;
  wire \KER_size_0_reg_886[21]_i_80_n_3 ;
  wire \KER_size_0_reg_886[21]_i_81_n_3 ;
  wire \KER_size_0_reg_886[21]_i_82_n_3 ;
  wire \KER_size_0_reg_886[21]_i_83_n_3 ;
  wire \KER_size_0_reg_886[21]_i_84_n_3 ;
  wire \KER_size_0_reg_886[21]_i_85_n_3 ;
  wire \KER_size_0_reg_886[21]_i_86_n_3 ;
  wire \KER_size_0_reg_886[21]_i_87_n_3 ;
  wire \KER_size_0_reg_886[21]_i_88_n_3 ;
  wire \KER_size_0_reg_886[21]_i_89_n_3 ;
  wire \KER_size_0_reg_886[21]_i_8_n_3 ;
  wire \KER_size_0_reg_886[21]_i_90_n_3 ;
  wire \KER_size_0_reg_886[21]_i_91_n_3 ;
  wire \KER_size_0_reg_886[21]_i_92_n_3 ;
  wire \KER_size_0_reg_886[21]_i_93_n_3 ;
  wire \KER_size_0_reg_886[21]_i_94_n_3 ;
  wire \KER_size_0_reg_886[21]_i_95_n_3 ;
  wire \KER_size_0_reg_886[21]_i_96_n_3 ;
  wire \KER_size_0_reg_886[21]_i_97_n_3 ;
  wire \KER_size_0_reg_886[21]_i_98_n_3 ;
  wire \KER_size_0_reg_886[21]_i_99_n_3 ;
  wire \KER_size_0_reg_886[21]_i_9_n_3 ;
  wire \KER_size_0_reg_886[25]_i_100_n_3 ;
  wire \KER_size_0_reg_886[25]_i_101_n_3 ;
  wire \KER_size_0_reg_886[25]_i_102_n_3 ;
  wire \KER_size_0_reg_886[25]_i_103_n_3 ;
  wire \KER_size_0_reg_886[25]_i_104_n_3 ;
  wire \KER_size_0_reg_886[25]_i_105_n_3 ;
  wire \KER_size_0_reg_886[25]_i_106_n_3 ;
  wire \KER_size_0_reg_886[25]_i_107_n_3 ;
  wire \KER_size_0_reg_886[25]_i_108_n_3 ;
  wire \KER_size_0_reg_886[25]_i_109_n_3 ;
  wire \KER_size_0_reg_886[25]_i_110_n_3 ;
  wire \KER_size_0_reg_886[25]_i_111_n_3 ;
  wire \KER_size_0_reg_886[25]_i_112_n_3 ;
  wire \KER_size_0_reg_886[25]_i_113_n_3 ;
  wire \KER_size_0_reg_886[25]_i_114_n_3 ;
  wire \KER_size_0_reg_886[25]_i_115_n_3 ;
  wire \KER_size_0_reg_886[25]_i_116_n_3 ;
  wire \KER_size_0_reg_886[25]_i_117_n_3 ;
  wire \KER_size_0_reg_886[25]_i_118_n_3 ;
  wire \KER_size_0_reg_886[25]_i_119_n_3 ;
  wire \KER_size_0_reg_886[25]_i_120_n_3 ;
  wire \KER_size_0_reg_886[25]_i_121_n_3 ;
  wire \KER_size_0_reg_886[25]_i_122_n_3 ;
  wire \KER_size_0_reg_886[25]_i_14_n_3 ;
  wire \KER_size_0_reg_886[25]_i_15_n_3 ;
  wire \KER_size_0_reg_886[25]_i_16_n_3 ;
  wire \KER_size_0_reg_886[25]_i_17_n_3 ;
  wire \KER_size_0_reg_886[25]_i_18_n_3 ;
  wire \KER_size_0_reg_886[25]_i_19_n_3 ;
  wire \KER_size_0_reg_886[25]_i_20_n_3 ;
  wire \KER_size_0_reg_886[25]_i_21_n_3 ;
  wire \KER_size_0_reg_886[25]_i_22_n_3 ;
  wire \KER_size_0_reg_886[25]_i_23_n_3 ;
  wire \KER_size_0_reg_886[25]_i_24_n_3 ;
  wire \KER_size_0_reg_886[25]_i_25_n_3 ;
  wire \KER_size_0_reg_886[25]_i_26_n_3 ;
  wire \KER_size_0_reg_886[25]_i_27_n_3 ;
  wire \KER_size_0_reg_886[25]_i_28_n_3 ;
  wire \KER_size_0_reg_886[25]_i_29_n_3 ;
  wire \KER_size_0_reg_886[25]_i_2_n_3 ;
  wire \KER_size_0_reg_886[25]_i_30_n_3 ;
  wire \KER_size_0_reg_886[25]_i_31_n_3 ;
  wire \KER_size_0_reg_886[25]_i_32_n_3 ;
  wire \KER_size_0_reg_886[25]_i_33_n_3 ;
  wire \KER_size_0_reg_886[25]_i_34_n_3 ;
  wire \KER_size_0_reg_886[25]_i_35_n_3 ;
  wire \KER_size_0_reg_886[25]_i_36_n_3 ;
  wire \KER_size_0_reg_886[25]_i_37_n_3 ;
  wire \KER_size_0_reg_886[25]_i_38_n_3 ;
  wire \KER_size_0_reg_886[25]_i_39_n_3 ;
  wire \KER_size_0_reg_886[25]_i_3_n_3 ;
  wire \KER_size_0_reg_886[25]_i_40_n_3 ;
  wire \KER_size_0_reg_886[25]_i_41_n_3 ;
  wire \KER_size_0_reg_886[25]_i_42_n_3 ;
  wire \KER_size_0_reg_886[25]_i_43_n_3 ;
  wire \KER_size_0_reg_886[25]_i_44_n_3 ;
  wire \KER_size_0_reg_886[25]_i_4_n_3 ;
  wire \KER_size_0_reg_886[25]_i_51_n_3 ;
  wire \KER_size_0_reg_886[25]_i_52_n_3 ;
  wire \KER_size_0_reg_886[25]_i_53_n_3 ;
  wire \KER_size_0_reg_886[25]_i_54_n_3 ;
  wire \KER_size_0_reg_886[25]_i_55_n_3 ;
  wire \KER_size_0_reg_886[25]_i_56_n_3 ;
  wire \KER_size_0_reg_886[25]_i_57_n_3 ;
  wire \KER_size_0_reg_886[25]_i_58_n_3 ;
  wire \KER_size_0_reg_886[25]_i_59_n_3 ;
  wire \KER_size_0_reg_886[25]_i_5_n_3 ;
  wire \KER_size_0_reg_886[25]_i_60_n_3 ;
  wire \KER_size_0_reg_886[25]_i_61_n_3 ;
  wire \KER_size_0_reg_886[25]_i_62_n_3 ;
  wire \KER_size_0_reg_886[25]_i_63_n_3 ;
  wire \KER_size_0_reg_886[25]_i_64_n_3 ;
  wire \KER_size_0_reg_886[25]_i_65_n_3 ;
  wire \KER_size_0_reg_886[25]_i_66_n_3 ;
  wire \KER_size_0_reg_886[25]_i_67_n_3 ;
  wire \KER_size_0_reg_886[25]_i_68_n_3 ;
  wire \KER_size_0_reg_886[25]_i_69_n_3 ;
  wire \KER_size_0_reg_886[25]_i_6_n_3 ;
  wire \KER_size_0_reg_886[25]_i_70_n_3 ;
  wire \KER_size_0_reg_886[25]_i_71_n_3 ;
  wire \KER_size_0_reg_886[25]_i_72_n_3 ;
  wire \KER_size_0_reg_886[25]_i_73_n_3 ;
  wire \KER_size_0_reg_886[25]_i_74_n_3 ;
  wire \KER_size_0_reg_886[25]_i_75_n_3 ;
  wire \KER_size_0_reg_886[25]_i_76_n_3 ;
  wire \KER_size_0_reg_886[25]_i_77_n_3 ;
  wire \KER_size_0_reg_886[25]_i_78_n_3 ;
  wire \KER_size_0_reg_886[25]_i_79_n_3 ;
  wire \KER_size_0_reg_886[25]_i_7_n_3 ;
  wire \KER_size_0_reg_886[25]_i_80_n_3 ;
  wire \KER_size_0_reg_886[25]_i_81_n_3 ;
  wire \KER_size_0_reg_886[25]_i_82_n_3 ;
  wire \KER_size_0_reg_886[25]_i_83_n_3 ;
  wire \KER_size_0_reg_886[25]_i_84_n_3 ;
  wire \KER_size_0_reg_886[25]_i_85_n_3 ;
  wire \KER_size_0_reg_886[25]_i_86_n_3 ;
  wire \KER_size_0_reg_886[25]_i_87_n_3 ;
  wire \KER_size_0_reg_886[25]_i_88_n_3 ;
  wire \KER_size_0_reg_886[25]_i_89_n_3 ;
  wire \KER_size_0_reg_886[25]_i_8_n_3 ;
  wire \KER_size_0_reg_886[25]_i_90_n_3 ;
  wire \KER_size_0_reg_886[25]_i_91_n_3 ;
  wire \KER_size_0_reg_886[25]_i_92_n_3 ;
  wire \KER_size_0_reg_886[25]_i_93_n_3 ;
  wire \KER_size_0_reg_886[25]_i_94_n_3 ;
  wire \KER_size_0_reg_886[25]_i_95_n_3 ;
  wire \KER_size_0_reg_886[25]_i_96_n_3 ;
  wire \KER_size_0_reg_886[25]_i_97_n_3 ;
  wire \KER_size_0_reg_886[25]_i_98_n_3 ;
  wire \KER_size_0_reg_886[25]_i_99_n_3 ;
  wire \KER_size_0_reg_886[25]_i_9_n_3 ;
  wire \KER_size_0_reg_886[29]_i_100_n_3 ;
  wire \KER_size_0_reg_886[29]_i_101_n_3 ;
  wire \KER_size_0_reg_886[29]_i_102_n_3 ;
  wire \KER_size_0_reg_886[29]_i_103_n_3 ;
  wire \KER_size_0_reg_886[29]_i_104_n_3 ;
  wire \KER_size_0_reg_886[29]_i_105_n_3 ;
  wire \KER_size_0_reg_886[29]_i_106_n_3 ;
  wire \KER_size_0_reg_886[29]_i_107_n_3 ;
  wire \KER_size_0_reg_886[29]_i_108_n_3 ;
  wire \KER_size_0_reg_886[29]_i_109_n_3 ;
  wire \KER_size_0_reg_886[29]_i_110_n_3 ;
  wire \KER_size_0_reg_886[29]_i_111_n_3 ;
  wire \KER_size_0_reg_886[29]_i_112_n_3 ;
  wire \KER_size_0_reg_886[29]_i_113_n_3 ;
  wire \KER_size_0_reg_886[29]_i_114_n_3 ;
  wire \KER_size_0_reg_886[29]_i_115_n_3 ;
  wire \KER_size_0_reg_886[29]_i_116_n_3 ;
  wire \KER_size_0_reg_886[29]_i_117_n_3 ;
  wire \KER_size_0_reg_886[29]_i_118_n_3 ;
  wire \KER_size_0_reg_886[29]_i_119_n_3 ;
  wire \KER_size_0_reg_886[29]_i_120_n_3 ;
  wire \KER_size_0_reg_886[29]_i_121_n_3 ;
  wire \KER_size_0_reg_886[29]_i_122_n_3 ;
  wire \KER_size_0_reg_886[29]_i_123_n_3 ;
  wire \KER_size_0_reg_886[29]_i_124_n_3 ;
  wire \KER_size_0_reg_886[29]_i_125_n_3 ;
  wire \KER_size_0_reg_886[29]_i_126_n_3 ;
  wire \KER_size_0_reg_886[29]_i_127_n_3 ;
  wire \KER_size_0_reg_886[29]_i_128_n_3 ;
  wire \KER_size_0_reg_886[29]_i_129_n_3 ;
  wire \KER_size_0_reg_886[29]_i_130_n_3 ;
  wire \KER_size_0_reg_886[29]_i_131_n_3 ;
  wire \KER_size_0_reg_886[29]_i_132_n_3 ;
  wire \KER_size_0_reg_886[29]_i_133_n_3 ;
  wire \KER_size_0_reg_886[29]_i_134_n_3 ;
  wire \KER_size_0_reg_886[29]_i_135_n_3 ;
  wire \KER_size_0_reg_886[29]_i_136_n_3 ;
  wire \KER_size_0_reg_886[29]_i_137_n_3 ;
  wire \KER_size_0_reg_886[29]_i_138_n_3 ;
  wire \KER_size_0_reg_886[29]_i_139_n_3 ;
  wire \KER_size_0_reg_886[29]_i_13_n_3 ;
  wire \KER_size_0_reg_886[29]_i_140_n_3 ;
  wire \KER_size_0_reg_886[29]_i_141_n_3 ;
  wire \KER_size_0_reg_886[29]_i_142_n_3 ;
  wire \KER_size_0_reg_886[29]_i_143_n_3 ;
  wire \KER_size_0_reg_886[29]_i_144_n_3 ;
  wire \KER_size_0_reg_886[29]_i_145_n_3 ;
  wire \KER_size_0_reg_886[29]_i_146_n_3 ;
  wire \KER_size_0_reg_886[29]_i_147_n_3 ;
  wire \KER_size_0_reg_886[29]_i_148_n_3 ;
  wire \KER_size_0_reg_886[29]_i_149_n_3 ;
  wire \KER_size_0_reg_886[29]_i_14_n_3 ;
  wire \KER_size_0_reg_886[29]_i_150_n_3 ;
  wire \KER_size_0_reg_886[29]_i_151_n_3 ;
  wire \KER_size_0_reg_886[29]_i_152_n_3 ;
  wire \KER_size_0_reg_886[29]_i_153_n_3 ;
  wire \KER_size_0_reg_886[29]_i_15_n_3 ;
  wire \KER_size_0_reg_886[29]_i_16_n_3 ;
  wire \KER_size_0_reg_886[29]_i_17_n_3 ;
  wire \KER_size_0_reg_886[29]_i_18_n_3 ;
  wire \KER_size_0_reg_886[29]_i_19_n_3 ;
  wire \KER_size_0_reg_886[29]_i_20_n_3 ;
  wire \KER_size_0_reg_886[29]_i_21_n_3 ;
  wire \KER_size_0_reg_886[29]_i_22_n_3 ;
  wire \KER_size_0_reg_886[29]_i_23_n_3 ;
  wire \KER_size_0_reg_886[29]_i_24_n_3 ;
  wire \KER_size_0_reg_886[29]_i_25_n_3 ;
  wire \KER_size_0_reg_886[29]_i_26_n_3 ;
  wire \KER_size_0_reg_886[29]_i_27_n_3 ;
  wire \KER_size_0_reg_886[29]_i_28_n_3 ;
  wire \KER_size_0_reg_886[29]_i_29_n_3 ;
  wire \KER_size_0_reg_886[29]_i_2_n_3 ;
  wire \KER_size_0_reg_886[29]_i_30_n_3 ;
  wire \KER_size_0_reg_886[29]_i_31_n_3 ;
  wire \KER_size_0_reg_886[29]_i_32_n_3 ;
  wire \KER_size_0_reg_886[29]_i_33_n_3 ;
  wire \KER_size_0_reg_886[29]_i_34_n_3 ;
  wire \KER_size_0_reg_886[29]_i_35_n_3 ;
  wire \KER_size_0_reg_886[29]_i_36_n_3 ;
  wire \KER_size_0_reg_886[29]_i_3_n_3 ;
  wire \KER_size_0_reg_886[29]_i_46_n_3 ;
  wire \KER_size_0_reg_886[29]_i_47_n_3 ;
  wire \KER_size_0_reg_886[29]_i_48_n_3 ;
  wire \KER_size_0_reg_886[29]_i_49_n_3 ;
  wire \KER_size_0_reg_886[29]_i_4_n_3 ;
  wire \KER_size_0_reg_886[29]_i_50_n_3 ;
  wire \KER_size_0_reg_886[29]_i_51_n_3 ;
  wire \KER_size_0_reg_886[29]_i_52_n_3 ;
  wire \KER_size_0_reg_886[29]_i_53_n_3 ;
  wire \KER_size_0_reg_886[29]_i_54_n_3 ;
  wire \KER_size_0_reg_886[29]_i_55_n_3 ;
  wire \KER_size_0_reg_886[29]_i_56_n_3 ;
  wire \KER_size_0_reg_886[29]_i_57_n_3 ;
  wire \KER_size_0_reg_886[29]_i_58_n_3 ;
  wire \KER_size_0_reg_886[29]_i_59_n_3 ;
  wire \KER_size_0_reg_886[29]_i_5_n_3 ;
  wire \KER_size_0_reg_886[29]_i_60_n_3 ;
  wire \KER_size_0_reg_886[29]_i_61_n_3 ;
  wire \KER_size_0_reg_886[29]_i_62_n_3 ;
  wire \KER_size_0_reg_886[29]_i_63_n_3 ;
  wire \KER_size_0_reg_886[29]_i_64_n_3 ;
  wire \KER_size_0_reg_886[29]_i_65_n_3 ;
  wire \KER_size_0_reg_886[29]_i_66_n_3 ;
  wire \KER_size_0_reg_886[29]_i_67_n_3 ;
  wire \KER_size_0_reg_886[29]_i_68_n_3 ;
  wire \KER_size_0_reg_886[29]_i_69_n_3 ;
  wire \KER_size_0_reg_886[29]_i_6_n_3 ;
  wire \KER_size_0_reg_886[29]_i_70_n_3 ;
  wire \KER_size_0_reg_886[29]_i_71_n_3 ;
  wire \KER_size_0_reg_886[29]_i_72_n_3 ;
  wire \KER_size_0_reg_886[29]_i_73_n_3 ;
  wire \KER_size_0_reg_886[29]_i_74_n_3 ;
  wire \KER_size_0_reg_886[29]_i_75_n_3 ;
  wire \KER_size_0_reg_886[29]_i_76_n_3 ;
  wire \KER_size_0_reg_886[29]_i_77_n_3 ;
  wire \KER_size_0_reg_886[29]_i_78_n_3 ;
  wire \KER_size_0_reg_886[29]_i_79_n_3 ;
  wire \KER_size_0_reg_886[29]_i_7_n_3 ;
  wire \KER_size_0_reg_886[29]_i_80_n_3 ;
  wire \KER_size_0_reg_886[29]_i_81_n_3 ;
  wire \KER_size_0_reg_886[29]_i_82_n_3 ;
  wire \KER_size_0_reg_886[29]_i_83_n_3 ;
  wire \KER_size_0_reg_886[29]_i_84_n_3 ;
  wire \KER_size_0_reg_886[29]_i_85_n_3 ;
  wire \KER_size_0_reg_886[29]_i_86_n_3 ;
  wire \KER_size_0_reg_886[29]_i_87_n_3 ;
  wire \KER_size_0_reg_886[29]_i_88_n_3 ;
  wire \KER_size_0_reg_886[29]_i_89_n_3 ;
  wire \KER_size_0_reg_886[29]_i_8_n_3 ;
  wire \KER_size_0_reg_886[29]_i_90_n_3 ;
  wire \KER_size_0_reg_886[29]_i_91_n_3 ;
  wire \KER_size_0_reg_886[29]_i_92_n_3 ;
  wire \KER_size_0_reg_886[29]_i_93_n_3 ;
  wire \KER_size_0_reg_886[29]_i_94_n_3 ;
  wire \KER_size_0_reg_886[29]_i_95_n_3 ;
  wire \KER_size_0_reg_886[29]_i_96_n_3 ;
  wire \KER_size_0_reg_886[29]_i_97_n_3 ;
  wire \KER_size_0_reg_886[29]_i_98_n_3 ;
  wire \KER_size_0_reg_886[29]_i_99_n_3 ;
  wire \KER_size_0_reg_886[29]_i_9_n_3 ;
  wire \KER_size_0_reg_886[2]_i_2_n_3 ;
  wire \KER_size_0_reg_886[2]_i_3_n_3 ;
  wire \KER_size_0_reg_886[2]_i_4_n_3 ;
  wire \KER_size_0_reg_886[2]_i_5_n_3 ;
  wire \KER_size_0_reg_886[2]_i_6_n_3 ;
  wire \KER_size_0_reg_886[2]_i_7_n_3 ;
  wire \KER_size_0_reg_886[2]_i_8_n_3 ;
  wire \KER_size_0_reg_886[31]_i_100_n_3 ;
  wire \KER_size_0_reg_886[31]_i_101_n_3 ;
  wire \KER_size_0_reg_886[31]_i_102_n_3 ;
  wire \KER_size_0_reg_886[31]_i_103_n_3 ;
  wire \KER_size_0_reg_886[31]_i_104_n_3 ;
  wire \KER_size_0_reg_886[31]_i_105_n_3 ;
  wire \KER_size_0_reg_886[31]_i_106_n_3 ;
  wire \KER_size_0_reg_886[31]_i_107_n_3 ;
  wire \KER_size_0_reg_886[31]_i_108_n_3 ;
  wire \KER_size_0_reg_886[31]_i_109_n_3 ;
  wire \KER_size_0_reg_886[31]_i_10_n_3 ;
  wire \KER_size_0_reg_886[31]_i_110_n_3 ;
  wire \KER_size_0_reg_886[31]_i_111_n_3 ;
  wire \KER_size_0_reg_886[31]_i_112_n_3 ;
  wire \KER_size_0_reg_886[31]_i_113_n_3 ;
  wire \KER_size_0_reg_886[31]_i_114_n_3 ;
  wire \KER_size_0_reg_886[31]_i_115_n_3 ;
  wire \KER_size_0_reg_886[31]_i_116_n_3 ;
  wire \KER_size_0_reg_886[31]_i_117_n_3 ;
  wire \KER_size_0_reg_886[31]_i_118_n_3 ;
  wire \KER_size_0_reg_886[31]_i_119_n_3 ;
  wire \KER_size_0_reg_886[31]_i_11_n_3 ;
  wire \KER_size_0_reg_886[31]_i_120_n_3 ;
  wire \KER_size_0_reg_886[31]_i_121_n_3 ;
  wire \KER_size_0_reg_886[31]_i_122_n_3 ;
  wire \KER_size_0_reg_886[31]_i_123_n_3 ;
  wire \KER_size_0_reg_886[31]_i_124_n_3 ;
  wire \KER_size_0_reg_886[31]_i_125_n_3 ;
  wire \KER_size_0_reg_886[31]_i_126_n_3 ;
  wire \KER_size_0_reg_886[31]_i_127_n_3 ;
  wire \KER_size_0_reg_886[31]_i_128_n_3 ;
  wire \KER_size_0_reg_886[31]_i_129_n_3 ;
  wire \KER_size_0_reg_886[31]_i_12_n_3 ;
  wire \KER_size_0_reg_886[31]_i_130_n_3 ;
  wire \KER_size_0_reg_886[31]_i_131_n_3 ;
  wire \KER_size_0_reg_886[31]_i_132_n_3 ;
  wire \KER_size_0_reg_886[31]_i_133_n_3 ;
  wire \KER_size_0_reg_886[31]_i_134_n_3 ;
  wire \KER_size_0_reg_886[31]_i_135_n_3 ;
  wire \KER_size_0_reg_886[31]_i_136_n_3 ;
  wire \KER_size_0_reg_886[31]_i_137_n_3 ;
  wire \KER_size_0_reg_886[31]_i_138_n_3 ;
  wire \KER_size_0_reg_886[31]_i_139_n_3 ;
  wire \KER_size_0_reg_886[31]_i_13_n_3 ;
  wire \KER_size_0_reg_886[31]_i_140_n_3 ;
  wire \KER_size_0_reg_886[31]_i_141_n_3 ;
  wire \KER_size_0_reg_886[31]_i_142_n_3 ;
  wire \KER_size_0_reg_886[31]_i_143_n_3 ;
  wire \KER_size_0_reg_886[31]_i_144_n_3 ;
  wire \KER_size_0_reg_886[31]_i_145_n_3 ;
  wire \KER_size_0_reg_886[31]_i_146_n_3 ;
  wire \KER_size_0_reg_886[31]_i_147_n_3 ;
  wire \KER_size_0_reg_886[31]_i_148_n_3 ;
  wire \KER_size_0_reg_886[31]_i_149_n_3 ;
  wire \KER_size_0_reg_886[31]_i_14_n_3 ;
  wire \KER_size_0_reg_886[31]_i_150_n_3 ;
  wire \KER_size_0_reg_886[31]_i_151_n_3 ;
  wire \KER_size_0_reg_886[31]_i_152_n_3 ;
  wire \KER_size_0_reg_886[31]_i_153_n_3 ;
  wire \KER_size_0_reg_886[31]_i_154_n_3 ;
  wire \KER_size_0_reg_886[31]_i_155_n_3 ;
  wire \KER_size_0_reg_886[31]_i_156_n_3 ;
  wire \KER_size_0_reg_886[31]_i_157_n_3 ;
  wire \KER_size_0_reg_886[31]_i_158_n_3 ;
  wire \KER_size_0_reg_886[31]_i_159_n_3 ;
  wire \KER_size_0_reg_886[31]_i_160_n_3 ;
  wire \KER_size_0_reg_886[31]_i_161_n_3 ;
  wire \KER_size_0_reg_886[31]_i_162_n_3 ;
  wire \KER_size_0_reg_886[31]_i_163_n_3 ;
  wire \KER_size_0_reg_886[31]_i_164_n_3 ;
  wire \KER_size_0_reg_886[31]_i_165_n_3 ;
  wire \KER_size_0_reg_886[31]_i_166_n_3 ;
  wire \KER_size_0_reg_886[31]_i_167_n_3 ;
  wire \KER_size_0_reg_886[31]_i_168_n_3 ;
  wire \KER_size_0_reg_886[31]_i_169_n_3 ;
  wire \KER_size_0_reg_886[31]_i_16_n_3 ;
  wire \KER_size_0_reg_886[31]_i_170_n_3 ;
  wire \KER_size_0_reg_886[31]_i_171_n_3 ;
  wire \KER_size_0_reg_886[31]_i_172_n_3 ;
  wire \KER_size_0_reg_886[31]_i_173_n_3 ;
  wire \KER_size_0_reg_886[31]_i_174_n_3 ;
  wire \KER_size_0_reg_886[31]_i_175_n_3 ;
  wire \KER_size_0_reg_886[31]_i_176_n_3 ;
  wire \KER_size_0_reg_886[31]_i_177_n_3 ;
  wire \KER_size_0_reg_886[31]_i_178_n_3 ;
  wire \KER_size_0_reg_886[31]_i_179_n_3 ;
  wire \KER_size_0_reg_886[31]_i_17_n_3 ;
  wire \KER_size_0_reg_886[31]_i_180_n_3 ;
  wire \KER_size_0_reg_886[31]_i_181_n_3 ;
  wire \KER_size_0_reg_886[31]_i_182_n_3 ;
  wire \KER_size_0_reg_886[31]_i_183_n_3 ;
  wire \KER_size_0_reg_886[31]_i_184_n_3 ;
  wire \KER_size_0_reg_886[31]_i_185_n_3 ;
  wire \KER_size_0_reg_886[31]_i_186_n_3 ;
  wire \KER_size_0_reg_886[31]_i_187_n_3 ;
  wire \KER_size_0_reg_886[31]_i_188_n_3 ;
  wire \KER_size_0_reg_886[31]_i_189_n_3 ;
  wire \KER_size_0_reg_886[31]_i_18_n_3 ;
  wire \KER_size_0_reg_886[31]_i_190_n_3 ;
  wire \KER_size_0_reg_886[31]_i_191_n_3 ;
  wire \KER_size_0_reg_886[31]_i_192_n_3 ;
  wire \KER_size_0_reg_886[31]_i_193_n_3 ;
  wire \KER_size_0_reg_886[31]_i_19_n_3 ;
  wire \KER_size_0_reg_886[31]_i_20_n_3 ;
  wire \KER_size_0_reg_886[31]_i_21_n_3 ;
  wire \KER_size_0_reg_886[31]_i_22_n_3 ;
  wire \KER_size_0_reg_886[31]_i_23_n_3 ;
  wire \KER_size_0_reg_886[31]_i_24_n_3 ;
  wire \KER_size_0_reg_886[31]_i_25_n_3 ;
  wire \KER_size_0_reg_886[31]_i_26_n_3 ;
  wire \KER_size_0_reg_886[31]_i_27_n_3 ;
  wire \KER_size_0_reg_886[31]_i_28_n_3 ;
  wire \KER_size_0_reg_886[31]_i_29_n_3 ;
  wire \KER_size_0_reg_886[31]_i_2_n_3 ;
  wire \KER_size_0_reg_886[31]_i_30_n_3 ;
  wire [31:0]\KER_size_0_reg_886[31]_i_31_0 ;
  wire \KER_size_0_reg_886[31]_i_31_n_3 ;
  wire \KER_size_0_reg_886[31]_i_32_n_3 ;
  wire \KER_size_0_reg_886[31]_i_38_n_3 ;
  wire \KER_size_0_reg_886[31]_i_39_n_3 ;
  wire \KER_size_0_reg_886[31]_i_3_n_3 ;
  wire \KER_size_0_reg_886[31]_i_40_n_3 ;
  wire \KER_size_0_reg_886[31]_i_41_n_3 ;
  wire \KER_size_0_reg_886[31]_i_42_n_3 ;
  wire \KER_size_0_reg_886[31]_i_43_n_3 ;
  wire \KER_size_0_reg_886[31]_i_44_n_3 ;
  wire \KER_size_0_reg_886[31]_i_45_n_3 ;
  wire \KER_size_0_reg_886[31]_i_46_n_3 ;
  wire \KER_size_0_reg_886[31]_i_4_n_3 ;
  wire \KER_size_0_reg_886[31]_i_54_n_3 ;
  wire \KER_size_0_reg_886[31]_i_55_n_3 ;
  wire \KER_size_0_reg_886[31]_i_56_n_3 ;
  wire \KER_size_0_reg_886[31]_i_57_n_3 ;
  wire \KER_size_0_reg_886[31]_i_58_n_3 ;
  wire \KER_size_0_reg_886[31]_i_59_n_3 ;
  wire \KER_size_0_reg_886[31]_i_60_n_3 ;
  wire \KER_size_0_reg_886[31]_i_61_n_3 ;
  wire \KER_size_0_reg_886[31]_i_62_n_3 ;
  wire \KER_size_0_reg_886[31]_i_63_n_3 ;
  wire \KER_size_0_reg_886[31]_i_64_n_3 ;
  wire \KER_size_0_reg_886[31]_i_65_n_3 ;
  wire \KER_size_0_reg_886[31]_i_66_n_3 ;
  wire \KER_size_0_reg_886[31]_i_67_n_3 ;
  wire \KER_size_0_reg_886[31]_i_68_n_3 ;
  wire \KER_size_0_reg_886[31]_i_69_n_3 ;
  wire \KER_size_0_reg_886[31]_i_70_n_3 ;
  wire \KER_size_0_reg_886[31]_i_71_n_3 ;
  wire \KER_size_0_reg_886[31]_i_72_n_3 ;
  wire \KER_size_0_reg_886[31]_i_73_n_3 ;
  wire \KER_size_0_reg_886[31]_i_74_n_3 ;
  wire \KER_size_0_reg_886[31]_i_75_n_3 ;
  wire \KER_size_0_reg_886[31]_i_76_n_3 ;
  wire \KER_size_0_reg_886[31]_i_77_n_3 ;
  wire \KER_size_0_reg_886[31]_i_78_n_3 ;
  wire \KER_size_0_reg_886[31]_i_79_n_3 ;
  wire \KER_size_0_reg_886[31]_i_80_n_3 ;
  wire \KER_size_0_reg_886[31]_i_81_n_3 ;
  wire \KER_size_0_reg_886[31]_i_82_n_3 ;
  wire \KER_size_0_reg_886[31]_i_83_n_3 ;
  wire \KER_size_0_reg_886[31]_i_84_n_3 ;
  wire \KER_size_0_reg_886[31]_i_85_n_3 ;
  wire \KER_size_0_reg_886[31]_i_86_n_3 ;
  wire \KER_size_0_reg_886[31]_i_87_n_3 ;
  wire \KER_size_0_reg_886[31]_i_91_n_3 ;
  wire \KER_size_0_reg_886[31]_i_92_n_3 ;
  wire \KER_size_0_reg_886[31]_i_93_n_3 ;
  wire \KER_size_0_reg_886[31]_i_94_n_3 ;
  wire \KER_size_0_reg_886[31]_i_95_n_3 ;
  wire \KER_size_0_reg_886[31]_i_96_n_3 ;
  wire \KER_size_0_reg_886[31]_i_97_n_3 ;
  wire \KER_size_0_reg_886[31]_i_98_n_3 ;
  wire \KER_size_0_reg_886[31]_i_99_n_3 ;
  wire \KER_size_0_reg_886[3]_i_3_n_3 ;
  wire \KER_size_0_reg_886[3]_i_4_n_3 ;
  wire \KER_size_0_reg_886[3]_i_5_n_3 ;
  wire \KER_size_0_reg_886[3]_i_6_n_3 ;
  wire \KER_size_0_reg_886[3]_i_7_n_3 ;
  wire \KER_size_0_reg_886[3]_i_8_n_3 ;
  wire \KER_size_0_reg_886[3]_i_9_n_3 ;
  wire \KER_size_0_reg_886[7]_i_2_n_3 ;
  wire \KER_size_0_reg_886[7]_i_3_n_3 ;
  wire \KER_size_0_reg_886[7]_i_4_n_3 ;
  wire \KER_size_0_reg_886[7]_i_5_n_3 ;
  wire \KER_size_0_reg_886[7]_i_6_n_3 ;
  wire \KER_size_0_reg_886[7]_i_7_n_3 ;
  wire \KER_size_0_reg_886[7]_i_8_n_3 ;
  wire \KER_size_0_reg_886[7]_i_9_n_3 ;
  wire \KER_size_0_reg_886[8]_i_16_n_3 ;
  wire \KER_size_0_reg_886[8]_i_17_n_3 ;
  wire \KER_size_0_reg_886[8]_i_18_n_3 ;
  wire \KER_size_0_reg_886[8]_i_19_n_3 ;
  wire \KER_size_0_reg_886[8]_i_20_n_3 ;
  wire \KER_size_0_reg_886[8]_i_21_n_3 ;
  wire \KER_size_0_reg_886[8]_i_22_n_3 ;
  wire \KER_size_0_reg_886[8]_i_23_n_3 ;
  wire \KER_size_0_reg_886[8]_i_24_n_3 ;
  wire \KER_size_0_reg_886[8]_i_25_n_3 ;
  wire \KER_size_0_reg_886[8]_i_26_n_3 ;
  wire \KER_size_0_reg_886[8]_i_27_n_3 ;
  wire \KER_size_0_reg_886[8]_i_28_n_3 ;
  wire \KER_size_0_reg_886[8]_i_29_n_3 ;
  wire \KER_size_0_reg_886[8]_i_2_n_3 ;
  wire \KER_size_0_reg_886[8]_i_30_n_3 ;
  wire \KER_size_0_reg_886[8]_i_31_n_3 ;
  wire \KER_size_0_reg_886[8]_i_32_n_3 ;
  wire \KER_size_0_reg_886[8]_i_33_n_3 ;
  wire \KER_size_0_reg_886[8]_i_34_n_3 ;
  wire \KER_size_0_reg_886[8]_i_35_n_3 ;
  wire \KER_size_0_reg_886[8]_i_36_n_3 ;
  wire \KER_size_0_reg_886[8]_i_37_n_3 ;
  wire \KER_size_0_reg_886[8]_i_38_n_3 ;
  wire \KER_size_0_reg_886[8]_i_39_n_3 ;
  wire \KER_size_0_reg_886[8]_i_3_n_3 ;
  wire \KER_size_0_reg_886[8]_i_40_n_3 ;
  wire \KER_size_0_reg_886[8]_i_41_n_3 ;
  wire \KER_size_0_reg_886[8]_i_42_n_3 ;
  wire \KER_size_0_reg_886[8]_i_43_n_3 ;
  wire \KER_size_0_reg_886[8]_i_44_n_3 ;
  wire \KER_size_0_reg_886[8]_i_45_n_3 ;
  wire \KER_size_0_reg_886[8]_i_46_n_3 ;
  wire \KER_size_0_reg_886[8]_i_47_n_3 ;
  wire \KER_size_0_reg_886[8]_i_48_n_3 ;
  wire \KER_size_0_reg_886[8]_i_49_n_3 ;
  wire \KER_size_0_reg_886[8]_i_4_n_3 ;
  wire \KER_size_0_reg_886[8]_i_50_n_3 ;
  wire \KER_size_0_reg_886[8]_i_51_n_3 ;
  wire \KER_size_0_reg_886[8]_i_52_n_3 ;
  wire \KER_size_0_reg_886[8]_i_53_n_3 ;
  wire \KER_size_0_reg_886[8]_i_54_n_3 ;
  wire \KER_size_0_reg_886[8]_i_55_n_3 ;
  wire \KER_size_0_reg_886[8]_i_56_n_3 ;
  wire \KER_size_0_reg_886[8]_i_57_n_3 ;
  wire \KER_size_0_reg_886[8]_i_58_n_3 ;
  wire \KER_size_0_reg_886[8]_i_59_n_3 ;
  wire \KER_size_0_reg_886[8]_i_5_n_3 ;
  wire \KER_size_0_reg_886[8]_i_60_n_3 ;
  wire \KER_size_0_reg_886[8]_i_61_n_3 ;
  wire \KER_size_0_reg_886[8]_i_62_n_3 ;
  wire \KER_size_0_reg_886[8]_i_63_n_3 ;
  wire \KER_size_0_reg_886[8]_i_64_n_3 ;
  wire \KER_size_0_reg_886[8]_i_65_n_3 ;
  wire \KER_size_0_reg_886[8]_i_66_n_3 ;
  wire \KER_size_0_reg_886[8]_i_67_n_3 ;
  wire \KER_size_0_reg_886[8]_i_68_n_3 ;
  wire \KER_size_0_reg_886[8]_i_69_n_3 ;
  wire \KER_size_0_reg_886[8]_i_6_n_3 ;
  wire \KER_size_0_reg_886[8]_i_70_n_3 ;
  wire \KER_size_0_reg_886[8]_i_71_n_3 ;
  wire \KER_size_0_reg_886[8]_i_72_n_3 ;
  wire \KER_size_0_reg_886[8]_i_73_n_3 ;
  wire \KER_size_0_reg_886[8]_i_74_n_3 ;
  wire \KER_size_0_reg_886[8]_i_75_n_3 ;
  wire \KER_size_0_reg_886[8]_i_76_n_3 ;
  wire \KER_size_0_reg_886[8]_i_77_n_3 ;
  wire \KER_size_0_reg_886[8]_i_78_n_3 ;
  wire \KER_size_0_reg_886[8]_i_79_n_3 ;
  wire \KER_size_0_reg_886[8]_i_7_n_3 ;
  wire \KER_size_0_reg_886[8]_i_80_n_3 ;
  wire \KER_size_0_reg_886[8]_i_81_n_3 ;
  wire \KER_size_0_reg_886[8]_i_82_n_3 ;
  wire \KER_size_0_reg_886[8]_i_8_n_3 ;
  wire \KER_size_0_reg_886[8]_i_9_n_3 ;
  wire \KER_size_0_reg_886[9]_i_3_n_3 ;
  wire \KER_size_0_reg_886[9]_i_4_n_3 ;
  wire \KER_size_0_reg_886[9]_i_5_n_3 ;
  wire \KER_size_0_reg_886[9]_i_6_n_3 ;
  wire \KER_size_0_reg_886[9]_i_7_n_3 ;
  wire \KER_size_0_reg_886[9]_i_8_n_3 ;
  wire \KER_size_0_reg_886[9]_i_9_n_3 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_10 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_3 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_4 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_5 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_6 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_7 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_8 ;
  wire \KER_size_0_reg_886_reg[13]_i_10_n_9 ;
  wire \KER_size_0_reg_886_reg[13]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[13]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[13]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[13]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_10 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_3 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_4 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_5 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_6 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_7 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_8 ;
  wire \KER_size_0_reg_886_reg[17]_i_10_n_9 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_10 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_3 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_4 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_5 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_6 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_7 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_8 ;
  wire \KER_size_0_reg_886_reg[17]_i_11_n_9 ;
  wire \KER_size_0_reg_886_reg[17]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[17]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[17]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[17]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_10_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_11_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_28_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_29_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_30_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_31_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_32_n_9 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_10 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_3 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_4 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_5 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_6 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_7 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_8 ;
  wire \KER_size_0_reg_886_reg[21]_i_33_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_10_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_11_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_12_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_13_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_45_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_46_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_47_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_48_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_49_n_9 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_10 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_3 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_4 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_5 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_6 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_7 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_8 ;
  wire \KER_size_0_reg_886_reg[25]_i_50_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_10_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_11_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_12_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_37_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_38_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_39_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_40_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_41_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_42_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_43_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_44_n_9 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_10 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_3 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_4 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_5 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_6 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_7 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_8 ;
  wire \KER_size_0_reg_886_reg[29]_i_45_n_9 ;
  wire \KER_size_0_reg_886_reg[2]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[2]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[2]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[2]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[2]_i_1_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_15_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_33_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_33_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_33_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_33_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_33_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_34_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_35_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_36_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_37_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_47_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_48_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_49_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_50_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_51_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_52_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_52_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_52_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_52_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_52_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_53_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_53_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_53_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_5_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_5_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_5_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_5_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_5_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_6_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_3 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_7_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_4 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_5 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_7 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_8 ;
  wire \KER_size_0_reg_886_reg[31]_i_88_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_89_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_89_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_89_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_8_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_8_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_8_n_9 ;
  wire \KER_size_0_reg_886_reg[31]_i_90_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_9_n_10 ;
  wire \KER_size_0_reg_886_reg[31]_i_9_n_6 ;
  wire \KER_size_0_reg_886_reg[31]_i_9_n_9 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_10 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_3 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_4 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_5 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_6 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_7 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_8 ;
  wire \KER_size_0_reg_886_reg[3]_i_2_n_9 ;
  wire \KER_size_0_reg_886_reg[7]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[7]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[7]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[7]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_10 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_10_n_9 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_10 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_11_n_9 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_10 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_12_n_9 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_10 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_13_n_9 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_10 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_14_n_9 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_10 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_15_n_9 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_3 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_4 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_5 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_6 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_7 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_8 ;
  wire \KER_size_0_reg_886_reg[8]_i_1_n_9 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_10 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_3 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_4 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_5 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_6 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_7 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_8 ;
  wire \KER_size_0_reg_886_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_0_reg_886_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_886_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_886_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_0_reg_886_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_886_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[13]_i_12 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .O(\KER_size_0_reg_886[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[13]_i_14 
       (.I0(\KER_size_0_reg_886[13]_i_11_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_886[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[13]_i_16 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .O(\KER_size_0_reg_886[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_size_0_reg_886[13]_i_2 
       (.I0(\KER_size_0_reg_886_reg[17]_i_11_n_10 ),
        .I1(\KER_size_0_reg_886_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_886_reg[9]_i_2_n_7 ),
        .O(\KER_size_0_reg_886[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[13]_i_3 
       (.I0(\KER_size_0_reg_886_reg[8]_i_1_n_7 ),
        .I1(\KER_size_0_reg_886_reg[9]_i_2_n_8 ),
        .O(\KER_size_0_reg_886[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[13]_i_4 
       (.I0(\KER_size_0_reg_886_reg[8]_i_1_n_8 ),
        .I1(\KER_size_0_reg_886_reg[9]_i_2_n_9 ),
        .O(\KER_size_0_reg_886[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[13]_i_5 
       (.I0(\KER_size_0_reg_886_reg[8]_i_1_n_9 ),
        .I1(\KER_size_0_reg_886_reg[9]_i_2_n_10 ),
        .O(\KER_size_0_reg_886[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_size_0_reg_886[13]_i_6 
       (.I0(\KER_size_0_reg_886_reg[9]_i_2_n_7 ),
        .I1(\KER_size_0_reg_886_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_886_reg[17]_i_11_n_10 ),
        .I3(\KER_size_0_reg_886_reg[17]_i_11_n_9 ),
        .I4(\KER_size_0_reg_886_reg[17]_i_10_n_10 ),
        .O(\KER_size_0_reg_886[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_886[13]_i_7 
       (.I0(\KER_size_0_reg_886_reg[9]_i_2_n_8 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_1_n_7 ),
        .I2(\KER_size_0_reg_886_reg[17]_i_11_n_10 ),
        .I3(\KER_size_0_reg_886_reg[9]_i_2_n_7 ),
        .I4(\KER_size_0_reg_886_reg[13]_i_10_n_10 ),
        .O(\KER_size_0_reg_886[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[13]_i_8 
       (.I0(\KER_size_0_reg_886_reg[9]_i_2_n_9 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_1_n_8 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_1_n_7 ),
        .I3(\KER_size_0_reg_886_reg[9]_i_2_n_8 ),
        .O(\KER_size_0_reg_886[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[13]_i_9 
       (.I0(\KER_size_0_reg_886_reg[9]_i_2_n_10 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_1_n_9 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_1_n_8 ),
        .I3(\KER_size_0_reg_886_reg[9]_i_2_n_9 ),
        .O(\KER_size_0_reg_886[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[17]_i_12 
       (.I0(\KER_size_0_reg_886_reg[21]_i_30_n_8 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_10 ),
        .I2(\KER_size_0_reg_886_reg[13]_i_10_n_7 ),
        .O(\KER_size_0_reg_886[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_13 
       (.I0(\KER_size_0_reg_886_reg[13]_i_10_n_8 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_30_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_14 
       (.I0(\KER_size_0_reg_886_reg[13]_i_10_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_30_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_15 
       (.I0(\KER_size_0_reg_886_reg[13]_i_10_n_10 ),
        .I1(\KER_size_0_reg_886_reg[9]_i_2_n_7 ),
        .O(\KER_size_0_reg_886[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[17]_i_16 
       (.I0(\KER_size_0_reg_886_reg[13]_i_10_n_7 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_10 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_30_n_8 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_30_n_7 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_28_n_10 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_29_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_886[17]_i_17 
       (.I0(\KER_size_0_reg_886_reg[21]_i_30_n_9 ),
        .I1(\KER_size_0_reg_886_reg[13]_i_10_n_8 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_30_n_8 ),
        .I3(\KER_size_0_reg_886_reg[13]_i_10_n_7 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_29_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[17]_i_18 
       (.I0(\KER_size_0_reg_886_reg[21]_i_30_n_10 ),
        .I1(\KER_size_0_reg_886_reg[13]_i_10_n_9 ),
        .I2(\KER_size_0_reg_886_reg[13]_i_10_n_8 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_30_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[17]_i_19 
       (.I0(\KER_size_0_reg_886_reg[9]_i_2_n_7 ),
        .I1(\KER_size_0_reg_886_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_886_reg[13]_i_10_n_9 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_30_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_2 
       (.I0(\KER_size_0_reg_886_reg[21]_i_11_n_10 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_10_n_7 ),
        .O(\KER_size_0_reg_886[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[17]_i_20 
       (.I0(\KER_size_0_reg_886_reg[21]_i_33_n_8 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_10 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_15_n_7 ),
        .O(\KER_size_0_reg_886[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[17]_i_21 
       (.I0(\KER_size_0_reg_886_reg[21]_i_33_n_9 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_15_n_8 ),
        .O(\KER_size_0_reg_886[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[17]_i_22 
       (.I0(\KER_size_0_reg_886_reg[21]_i_33_n_10 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_15_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[17]_i_23 
       (.I0(\KER_size_0_reg_886_reg[8]_i_10_n_7 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_15_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[17]_i_24 
       (.I0(\KER_size_0_reg_886_reg[8]_i_15_n_7 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_10 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_33_n_8 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_33_n_7 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_31_n_10 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_32_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[17]_i_25 
       (.I0(\KER_size_0_reg_886_reg[8]_i_15_n_8 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_33_n_9 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_33_n_8 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_15_n_7 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_32_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[17]_i_26 
       (.I0(\KER_size_0_reg_886_reg[8]_i_15_n_9 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_33_n_10 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_33_n_9 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_15_n_8 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_11_n_7 ),
        .O(\KER_size_0_reg_886[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[17]_i_27 
       (.I0(\KER_size_0_reg_886_reg[8]_i_15_n_10 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_10_n_7 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_33_n_10 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_15_n_9 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_11_n_8 ),
        .O(\KER_size_0_reg_886[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_3 
       (.I0(\KER_size_0_reg_886_reg[17]_i_11_n_7 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_10_n_8 ),
        .O(\KER_size_0_reg_886[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_4 
       (.I0(\KER_size_0_reg_886_reg[17]_i_11_n_8 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_10_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[17]_i_5 
       (.I0(\KER_size_0_reg_886_reg[17]_i_11_n_9 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_10_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[17]_i_6 
       (.I0(\KER_size_0_reg_886_reg[17]_i_10_n_7 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_11_n_9 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_10_n_10 ),
        .O(\KER_size_0_reg_886[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[17]_i_7 
       (.I0(\KER_size_0_reg_886_reg[17]_i_10_n_8 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_11_n_10 ),
        .I3(\KER_size_0_reg_886_reg[17]_i_10_n_7 ),
        .O(\KER_size_0_reg_886[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[17]_i_8 
       (.I0(\KER_size_0_reg_886_reg[17]_i_10_n_9 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[17]_i_11_n_7 ),
        .I3(\KER_size_0_reg_886_reg[17]_i_10_n_8 ),
        .O(\KER_size_0_reg_886[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[17]_i_9 
       (.I0(\KER_size_0_reg_886_reg[17]_i_10_n_10 ),
        .I1(\KER_size_0_reg_886_reg[17]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[17]_i_11_n_8 ),
        .I3(\KER_size_0_reg_886_reg[17]_i_10_n_9 ),
        .O(\KER_size_0_reg_886[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_100 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_12 
       (.I0(\KER_size_0_reg_886_reg[25]_i_47_n_8 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_10 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_28_n_7 ),
        .O(\KER_size_0_reg_886[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_13 
       (.I0(\KER_size_0_reg_886_reg[25]_i_47_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_7 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_28_n_8 ),
        .O(\KER_size_0_reg_886[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_14 
       (.I0(\KER_size_0_reg_886_reg[25]_i_47_n_10 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_8 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_28_n_9 ),
        .O(\KER_size_0_reg_886[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_15 
       (.I0(\KER_size_0_reg_886_reg[21]_i_30_n_7 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_9 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_28_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_16 
       (.I0(\KER_size_0_reg_886_reg[21]_i_28_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_47_n_8 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_47_n_7 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_45_n_10 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_46_n_9 ),
        .O(\KER_size_0_reg_886[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_17 
       (.I0(\KER_size_0_reg_886_reg[21]_i_28_n_8 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_7 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_47_n_9 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_47_n_8 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_28_n_7 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_46_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_18 
       (.I0(\KER_size_0_reg_886_reg[21]_i_28_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_8 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_47_n_10 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_47_n_9 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_28_n_8 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_29_n_7 ),
        .O(\KER_size_0_reg_886[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_19 
       (.I0(\KER_size_0_reg_886_reg[21]_i_28_n_10 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_29_n_9 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_30_n_7 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_47_n_10 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_28_n_9 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_29_n_8 ),
        .O(\KER_size_0_reg_886[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_2 
       (.I0(\KER_size_0_reg_886_reg[21]_i_10_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_12_n_8 ),
        .O(\KER_size_0_reg_886[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_20 
       (.I0(\KER_size_0_reg_886_reg[25]_i_50_n_8 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_10 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_31_n_7 ),
        .O(\KER_size_0_reg_886[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_21 
       (.I0(\KER_size_0_reg_886_reg[25]_i_50_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_7 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_31_n_8 ),
        .O(\KER_size_0_reg_886[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_22 
       (.I0(\KER_size_0_reg_886_reg[25]_i_50_n_10 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_8 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_31_n_9 ),
        .O(\KER_size_0_reg_886[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_23 
       (.I0(\KER_size_0_reg_886_reg[21]_i_33_n_7 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_9 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_31_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_24 
       (.I0(\KER_size_0_reg_886_reg[21]_i_31_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_50_n_8 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_50_n_7 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_48_n_10 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_49_n_9 ),
        .O(\KER_size_0_reg_886[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_25 
       (.I0(\KER_size_0_reg_886_reg[21]_i_31_n_8 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_7 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_50_n_9 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_50_n_8 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_31_n_7 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_49_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_26 
       (.I0(\KER_size_0_reg_886_reg[21]_i_31_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_8 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_50_n_10 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_50_n_9 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_31_n_8 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_32_n_7 ),
        .O(\KER_size_0_reg_886[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_27 
       (.I0(\KER_size_0_reg_886_reg[21]_i_31_n_10 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_32_n_9 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_33_n_7 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_50_n_10 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_31_n_9 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_32_n_8 ),
        .O(\KER_size_0_reg_886[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_3 
       (.I0(\KER_size_0_reg_886_reg[21]_i_10_n_8 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_12_n_9 ),
        .O(\KER_size_0_reg_886[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_34 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_35 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_36 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_37 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_38 
       (.I0(\KER_size_0_reg_886[21]_i_34_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_81_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_39 
       (.I0(\KER_size_0_reg_886[21]_i_35_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_82_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[21]_i_4 
       (.I0(\KER_size_0_reg_886_reg[21]_i_10_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_12_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_40 
       (.I0(\KER_size_0_reg_886[21]_i_36_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_83_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_41 
       (.I0(\KER_size_0_reg_886[21]_i_37_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_84_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[21]_i_43 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .O(\KER_size_0_reg_886[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[21]_i_45 
       (.I0(\KER_size_0_reg_886[21]_i_42_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_886[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[21]_i_47 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .O(\KER_size_0_reg_886[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[21]_i_5 
       (.I0(\KER_size_0_reg_886_reg[21]_i_11_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_10_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_52 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_53 
       (.I0(\KER_size_0_reg_886[21]_i_49_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_85_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_54 
       (.I0(\KER_size_0_reg_886[21]_i_50_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_86_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_55 
       (.I0(\KER_size_0_reg_886[21]_i_51_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_87_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_56 
       (.I0(\KER_size_0_reg_886[21]_i_52_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_88_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_886[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_886[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_886[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_6 
       (.I0(\KER_size_0_reg_886_reg[25]_i_12_n_8 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_10_n_7 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_10_n_10 ),
        .I4(\KER_size_0_reg_886[25]_i_14_n_3 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_11_n_9 ),
        .O(\KER_size_0_reg_886[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_61 
       (.I0(\KER_size_0_reg_886[21]_i_57_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_89_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_62 
       (.I0(\KER_size_0_reg_886[21]_i_58_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_90_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_63 
       (.I0(\KER_size_0_reg_886[21]_i_59_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_91_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_64 
       (.I0(\KER_size_0_reg_886[21]_i_60_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_92_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_69 
       (.I0(\KER_size_0_reg_886[21]_i_65_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_93_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_7 
       (.I0(\KER_size_0_reg_886_reg[25]_i_12_n_9 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_10_n_8 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_10_n_7 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_12_n_8 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_11_n_10 ),
        .O(\KER_size_0_reg_886[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_70 
       (.I0(\KER_size_0_reg_886[21]_i_66_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_94_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_71 
       (.I0(\KER_size_0_reg_886[21]_i_67_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_95_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_72 
       (.I0(\KER_size_0_reg_886[21]_i_68_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_96_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_886[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_886[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_886[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_77 
       (.I0(\KER_size_0_reg_886[21]_i_73_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_97_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_78 
       (.I0(\KER_size_0_reg_886[21]_i_74_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_98_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_79 
       (.I0(\KER_size_0_reg_886[21]_i_75_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_99_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[21]_i_8 
       (.I0(\KER_size_0_reg_886_reg[25]_i_12_n_10 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_10_n_9 ),
        .I3(\KER_size_0_reg_886_reg[21]_i_10_n_8 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_12_n_9 ),
        .I5(\KER_size_0_reg_886_reg[21]_i_11_n_7 ),
        .O(\KER_size_0_reg_886[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[21]_i_80 
       (.I0(\KER_size_0_reg_886[21]_i_76_n_3 ),
        .I1(\KER_size_0_reg_886[21]_i_100_n_3 ),
        .O(\KER_size_0_reg_886[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_886[21]_i_9 
       (.I0(\KER_size_0_reg_886_reg[21]_i_10_n_10 ),
        .I1(\KER_size_0_reg_886_reg[21]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[21]_i_10_n_9 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_12_n_10 ),
        .I4(\KER_size_0_reg_886_reg[21]_i_11_n_8 ),
        .O(\KER_size_0_reg_886[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_97 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_98 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[21]_i_99 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_119 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_120 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_121 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_122 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_14 
       (.I0(\KER_size_0_reg_886_reg[25]_i_12_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_13_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_15 
       (.I0(\KER_size_0_reg_886_reg[29]_i_39_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_45_n_7 ),
        .O(\KER_size_0_reg_886[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_16 
       (.I0(\KER_size_0_reg_886_reg[29]_i_39_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_7 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_45_n_8 ),
        .O(\KER_size_0_reg_886[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_17 
       (.I0(\KER_size_0_reg_886_reg[29]_i_39_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_8 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_45_n_9 ),
        .O(\KER_size_0_reg_886[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_18 
       (.I0(\KER_size_0_reg_886_reg[25]_i_47_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_45_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_19 
       (.I0(\KER_size_0_reg_886_reg[25]_i_45_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_39_n_8 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_39_n_7 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_37_n_10 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_38_n_9 ),
        .O(\KER_size_0_reg_886[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_2 
       (.I0(\KER_size_0_reg_886_reg[25]_i_10_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_12_n_8 ),
        .O(\KER_size_0_reg_886[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_20 
       (.I0(\KER_size_0_reg_886_reg[25]_i_45_n_8 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_39_n_9 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_39_n_8 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_45_n_7 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_38_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_21 
       (.I0(\KER_size_0_reg_886_reg[25]_i_45_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_39_n_10 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_39_n_9 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_45_n_8 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_46_n_7 ),
        .O(\KER_size_0_reg_886[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_22 
       (.I0(\KER_size_0_reg_886_reg[25]_i_45_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_46_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_47_n_7 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_39_n_10 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_45_n_9 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_46_n_8 ),
        .O(\KER_size_0_reg_886[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_23 
       (.I0(\KER_size_0_reg_886_reg[29]_i_44_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_48_n_7 ),
        .O(\KER_size_0_reg_886[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_24 
       (.I0(\KER_size_0_reg_886_reg[29]_i_44_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_7 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_48_n_8 ),
        .O(\KER_size_0_reg_886[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_25 
       (.I0(\KER_size_0_reg_886_reg[29]_i_44_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_8 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_48_n_9 ),
        .O(\KER_size_0_reg_886[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_26 
       (.I0(\KER_size_0_reg_886_reg[25]_i_50_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_48_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_27 
       (.I0(\KER_size_0_reg_886_reg[25]_i_48_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_44_n_8 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_44_n_7 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_42_n_10 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_43_n_9 ),
        .O(\KER_size_0_reg_886[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_28 
       (.I0(\KER_size_0_reg_886_reg[25]_i_48_n_8 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_44_n_9 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_44_n_8 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_48_n_7 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_43_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_29 
       (.I0(\KER_size_0_reg_886_reg[25]_i_48_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_44_n_10 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_44_n_9 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_48_n_8 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_49_n_7 ),
        .O(\KER_size_0_reg_886[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_3 
       (.I0(\KER_size_0_reg_886_reg[25]_i_10_n_8 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_12_n_9 ),
        .O(\KER_size_0_reg_886[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_30 
       (.I0(\KER_size_0_reg_886_reg[25]_i_48_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_49_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_50_n_7 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_44_n_10 ),
        .I4(\KER_size_0_reg_886_reg[25]_i_48_n_9 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_49_n_8 ),
        .O(\KER_size_0_reg_886[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[25]_i_32 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .O(\KER_size_0_reg_886[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[25]_i_34 
       (.I0(\KER_size_0_reg_886[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[25]_i_36 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .O(\KER_size_0_reg_886[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[25]_i_39 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[25]_i_4 
       (.I0(\KER_size_0_reg_886_reg[25]_i_10_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_12_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .O(\KER_size_0_reg_886[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[25]_i_41 
       (.I0(\KER_size_0_reg_886[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[25]_i_43 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .O(\KER_size_0_reg_886[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_size_0_reg_886[25]_i_5 
       (.I0(\KER_size_0_reg_886_reg[25]_i_10_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_12_n_7 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_13_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_53 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_54 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_55 
       (.I0(\KER_size_0_reg_886[25]_i_51_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_99_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_56 
       (.I0(\KER_size_0_reg_886[25]_i_52_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_100_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_57 
       (.I0(\KER_size_0_reg_886[25]_i_53_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_101_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_58 
       (.I0(\KER_size_0_reg_886[25]_i_54_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_102_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_59 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_6 
       (.I0(\KER_size_0_reg_886_reg[29]_i_12_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_10_n_7 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_10_n_10 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_12_n_7 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_11_n_9 ),
        .O(\KER_size_0_reg_886[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_60 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_61 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_62 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_63 
       (.I0(\KER_size_0_reg_886[25]_i_59_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_103_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_64 
       (.I0(\KER_size_0_reg_886[25]_i_60_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_104_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_65 
       (.I0(\KER_size_0_reg_886[25]_i_61_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_105_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_66 
       (.I0(\KER_size_0_reg_886[25]_i_62_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_106_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_7 
       (.I0(\KER_size_0_reg_886_reg[29]_i_12_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_7 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_10_n_8 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_10_n_7 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_12_n_8 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_11_n_10 ),
        .O(\KER_size_0_reg_886[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_71 
       (.I0(\KER_size_0_reg_886[25]_i_67_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_107_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_72 
       (.I0(\KER_size_0_reg_886[25]_i_68_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_108_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_73 
       (.I0(\KER_size_0_reg_886[25]_i_69_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_109_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_74 
       (.I0(\KER_size_0_reg_886[25]_i_70_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_110_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_886[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_886[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_886[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_886[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_79 
       (.I0(\KER_size_0_reg_886[25]_i_75_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_111_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_8 
       (.I0(\KER_size_0_reg_886_reg[29]_i_12_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_8 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_10_n_9 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_10_n_8 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_12_n_9 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_11_n_7 ),
        .O(\KER_size_0_reg_886[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_80 
       (.I0(\KER_size_0_reg_886[25]_i_76_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_112_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_81 
       (.I0(\KER_size_0_reg_886[25]_i_77_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_113_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_82 
       (.I0(\KER_size_0_reg_886[25]_i_78_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_114_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_886[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_886[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_886[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_87 
       (.I0(\KER_size_0_reg_886[25]_i_83_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_115_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_88 
       (.I0(\KER_size_0_reg_886[25]_i_84_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_116_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_89 
       (.I0(\KER_size_0_reg_886[25]_i_85_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_117_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[25]_i_9 
       (.I0(\KER_size_0_reg_886[25]_i_14_n_3 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_10_n_10 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_10_n_9 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_12_n_10 ),
        .I5(\KER_size_0_reg_886_reg[25]_i_11_n_8 ),
        .O(\KER_size_0_reg_886[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_90 
       (.I0(\KER_size_0_reg_886[25]_i_86_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_118_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_886[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_886[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_886[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_886[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_95 
       (.I0(\KER_size_0_reg_886[25]_i_91_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_119_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_96 
       (.I0(\KER_size_0_reg_886[25]_i_92_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_120_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_97 
       (.I0(\KER_size_0_reg_886[25]_i_93_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_121_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[25]_i_98 
       (.I0(\KER_size_0_reg_886[25]_i_94_n_3 ),
        .I1(\KER_size_0_reg_886[25]_i_122_n_3 ),
        .O(\KER_size_0_reg_886[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_100 
       (.I0(\KER_size_0_reg_886[29]_i_96_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_144_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_101 
       (.I0(\KER_size_0_reg_886[29]_i_97_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_145_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_886[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_886[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_886[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_886[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_106 
       (.I0(\KER_size_0_reg_886[29]_i_102_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_146_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_107 
       (.I0(\KER_size_0_reg_886[29]_i_103_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_147_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_108 
       (.I0(\KER_size_0_reg_886[29]_i_104_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_148_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_109 
       (.I0(\KER_size_0_reg_886[29]_i_105_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_149_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_0_reg_886[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_886[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_0_reg_886[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_886[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_114 
       (.I0(\KER_size_0_reg_886[29]_i_110_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_150_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_115 
       (.I0(\KER_size_0_reg_886[29]_i_111_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_151_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_116 
       (.I0(\KER_size_0_reg_886[29]_i_112_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_152_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_117 
       (.I0(\KER_size_0_reg_886[29]_i_113_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_153_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_13 
       (.I0(\KER_size_0_reg_886_reg[31]_i_36_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_34_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_37_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_130 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_131 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_132 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_133 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_14 
       (.I0(\KER_size_0_reg_886_reg[31]_i_36_n_9 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_37_n_8 ),
        .O(\KER_size_0_reg_886[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_146 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_147 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_148 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_149 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_15 
       (.I0(\KER_size_0_reg_886_reg[31]_i_36_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_37_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_16 
       (.I0(\KER_size_0_reg_886_reg[29]_i_39_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_37_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_17 
       (.I0(\KER_size_0_reg_886_reg[29]_i_37_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_34_n_10 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_36_n_8 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_36_n_7 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_35_n_10 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_34_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_18 
       (.I0(\KER_size_0_reg_886_reg[29]_i_37_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_36_n_9 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_36_n_8 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_37_n_7 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_34_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_19 
       (.I0(\KER_size_0_reg_886_reg[29]_i_37_n_9 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_36_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_36_n_9 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_37_n_8 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_38_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_2 
       (.I0(\KER_size_0_reg_886_reg[29]_i_10_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_7_n_8 ),
        .O(\KER_size_0_reg_886[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_20 
       (.I0(\KER_size_0_reg_886_reg[29]_i_37_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_38_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_39_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_36_n_10 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_37_n_9 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_38_n_8 ),
        .O(\KER_size_0_reg_886[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_21 
       (.I0(\KER_size_0_reg_886_reg[29]_i_40_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_42_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_22 
       (.I0(\KER_size_0_reg_886_reg[29]_i_40_n_9 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_42_n_8 ),
        .O(\KER_size_0_reg_886[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_23 
       (.I0(\KER_size_0_reg_886_reg[29]_i_40_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_42_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_24 
       (.I0(\KER_size_0_reg_886_reg[29]_i_44_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_42_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_25 
       (.I0(\KER_size_0_reg_886_reg[29]_i_42_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_40_n_8 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_40_n_7 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_45_n_10 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_41_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_26 
       (.I0(\KER_size_0_reg_886_reg[29]_i_42_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_40_n_9 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_40_n_8 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_42_n_7 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_41_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_27 
       (.I0(\KER_size_0_reg_886_reg[29]_i_42_n_9 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_40_n_10 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_40_n_9 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_42_n_8 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_43_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_28 
       (.I0(\KER_size_0_reg_886_reg[29]_i_42_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_43_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_44_n_7 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_40_n_10 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_42_n_9 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_43_n_8 ),
        .O(\KER_size_0_reg_886[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_29 
       (.I0(\KER_size_0_reg_886_reg[31]_i_51_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_13_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_3 
       (.I0(\KER_size_0_reg_886_reg[29]_i_10_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_7_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[29]_i_30 
       (.I0(\KER_size_0_reg_886_reg[25]_i_13_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_51_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[29]_i_31 
       (.I0(\KER_size_0_reg_886_reg[25]_i_13_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_51_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[29]_i_32 
       (.I0(\KER_size_0_reg_886_reg[25]_i_13_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_12_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_33 
       (.I0(\KER_size_0_reg_886_reg[25]_i_13_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_10 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_51_n_8 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_51_n_7 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_49_n_10 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_50_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_886[29]_i_34 
       (.I0(\KER_size_0_reg_886_reg[31]_i_51_n_9 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_13_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_51_n_8 ),
        .I3(\KER_size_0_reg_886_reg[25]_i_13_n_7 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_50_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[29]_i_35 
       (.I0(\KER_size_0_reg_886_reg[31]_i_51_n_10 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_13_n_9 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_13_n_8 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_51_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[29]_i_36 
       (.I0(\KER_size_0_reg_886_reg[25]_i_12_n_7 ),
        .I1(\KER_size_0_reg_886_reg[25]_i_13_n_10 ),
        .I2(\KER_size_0_reg_886_reg[25]_i_13_n_9 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_51_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_4 
       (.I0(\KER_size_0_reg_886_reg[29]_i_10_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_10 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_7_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_886[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_886[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_886[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[29]_i_5 
       (.I0(\KER_size_0_reg_886_reg[29]_i_10_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_12_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_50 
       (.I0(\KER_size_0_reg_886[29]_i_46_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_118_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_51 
       (.I0(\KER_size_0_reg_886[29]_i_47_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_119_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_52 
       (.I0(\KER_size_0_reg_886[29]_i_48_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_120_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_53 
       (.I0(\KER_size_0_reg_886[29]_i_49_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_121_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_54 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_55 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_56 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_57 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_58 
       (.I0(\KER_size_0_reg_886[29]_i_54_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_122_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_59 
       (.I0(\KER_size_0_reg_886[29]_i_55_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_123_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_6 
       (.I0(\KER_size_0_reg_886_reg[31]_i_7_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_10_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_5_n_10 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_7_n_7 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_6_n_7 ),
        .O(\KER_size_0_reg_886[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_60 
       (.I0(\KER_size_0_reg_886[29]_i_56_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_124_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_61 
       (.I0(\KER_size_0_reg_886[29]_i_57_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_125_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_886[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_886[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_886[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_66 
       (.I0(\KER_size_0_reg_886[29]_i_62_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_126_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_67 
       (.I0(\KER_size_0_reg_886[29]_i_63_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_127_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_68 
       (.I0(\KER_size_0_reg_886[29]_i_64_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_128_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_69 
       (.I0(\KER_size_0_reg_886[29]_i_65_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_129_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_7 
       (.I0(\KER_size_0_reg_886_reg[31]_i_7_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_10_n_8 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_10_n_7 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_7_n_8 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_6_n_8 ),
        .O(\KER_size_0_reg_886[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_0_reg_886[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_886[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_0_reg_886[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_886[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_74 
       (.I0(\KER_size_0_reg_886[29]_i_70_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_130_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_75 
       (.I0(\KER_size_0_reg_886[29]_i_71_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_131_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_76 
       (.I0(\KER_size_0_reg_886[29]_i_72_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_132_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_77 
       (.I0(\KER_size_0_reg_886[29]_i_73_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_133_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_886[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_886[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_8 
       (.I0(\KER_size_0_reg_886_reg[31]_i_7_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_10 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_10_n_9 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_10_n_8 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_7_n_9 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_6_n_9 ),
        .O(\KER_size_0_reg_886[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_886[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_886[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_82 
       (.I0(\KER_size_0_reg_886[29]_i_78_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_134_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_83 
       (.I0(\KER_size_0_reg_886[29]_i_79_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_135_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_84 
       (.I0(\KER_size_0_reg_886[29]_i_80_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_136_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_85 
       (.I0(\KER_size_0_reg_886[29]_i_81_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_137_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_886[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_886[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_886[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_886[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[29]_i_9 
       (.I0(\KER_size_0_reg_886_reg[29]_i_12_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_11_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_10_n_10 ),
        .I3(\KER_size_0_reg_886_reg[29]_i_10_n_9 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_7_n_10 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_6_n_10 ),
        .O(\KER_size_0_reg_886[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_90 
       (.I0(\KER_size_0_reg_886[29]_i_86_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_138_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_91 
       (.I0(\KER_size_0_reg_886[29]_i_87_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_139_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_92 
       (.I0(\KER_size_0_reg_886[29]_i_88_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_140_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_93 
       (.I0(\KER_size_0_reg_886[29]_i_89_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_141_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_886[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_886[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_886[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_886[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_98 
       (.I0(\KER_size_0_reg_886[29]_i_94_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_142_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[29]_i_99 
       (.I0(\KER_size_0_reg_886[29]_i_95_n_3 ),
        .I1(\KER_size_0_reg_886[29]_i_143_n_3 ),
        .O(\KER_size_0_reg_886[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[2]_i_2 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[2]_i_3 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .O(\KER_size_0_reg_886[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[2]_i_5 
       (.I0(\KER_size_0_reg_886[2]_i_2_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_886[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[2]_i_7 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .O(\KER_size_0_reg_886[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_10 
       (.I0(\KER_size_0_reg_886_reg[31]_i_33_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_34_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_35_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_100 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_886[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_101 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_886[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I2(\KER_size_0_reg_886[31]_i_170_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_103 
       (.I0(\KER_size_0_reg_886[31]_i_99_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_171_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_104 
       (.I0(\KER_size_0_reg_886[31]_i_100_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_172_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_105 
       (.I0(\KER_size_0_reg_886[31]_i_101_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_173_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_106 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_886[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_107 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_886[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_108 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_886[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_109 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_886[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_11 
       (.I0(\KER_size_0_reg_886_reg[31]_i_36_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_34_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_35_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_110 
       (.I0(\KER_size_0_reg_886[31]_i_106_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_174_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_111 
       (.I0(\KER_size_0_reg_886[31]_i_107_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_175_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_112 
       (.I0(\KER_size_0_reg_886[31]_i_108_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_176_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_113 
       (.I0(\KER_size_0_reg_886[31]_i_109_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_177_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_886[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[31]_i_115 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .O(\KER_size_0_reg_886[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[31]_i_117 
       (.I0(\KER_size_0_reg_886[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_886[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[31]_i_119 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_12 
       (.I0(\KER_size_0_reg_886_reg[31]_i_33_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_35_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_34_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_33_n_8 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_35_n_7 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_37_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .O(\KER_size_0_reg_886[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_121 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_122 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_123 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_124 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_125 
       (.I0(\KER_size_0_reg_886[31]_i_121_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_178_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_126 
       (.I0(\KER_size_0_reg_886[31]_i_122_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_179_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_127 
       (.I0(\KER_size_0_reg_886[31]_i_123_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_180_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_128 
       (.I0(\KER_size_0_reg_886[31]_i_124_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_181_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_129 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_886[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_13 
       (.I0(\KER_size_0_reg_886_reg[31]_i_35_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_34_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_33_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_33_n_9 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_35_n_8 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_34_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_130 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_886[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(\KER_size_0_reg_886[31]_i_182_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_132 
       (.I0(\KER_size_0_reg_886[31]_i_129_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_183_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_133 
       (.I0(\KER_size_0_reg_886[31]_i_130_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_184_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_134 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(\KER_size_0_reg_886[31]_i_185_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_136 
       (.I0(\KER_size_0_reg_886[31]_i_134_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_186_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[31]_i_137 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_138 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [29]),
        .O(\KER_size_0_reg_886[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_14 
       (.I0(\KER_size_0_reg_886_reg[31]_i_35_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_34_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_36_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_33_n_10 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_35_n_9 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_34_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_886[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_886[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_size_0_reg_886[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_size_0_reg_886[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_886[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_886[31]_i_158 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_size_0_reg_886[31]_i_187_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_159 
       (.I0(\KER_size_0_reg_886[31]_i_155_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_188_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_size_0_reg_886[31]_i_16 
       (.I0(\KER_size_0_reg_886[31]_i_45_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .I3(\KER_size_0_reg_886[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_size_0_reg_886_reg[31]_i_15_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_160 
       (.I0(\KER_size_0_reg_886[31]_i_156_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_189_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_161 
       (.I0(\KER_size_0_reg_886[31]_i_157_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_190_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_886[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_886[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(\KER_size_0_reg_886[31]_i_191_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_164 
       (.I0(\KER_size_0_reg_886[31]_i_162_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_192_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(\KER_size_0_reg_886[31]_i_193_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_size_0_reg_886[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I4(\KER_size_0_reg_886_reg[31]_i_15_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_170 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_886[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_886[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_886[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_886[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_886[31]_i_18 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_size_0_reg_886_reg[29]_i_11_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_182 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_886[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_886[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_188 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_189 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_19 
       (.I0(\KER_size_0_reg_886_reg[31]_i_47_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_48_n_10 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_49_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_190 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_886[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_2 
       (.I0(\KER_size_0_reg_886_reg[31]_i_5_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_7_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_20 
       (.I0(\KER_size_0_reg_886_reg[31]_i_47_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_49_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_21 
       (.I0(\KER_size_0_reg_886_reg[31]_i_47_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_49_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_22 
       (.I0(\KER_size_0_reg_886_reg[31]_i_51_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_49_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_23 
       (.I0(\KER_size_0_reg_886_reg[31]_i_49_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_48_n_10 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_47_n_8 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_47_n_7 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_52_n_10 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_48_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_24 
       (.I0(\KER_size_0_reg_886_reg[31]_i_49_n_8 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_47_n_9 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_47_n_8 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_49_n_7 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_48_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_25 
       (.I0(\KER_size_0_reg_886_reg[31]_i_49_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_47_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_47_n_9 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_49_n_8 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_50_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_26 
       (.I0(\KER_size_0_reg_886_reg[31]_i_49_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_50_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_51_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_47_n_10 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_49_n_9 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_50_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_27 
       (.I0(\KER_size_0_reg_886_reg[31]_i_47_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_48_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_52_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_28 
       (.I0(\KER_size_0_reg_886_reg[31]_i_53_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_52_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_48_n_8 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_53_n_9 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_52_n_8 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_48_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_29 
       (.I0(\KER_size_0_reg_886_reg[31]_i_52_n_10 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_48_n_9 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_47_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_53_n_10 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_52_n_9 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_48_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_3 
       (.I0(\KER_size_0_reg_886_reg[31]_i_5_n_9 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_8_n_10 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_9_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_5_n_8 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_8_n_9 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_9_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_886[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [30]),
        .I2(\KER_size_0_reg_886_reg[31]_i_15_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_size_0_reg_886[31]_i_31 
       (.I0(\KER_size_0_reg_886_reg[31]_i_15_n_8 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_886[31]_i_54_n_3 ),
        .I4(\KER_size_0_reg_886[31]_i_55_n_3 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_15_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_size_0_reg_886[31]_i_32 
       (.I0(\KER_size_0_reg_886_reg[31]_i_15_n_8 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_886[31]_i_56_n_3 ),
        .I4(\KER_size_0_reg_886[31]_i_57_n_3 ),
        .I5(\KER_size_0_reg_886[31]_i_58_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_38 
       (.I0(\KER_size_0_reg_886_reg[31]_i_88_n_9 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_7 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_45_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_39 
       (.I0(\KER_size_0_reg_886_reg[31]_i_88_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_8 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_45_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_4 
       (.I0(\KER_size_0_reg_886_reg[31]_i_7_n_7 ),
        .I1(\KER_size_0_reg_886_reg[31]_i_6_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_5_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_5_n_9 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_8_n_10 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_9_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[31]_i_40 
       (.I0(\KER_size_0_reg_886_reg[29]_i_40_n_7 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_45_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_41 
       (.I0(\KER_size_0_reg_886_reg[31]_i_88_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_45_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_89_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_88_n_7 ),
        .I4(\KER_size_0_reg_886_reg[31]_i_90_n_10 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_89_n_9 ),
        .O(\KER_size_0_reg_886[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_42 
       (.I0(\KER_size_0_reg_886_reg[29]_i_45_n_8 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_7 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_88_n_9 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_88_n_8 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_45_n_7 ),
        .I5(\KER_size_0_reg_886_reg[31]_i_89_n_10 ),
        .O(\KER_size_0_reg_886[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_43 
       (.I0(\KER_size_0_reg_886_reg[29]_i_45_n_9 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_8 ),
        .I2(\KER_size_0_reg_886_reg[31]_i_88_n_10 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_88_n_9 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_45_n_8 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_41_n_7 ),
        .O(\KER_size_0_reg_886[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[31]_i_44 
       (.I0(\KER_size_0_reg_886_reg[29]_i_45_n_10 ),
        .I1(\KER_size_0_reg_886_reg[29]_i_41_n_9 ),
        .I2(\KER_size_0_reg_886_reg[29]_i_40_n_7 ),
        .I3(\KER_size_0_reg_886_reg[31]_i_88_n_10 ),
        .I4(\KER_size_0_reg_886_reg[29]_i_45_n_9 ),
        .I5(\KER_size_0_reg_886_reg[29]_i_41_n_8 ),
        .O(\KER_size_0_reg_886[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_size_0_reg_886[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .O(\KER_size_0_reg_886[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_size_0_reg_886[31]_i_54 
       (.I0(\KER_size_0_reg_886[31]_i_137_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_138_n_3 ),
        .I2(\KER_size_0_reg_886[31]_i_57_n_3 ),
        .I3(\KER_size_0_reg_886[31]_i_58_n_3 ),
        .I4(\KER_size_0_reg_886[31]_i_56_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_size_0_reg_886[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [31]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [30]),
        .O(\KER_size_0_reg_886[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_size_0_reg_886[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .O(\KER_size_0_reg_886[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[31]_i_57 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_size_0_reg_886[31]_i_58 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [29]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_886[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_886[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(\KER_size_0_reg_886[31]_i_139_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_62 
       (.I0(\KER_size_0_reg_886[31]_i_59_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_140_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_63 
       (.I0(\KER_size_0_reg_886[31]_i_60_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_141_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_886[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_886[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_66 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_886[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_67 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_886[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_68 
       (.I0(\KER_size_0_reg_886[31]_i_64_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_142_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_69 
       (.I0(\KER_size_0_reg_886[31]_i_65_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_143_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_70 
       (.I0(\KER_size_0_reg_886[31]_i_66_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_144_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_71 
       (.I0(\KER_size_0_reg_886[31]_i_67_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_145_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_886[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_886[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_886[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [12]),
        .I2(\KER_size_0_reg_886[31]_i_146_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_76 
       (.I0(\KER_size_0_reg_886[31]_i_72_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_147_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_77 
       (.I0(\KER_size_0_reg_886[31]_i_73_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_148_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_78 
       (.I0(\KER_size_0_reg_886[31]_i_74_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_149_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_886[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_886[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_886[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_886[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_83 
       (.I0(\KER_size_0_reg_886[31]_i_79_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_150_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_84 
       (.I0(\KER_size_0_reg_886[31]_i_80_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_151_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_85 
       (.I0(\KER_size_0_reg_886[31]_i_81_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_152_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_86 
       (.I0(\KER_size_0_reg_886[31]_i_82_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_153_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_886[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [15]),
        .I2(\KER_size_0_reg_886[31]_i_154_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_91 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_92 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_93 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_94 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_95 
       (.I0(\KER_size_0_reg_886[31]_i_91_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_166_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_96 
       (.I0(\KER_size_0_reg_886[31]_i_92_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_167_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_97 
       (.I0(\KER_size_0_reg_886[31]_i_93_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_168_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[31]_i_98 
       (.I0(\KER_size_0_reg_886[31]_i_94_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_169_n_3 ),
        .O(\KER_size_0_reg_886[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[31]_i_99 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_886[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[3]_i_1 
       (.I0(\KER_size_0_reg_886_reg[2]_i_1_n_7 ),
        .I1(\KER_size_0_reg_886_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[3]_i_4 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .O(\KER_size_0_reg_886[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[3]_i_6 
       (.I0(\KER_size_0_reg_886[3]_i_3_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_886[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[3]_i_8 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .O(\KER_size_0_reg_886[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[7]_i_2 
       (.I0(\KER_size_0_reg_886_reg[8]_i_14_n_8 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_10 ),
        .I2(\KER_size_0_reg_886_reg[3]_i_2_n_7 ),
        .O(\KER_size_0_reg_886[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[7]_i_3 
       (.I0(\KER_size_0_reg_886_reg[3]_i_2_n_8 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_14_n_9 ),
        .O(\KER_size_0_reg_886[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[7]_i_4 
       (.I0(\KER_size_0_reg_886_reg[3]_i_2_n_9 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_14_n_10 ),
        .O(\KER_size_0_reg_886[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[7]_i_5 
       (.I0(\KER_size_0_reg_886_reg[3]_i_2_n_10 ),
        .I1(\KER_size_0_reg_886_reg[2]_i_1_n_7 ),
        .O(\KER_size_0_reg_886[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[7]_i_6 
       (.I0(\KER_size_0_reg_886_reg[3]_i_2_n_7 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_10 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_14_n_8 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_14_n_7 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_12_n_10 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_13_n_9 ),
        .O(\KER_size_0_reg_886[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_886[7]_i_7 
       (.I0(\KER_size_0_reg_886_reg[8]_i_14_n_9 ),
        .I1(\KER_size_0_reg_886_reg[3]_i_2_n_8 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_14_n_8 ),
        .I3(\KER_size_0_reg_886_reg[3]_i_2_n_7 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_13_n_10 ),
        .O(\KER_size_0_reg_886[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[7]_i_8 
       (.I0(\KER_size_0_reg_886_reg[8]_i_14_n_10 ),
        .I1(\KER_size_0_reg_886_reg[3]_i_2_n_9 ),
        .I2(\KER_size_0_reg_886_reg[3]_i_2_n_8 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_14_n_9 ),
        .O(\KER_size_0_reg_886[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_886[7]_i_9 
       (.I0(\KER_size_0_reg_886_reg[2]_i_1_n_7 ),
        .I1(\KER_size_0_reg_886_reg[3]_i_2_n_10 ),
        .I2(\KER_size_0_reg_886_reg[3]_i_2_n_9 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_14_n_10 ),
        .O(\KER_size_0_reg_886[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[8]_i_2 
       (.I0(\KER_size_0_reg_886_reg[8]_i_10_n_8 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_12_n_7 ),
        .O(\KER_size_0_reg_886[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_20 
       (.I0(\KER_size_0_reg_886[8]_i_16_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_63_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_21 
       (.I0(\KER_size_0_reg_886[8]_i_17_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_64_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_22 
       (.I0(\KER_size_0_reg_886[8]_i_18_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_65_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_23 
       (.I0(\KER_size_0_reg_886[8]_i_19_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_66_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_28 
       (.I0(\KER_size_0_reg_886[8]_i_24_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_67_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_29 
       (.I0(\KER_size_0_reg_886[8]_i_25_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_68_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[8]_i_3 
       (.I0(\KER_size_0_reg_886_reg[8]_i_10_n_9 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_7 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_12_n_8 ),
        .O(\KER_size_0_reg_886[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_30 
       (.I0(\KER_size_0_reg_886[8]_i_26_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_69_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_31 
       (.I0(\KER_size_0_reg_886[8]_i_27_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_70_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_36 
       (.I0(\KER_size_0_reg_886[8]_i_32_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_71_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_37 
       (.I0(\KER_size_0_reg_886[8]_i_33_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_72_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_38 
       (.I0(\KER_size_0_reg_886[8]_i_34_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_73_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_39 
       (.I0(\KER_size_0_reg_886[8]_i_35_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_74_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[8]_i_4 
       (.I0(\KER_size_0_reg_886_reg[8]_i_10_n_10 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_8 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_12_n_9 ),
        .O(\KER_size_0_reg_886[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[8]_i_41 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .O(\KER_size_0_reg_886[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[8]_i_43 
       (.I0(\KER_size_0_reg_886[8]_i_40_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_886[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[8]_i_45 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .O(\KER_size_0_reg_886[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_886[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_886[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_886[8]_i_5 
       (.I0(\KER_size_0_reg_886_reg[8]_i_14_n_7 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_9 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_12_n_10 ),
        .O(\KER_size_0_reg_886[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_886[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_51 
       (.I0(\KER_size_0_reg_886[8]_i_47_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_75_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_52 
       (.I0(\KER_size_0_reg_886[8]_i_48_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_76_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_53 
       (.I0(\KER_size_0_reg_886[8]_i_49_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_77_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_54 
       (.I0(\KER_size_0_reg_886[8]_i_50_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_78_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_886[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_886[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_886[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_886[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_886[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_59 
       (.I0(\KER_size_0_reg_886[8]_i_55_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_79_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[8]_i_6 
       (.I0(\KER_size_0_reg_886_reg[8]_i_12_n_7 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_11_n_10 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_10_n_8 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_10_n_7 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_15_n_10 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_11_n_9 ),
        .O(\KER_size_0_reg_886[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_60 
       (.I0(\KER_size_0_reg_886[8]_i_56_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_80_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_61 
       (.I0(\KER_size_0_reg_886[8]_i_57_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_81_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[8]_i_62 
       (.I0(\KER_size_0_reg_886[8]_i_58_n_3 ),
        .I1(\KER_size_0_reg_886[8]_i_82_n_3 ),
        .O(\KER_size_0_reg_886[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_63 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_64 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_65 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_66 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[8]_i_7 
       (.I0(\KER_size_0_reg_886_reg[8]_i_12_n_8 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_7 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_10_n_9 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_10_n_8 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_12_n_7 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_11_n_10 ),
        .O(\KER_size_0_reg_886[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_886[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_75 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_76 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_77 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_78 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_886[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[8]_i_8 
       (.I0(\KER_size_0_reg_886_reg[8]_i_12_n_9 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_8 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_10_n_10 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_10_n_9 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_12_n_8 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_13_n_7 ),
        .O(\KER_size_0_reg_886[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_886[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_886[8]_i_9 
       (.I0(\KER_size_0_reg_886_reg[8]_i_12_n_10 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_13_n_9 ),
        .I2(\KER_size_0_reg_886_reg[8]_i_14_n_7 ),
        .I3(\KER_size_0_reg_886_reg[8]_i_10_n_10 ),
        .I4(\KER_size_0_reg_886_reg[8]_i_12_n_9 ),
        .I5(\KER_size_0_reg_886_reg[8]_i_13_n_8 ),
        .O(\KER_size_0_reg_886[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_886[9]_i_1 
       (.I0(\KER_size_0_reg_886_reg[9]_i_2_n_10 ),
        .I1(\KER_size_0_reg_886_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_886[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_886[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[9]_i_4 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .O(\KER_size_0_reg_886[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_886[9]_i_6 
       (.I0(\KER_size_0_reg_886[9]_i_3_n_3 ),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_886[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_886[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I4(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_886[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_886[9]_i_8 
       (.I0(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_886[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_886[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_886[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_886[31]_i_31_0 [9]),
        .O(\KER_size_0_reg_886[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[13]_i_1_n_3 ,\KER_size_0_reg_886_reg[13]_i_1_n_4 ,\KER_size_0_reg_886_reg[13]_i_1_n_5 ,\KER_size_0_reg_886_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[13]_i_2_n_3 ,\KER_size_0_reg_886[13]_i_3_n_3 ,\KER_size_0_reg_886[13]_i_4_n_3 ,\KER_size_0_reg_886[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_size_0_reg_886[13]_i_6_n_3 ,\KER_size_0_reg_886[13]_i_7_n_3 ,\KER_size_0_reg_886[13]_i_8_n_3 ,\KER_size_0_reg_886[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[13]_i_10_n_3 ,\KER_size_0_reg_886_reg[13]_i_10_n_4 ,\KER_size_0_reg_886_reg[13]_i_10_n_5 ,\KER_size_0_reg_886_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[13]_i_11_n_3 ,\KER_size_0_reg_886[13]_i_12_n_3 ,\KER_size_0_reg_886[13]_i_13_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[13]_i_10_n_7 ,\KER_size_0_reg_886_reg[13]_i_10_n_8 ,\KER_size_0_reg_886_reg[13]_i_10_n_9 ,\KER_size_0_reg_886_reg[13]_i_10_n_10 }),
        .S({\KER_size_0_reg_886[13]_i_14_n_3 ,\KER_size_0_reg_886[13]_i_15_n_3 ,\KER_size_0_reg_886[13]_i_16_n_3 ,\KER_size_0_reg_886[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[17]_i_1 
       (.CI(\KER_size_0_reg_886_reg[13]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[17]_i_1_n_3 ,\KER_size_0_reg_886_reg[17]_i_1_n_4 ,\KER_size_0_reg_886_reg[17]_i_1_n_5 ,\KER_size_0_reg_886_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[17]_i_2_n_3 ,\KER_size_0_reg_886[17]_i_3_n_3 ,\KER_size_0_reg_886[17]_i_4_n_3 ,\KER_size_0_reg_886[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_size_0_reg_886[17]_i_6_n_3 ,\KER_size_0_reg_886[17]_i_7_n_3 ,\KER_size_0_reg_886[17]_i_8_n_3 ,\KER_size_0_reg_886[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[17]_i_10_n_3 ,\KER_size_0_reg_886_reg[17]_i_10_n_4 ,\KER_size_0_reg_886_reg[17]_i_10_n_5 ,\KER_size_0_reg_886_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[17]_i_12_n_3 ,\KER_size_0_reg_886[17]_i_13_n_3 ,\KER_size_0_reg_886[17]_i_14_n_3 ,\KER_size_0_reg_886[17]_i_15_n_3 }),
        .O({\KER_size_0_reg_886_reg[17]_i_10_n_7 ,\KER_size_0_reg_886_reg[17]_i_10_n_8 ,\KER_size_0_reg_886_reg[17]_i_10_n_9 ,\KER_size_0_reg_886_reg[17]_i_10_n_10 }),
        .S({\KER_size_0_reg_886[17]_i_16_n_3 ,\KER_size_0_reg_886[17]_i_17_n_3 ,\KER_size_0_reg_886[17]_i_18_n_3 ,\KER_size_0_reg_886[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[17]_i_11 
       (.CI(\KER_size_0_reg_886_reg[8]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[17]_i_11_n_3 ,\KER_size_0_reg_886_reg[17]_i_11_n_4 ,\KER_size_0_reg_886_reg[17]_i_11_n_5 ,\KER_size_0_reg_886_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[17]_i_20_n_3 ,\KER_size_0_reg_886[17]_i_21_n_3 ,\KER_size_0_reg_886[17]_i_22_n_3 ,\KER_size_0_reg_886[17]_i_23_n_3 }),
        .O({\KER_size_0_reg_886_reg[17]_i_11_n_7 ,\KER_size_0_reg_886_reg[17]_i_11_n_8 ,\KER_size_0_reg_886_reg[17]_i_11_n_9 ,\KER_size_0_reg_886_reg[17]_i_11_n_10 }),
        .S({\KER_size_0_reg_886[17]_i_24_n_3 ,\KER_size_0_reg_886[17]_i_25_n_3 ,\KER_size_0_reg_886[17]_i_26_n_3 ,\KER_size_0_reg_886[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_1 
       (.CI(\KER_size_0_reg_886_reg[17]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_1_n_3 ,\KER_size_0_reg_886_reg[21]_i_1_n_4 ,\KER_size_0_reg_886_reg[21]_i_1_n_5 ,\KER_size_0_reg_886_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_2_n_3 ,\KER_size_0_reg_886[21]_i_3_n_3 ,\KER_size_0_reg_886[21]_i_4_n_3 ,\KER_size_0_reg_886[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_size_0_reg_886[21]_i_6_n_3 ,\KER_size_0_reg_886[21]_i_7_n_3 ,\KER_size_0_reg_886[21]_i_8_n_3 ,\KER_size_0_reg_886[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_10 
       (.CI(\KER_size_0_reg_886_reg[17]_i_10_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_10_n_3 ,\KER_size_0_reg_886_reg[21]_i_10_n_4 ,\KER_size_0_reg_886_reg[21]_i_10_n_5 ,\KER_size_0_reg_886_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_12_n_3 ,\KER_size_0_reg_886[21]_i_13_n_3 ,\KER_size_0_reg_886[21]_i_14_n_3 ,\KER_size_0_reg_886[21]_i_15_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_10_n_7 ,\KER_size_0_reg_886_reg[21]_i_10_n_8 ,\KER_size_0_reg_886_reg[21]_i_10_n_9 ,\KER_size_0_reg_886_reg[21]_i_10_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_16_n_3 ,\KER_size_0_reg_886[21]_i_17_n_3 ,\KER_size_0_reg_886[21]_i_18_n_3 ,\KER_size_0_reg_886[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_11 
       (.CI(\KER_size_0_reg_886_reg[17]_i_11_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_11_n_3 ,\KER_size_0_reg_886_reg[21]_i_11_n_4 ,\KER_size_0_reg_886_reg[21]_i_11_n_5 ,\KER_size_0_reg_886_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_20_n_3 ,\KER_size_0_reg_886[21]_i_21_n_3 ,\KER_size_0_reg_886[21]_i_22_n_3 ,\KER_size_0_reg_886[21]_i_23_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_11_n_7 ,\KER_size_0_reg_886_reg[21]_i_11_n_8 ,\KER_size_0_reg_886_reg[21]_i_11_n_9 ,\KER_size_0_reg_886_reg[21]_i_11_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_24_n_3 ,\KER_size_0_reg_886[21]_i_25_n_3 ,\KER_size_0_reg_886[21]_i_26_n_3 ,\KER_size_0_reg_886[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_28 
       (.CI(\KER_size_0_reg_886_reg[13]_i_10_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_28_n_3 ,\KER_size_0_reg_886_reg[21]_i_28_n_4 ,\KER_size_0_reg_886_reg[21]_i_28_n_5 ,\KER_size_0_reg_886_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_34_n_3 ,\KER_size_0_reg_886[21]_i_35_n_3 ,\KER_size_0_reg_886[21]_i_36_n_3 ,\KER_size_0_reg_886[21]_i_37_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_28_n_7 ,\KER_size_0_reg_886_reg[21]_i_28_n_8 ,\KER_size_0_reg_886_reg[21]_i_28_n_9 ,\KER_size_0_reg_886_reg[21]_i_28_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_38_n_3 ,\KER_size_0_reg_886[21]_i_39_n_3 ,\KER_size_0_reg_886[21]_i_40_n_3 ,\KER_size_0_reg_886[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[21]_i_29_n_3 ,\KER_size_0_reg_886_reg[21]_i_29_n_4 ,\KER_size_0_reg_886_reg[21]_i_29_n_5 ,\KER_size_0_reg_886_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_42_n_3 ,\KER_size_0_reg_886[21]_i_43_n_3 ,\KER_size_0_reg_886[21]_i_44_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[21]_i_29_n_7 ,\KER_size_0_reg_886_reg[21]_i_29_n_8 ,\KER_size_0_reg_886_reg[21]_i_29_n_9 ,\KER_size_0_reg_886_reg[21]_i_29_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_45_n_3 ,\KER_size_0_reg_886[21]_i_46_n_3 ,\KER_size_0_reg_886[21]_i_47_n_3 ,\KER_size_0_reg_886[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_30 
       (.CI(\KER_size_0_reg_886_reg[9]_i_2_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_30_n_3 ,\KER_size_0_reg_886_reg[21]_i_30_n_4 ,\KER_size_0_reg_886_reg[21]_i_30_n_5 ,\KER_size_0_reg_886_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_49_n_3 ,\KER_size_0_reg_886[21]_i_50_n_3 ,\KER_size_0_reg_886[21]_i_51_n_3 ,\KER_size_0_reg_886[21]_i_52_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_30_n_7 ,\KER_size_0_reg_886_reg[21]_i_30_n_8 ,\KER_size_0_reg_886_reg[21]_i_30_n_9 ,\KER_size_0_reg_886_reg[21]_i_30_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_53_n_3 ,\KER_size_0_reg_886[21]_i_54_n_3 ,\KER_size_0_reg_886[21]_i_55_n_3 ,\KER_size_0_reg_886[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_31 
       (.CI(\KER_size_0_reg_886_reg[8]_i_15_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_31_n_3 ,\KER_size_0_reg_886_reg[21]_i_31_n_4 ,\KER_size_0_reg_886_reg[21]_i_31_n_5 ,\KER_size_0_reg_886_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_57_n_3 ,\KER_size_0_reg_886[21]_i_58_n_3 ,\KER_size_0_reg_886[21]_i_59_n_3 ,\KER_size_0_reg_886[21]_i_60_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_31_n_7 ,\KER_size_0_reg_886_reg[21]_i_31_n_8 ,\KER_size_0_reg_886_reg[21]_i_31_n_9 ,\KER_size_0_reg_886_reg[21]_i_31_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_61_n_3 ,\KER_size_0_reg_886[21]_i_62_n_3 ,\KER_size_0_reg_886[21]_i_63_n_3 ,\KER_size_0_reg_886[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_32 
       (.CI(\KER_size_0_reg_886_reg[8]_i_11_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_32_n_3 ,\KER_size_0_reg_886_reg[21]_i_32_n_4 ,\KER_size_0_reg_886_reg[21]_i_32_n_5 ,\KER_size_0_reg_886_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_65_n_3 ,\KER_size_0_reg_886[21]_i_66_n_3 ,\KER_size_0_reg_886[21]_i_67_n_3 ,\KER_size_0_reg_886[21]_i_68_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_32_n_7 ,\KER_size_0_reg_886_reg[21]_i_32_n_8 ,\KER_size_0_reg_886_reg[21]_i_32_n_9 ,\KER_size_0_reg_886_reg[21]_i_32_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_69_n_3 ,\KER_size_0_reg_886[21]_i_70_n_3 ,\KER_size_0_reg_886[21]_i_71_n_3 ,\KER_size_0_reg_886[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[21]_i_33 
       (.CI(\KER_size_0_reg_886_reg[8]_i_10_n_3 ),
        .CO({\KER_size_0_reg_886_reg[21]_i_33_n_3 ,\KER_size_0_reg_886_reg[21]_i_33_n_4 ,\KER_size_0_reg_886_reg[21]_i_33_n_5 ,\KER_size_0_reg_886_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[21]_i_73_n_3 ,\KER_size_0_reg_886[21]_i_74_n_3 ,\KER_size_0_reg_886[21]_i_75_n_3 ,\KER_size_0_reg_886[21]_i_76_n_3 }),
        .O({\KER_size_0_reg_886_reg[21]_i_33_n_7 ,\KER_size_0_reg_886_reg[21]_i_33_n_8 ,\KER_size_0_reg_886_reg[21]_i_33_n_9 ,\KER_size_0_reg_886_reg[21]_i_33_n_10 }),
        .S({\KER_size_0_reg_886[21]_i_77_n_3 ,\KER_size_0_reg_886[21]_i_78_n_3 ,\KER_size_0_reg_886[21]_i_79_n_3 ,\KER_size_0_reg_886[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_1 
       (.CI(\KER_size_0_reg_886_reg[21]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_1_n_3 ,\KER_size_0_reg_886_reg[25]_i_1_n_4 ,\KER_size_0_reg_886_reg[25]_i_1_n_5 ,\KER_size_0_reg_886_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_2_n_3 ,\KER_size_0_reg_886[25]_i_3_n_3 ,\KER_size_0_reg_886[25]_i_4_n_3 ,\KER_size_0_reg_886[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_size_0_reg_886[25]_i_6_n_3 ,\KER_size_0_reg_886[25]_i_7_n_3 ,\KER_size_0_reg_886[25]_i_8_n_3 ,\KER_size_0_reg_886[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_10 
       (.CI(\KER_size_0_reg_886_reg[21]_i_10_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_10_n_3 ,\KER_size_0_reg_886_reg[25]_i_10_n_4 ,\KER_size_0_reg_886_reg[25]_i_10_n_5 ,\KER_size_0_reg_886_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_15_n_3 ,\KER_size_0_reg_886[25]_i_16_n_3 ,\KER_size_0_reg_886[25]_i_17_n_3 ,\KER_size_0_reg_886[25]_i_18_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_10_n_7 ,\KER_size_0_reg_886_reg[25]_i_10_n_8 ,\KER_size_0_reg_886_reg[25]_i_10_n_9 ,\KER_size_0_reg_886_reg[25]_i_10_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_19_n_3 ,\KER_size_0_reg_886[25]_i_20_n_3 ,\KER_size_0_reg_886[25]_i_21_n_3 ,\KER_size_0_reg_886[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_11 
       (.CI(\KER_size_0_reg_886_reg[21]_i_11_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_11_n_3 ,\KER_size_0_reg_886_reg[25]_i_11_n_4 ,\KER_size_0_reg_886_reg[25]_i_11_n_5 ,\KER_size_0_reg_886_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_23_n_3 ,\KER_size_0_reg_886[25]_i_24_n_3 ,\KER_size_0_reg_886[25]_i_25_n_3 ,\KER_size_0_reg_886[25]_i_26_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_11_n_7 ,\KER_size_0_reg_886_reg[25]_i_11_n_8 ,\KER_size_0_reg_886_reg[25]_i_11_n_9 ,\KER_size_0_reg_886_reg[25]_i_11_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_27_n_3 ,\KER_size_0_reg_886[25]_i_28_n_3 ,\KER_size_0_reg_886[25]_i_29_n_3 ,\KER_size_0_reg_886[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[25]_i_12_n_3 ,\KER_size_0_reg_886_reg[25]_i_12_n_4 ,\KER_size_0_reg_886_reg[25]_i_12_n_5 ,\KER_size_0_reg_886_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_31_n_3 ,\KER_size_0_reg_886[25]_i_32_n_3 ,\KER_size_0_reg_886[25]_i_33_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[25]_i_12_n_7 ,\KER_size_0_reg_886_reg[25]_i_12_n_8 ,\KER_size_0_reg_886_reg[25]_i_12_n_9 ,\KER_size_0_reg_886_reg[25]_i_12_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_34_n_3 ,\KER_size_0_reg_886[25]_i_35_n_3 ,\KER_size_0_reg_886[25]_i_36_n_3 ,\KER_size_0_reg_886[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[25]_i_13_n_3 ,\KER_size_0_reg_886_reg[25]_i_13_n_4 ,\KER_size_0_reg_886_reg[25]_i_13_n_5 ,\KER_size_0_reg_886_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_38_n_3 ,\KER_size_0_reg_886[25]_i_39_n_3 ,\KER_size_0_reg_886[25]_i_40_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[25]_i_13_n_7 ,\KER_size_0_reg_886_reg[25]_i_13_n_8 ,\KER_size_0_reg_886_reg[25]_i_13_n_9 ,\KER_size_0_reg_886_reg[25]_i_13_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_41_n_3 ,\KER_size_0_reg_886[25]_i_42_n_3 ,\KER_size_0_reg_886[25]_i_43_n_3 ,\KER_size_0_reg_886[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_45 
       (.CI(\KER_size_0_reg_886_reg[21]_i_28_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_45_n_3 ,\KER_size_0_reg_886_reg[25]_i_45_n_4 ,\KER_size_0_reg_886_reg[25]_i_45_n_5 ,\KER_size_0_reg_886_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_51_n_3 ,\KER_size_0_reg_886[25]_i_52_n_3 ,\KER_size_0_reg_886[25]_i_53_n_3 ,\KER_size_0_reg_886[25]_i_54_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_45_n_7 ,\KER_size_0_reg_886_reg[25]_i_45_n_8 ,\KER_size_0_reg_886_reg[25]_i_45_n_9 ,\KER_size_0_reg_886_reg[25]_i_45_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_55_n_3 ,\KER_size_0_reg_886[25]_i_56_n_3 ,\KER_size_0_reg_886[25]_i_57_n_3 ,\KER_size_0_reg_886[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_46 
       (.CI(\KER_size_0_reg_886_reg[21]_i_29_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_46_n_3 ,\KER_size_0_reg_886_reg[25]_i_46_n_4 ,\KER_size_0_reg_886_reg[25]_i_46_n_5 ,\KER_size_0_reg_886_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_59_n_3 ,\KER_size_0_reg_886[25]_i_60_n_3 ,\KER_size_0_reg_886[25]_i_61_n_3 ,\KER_size_0_reg_886[25]_i_62_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_46_n_7 ,\KER_size_0_reg_886_reg[25]_i_46_n_8 ,\KER_size_0_reg_886_reg[25]_i_46_n_9 ,\KER_size_0_reg_886_reg[25]_i_46_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_63_n_3 ,\KER_size_0_reg_886[25]_i_64_n_3 ,\KER_size_0_reg_886[25]_i_65_n_3 ,\KER_size_0_reg_886[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_47 
       (.CI(\KER_size_0_reg_886_reg[21]_i_30_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_47_n_3 ,\KER_size_0_reg_886_reg[25]_i_47_n_4 ,\KER_size_0_reg_886_reg[25]_i_47_n_5 ,\KER_size_0_reg_886_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_67_n_3 ,\KER_size_0_reg_886[25]_i_68_n_3 ,\KER_size_0_reg_886[25]_i_69_n_3 ,\KER_size_0_reg_886[25]_i_70_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_47_n_7 ,\KER_size_0_reg_886_reg[25]_i_47_n_8 ,\KER_size_0_reg_886_reg[25]_i_47_n_9 ,\KER_size_0_reg_886_reg[25]_i_47_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_71_n_3 ,\KER_size_0_reg_886[25]_i_72_n_3 ,\KER_size_0_reg_886[25]_i_73_n_3 ,\KER_size_0_reg_886[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_48 
       (.CI(\KER_size_0_reg_886_reg[21]_i_31_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_48_n_3 ,\KER_size_0_reg_886_reg[25]_i_48_n_4 ,\KER_size_0_reg_886_reg[25]_i_48_n_5 ,\KER_size_0_reg_886_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_75_n_3 ,\KER_size_0_reg_886[25]_i_76_n_3 ,\KER_size_0_reg_886[25]_i_77_n_3 ,\KER_size_0_reg_886[25]_i_78_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_48_n_7 ,\KER_size_0_reg_886_reg[25]_i_48_n_8 ,\KER_size_0_reg_886_reg[25]_i_48_n_9 ,\KER_size_0_reg_886_reg[25]_i_48_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_79_n_3 ,\KER_size_0_reg_886[25]_i_80_n_3 ,\KER_size_0_reg_886[25]_i_81_n_3 ,\KER_size_0_reg_886[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_49 
       (.CI(\KER_size_0_reg_886_reg[21]_i_32_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_49_n_3 ,\KER_size_0_reg_886_reg[25]_i_49_n_4 ,\KER_size_0_reg_886_reg[25]_i_49_n_5 ,\KER_size_0_reg_886_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_83_n_3 ,\KER_size_0_reg_886[25]_i_84_n_3 ,\KER_size_0_reg_886[25]_i_85_n_3 ,\KER_size_0_reg_886[25]_i_86_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_49_n_7 ,\KER_size_0_reg_886_reg[25]_i_49_n_8 ,\KER_size_0_reg_886_reg[25]_i_49_n_9 ,\KER_size_0_reg_886_reg[25]_i_49_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_87_n_3 ,\KER_size_0_reg_886[25]_i_88_n_3 ,\KER_size_0_reg_886[25]_i_89_n_3 ,\KER_size_0_reg_886[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[25]_i_50 
       (.CI(\KER_size_0_reg_886_reg[21]_i_33_n_3 ),
        .CO({\KER_size_0_reg_886_reg[25]_i_50_n_3 ,\KER_size_0_reg_886_reg[25]_i_50_n_4 ,\KER_size_0_reg_886_reg[25]_i_50_n_5 ,\KER_size_0_reg_886_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[25]_i_91_n_3 ,\KER_size_0_reg_886[25]_i_92_n_3 ,\KER_size_0_reg_886[25]_i_93_n_3 ,\KER_size_0_reg_886[25]_i_94_n_3 }),
        .O({\KER_size_0_reg_886_reg[25]_i_50_n_7 ,\KER_size_0_reg_886_reg[25]_i_50_n_8 ,\KER_size_0_reg_886_reg[25]_i_50_n_9 ,\KER_size_0_reg_886_reg[25]_i_50_n_10 }),
        .S({\KER_size_0_reg_886[25]_i_95_n_3 ,\KER_size_0_reg_886[25]_i_96_n_3 ,\KER_size_0_reg_886[25]_i_97_n_3 ,\KER_size_0_reg_886[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_1 
       (.CI(\KER_size_0_reg_886_reg[25]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_1_n_3 ,\KER_size_0_reg_886_reg[29]_i_1_n_4 ,\KER_size_0_reg_886_reg[29]_i_1_n_5 ,\KER_size_0_reg_886_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_2_n_3 ,\KER_size_0_reg_886[29]_i_3_n_3 ,\KER_size_0_reg_886[29]_i_4_n_3 ,\KER_size_0_reg_886[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_size_0_reg_886[29]_i_6_n_3 ,\KER_size_0_reg_886[29]_i_7_n_3 ,\KER_size_0_reg_886[29]_i_8_n_3 ,\KER_size_0_reg_886[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_10 
       (.CI(\KER_size_0_reg_886_reg[25]_i_10_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_10_n_3 ,\KER_size_0_reg_886_reg[29]_i_10_n_4 ,\KER_size_0_reg_886_reg[29]_i_10_n_5 ,\KER_size_0_reg_886_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_13_n_3 ,\KER_size_0_reg_886[29]_i_14_n_3 ,\KER_size_0_reg_886[29]_i_15_n_3 ,\KER_size_0_reg_886[29]_i_16_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_10_n_7 ,\KER_size_0_reg_886_reg[29]_i_10_n_8 ,\KER_size_0_reg_886_reg[29]_i_10_n_9 ,\KER_size_0_reg_886_reg[29]_i_10_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_17_n_3 ,\KER_size_0_reg_886[29]_i_18_n_3 ,\KER_size_0_reg_886[29]_i_19_n_3 ,\KER_size_0_reg_886[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_11 
       (.CI(\KER_size_0_reg_886_reg[25]_i_11_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_11_n_3 ,\KER_size_0_reg_886_reg[29]_i_11_n_4 ,\KER_size_0_reg_886_reg[29]_i_11_n_5 ,\KER_size_0_reg_886_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_21_n_3 ,\KER_size_0_reg_886[29]_i_22_n_3 ,\KER_size_0_reg_886[29]_i_23_n_3 ,\KER_size_0_reg_886[29]_i_24_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_11_n_7 ,\KER_size_0_reg_886_reg[29]_i_11_n_8 ,\KER_size_0_reg_886_reg[29]_i_11_n_9 ,\KER_size_0_reg_886_reg[29]_i_11_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_25_n_3 ,\KER_size_0_reg_886[29]_i_26_n_3 ,\KER_size_0_reg_886[29]_i_27_n_3 ,\KER_size_0_reg_886[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[29]_i_12_n_3 ,\KER_size_0_reg_886_reg[29]_i_12_n_4 ,\KER_size_0_reg_886_reg[29]_i_12_n_5 ,\KER_size_0_reg_886_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_29_n_3 ,\KER_size_0_reg_886[29]_i_30_n_3 ,\KER_size_0_reg_886[29]_i_31_n_3 ,\KER_size_0_reg_886[29]_i_32_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_12_n_7 ,\KER_size_0_reg_886_reg[29]_i_12_n_8 ,\KER_size_0_reg_886_reg[29]_i_12_n_9 ,\KER_size_0_reg_886_reg[29]_i_12_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_33_n_3 ,\KER_size_0_reg_886[29]_i_34_n_3 ,\KER_size_0_reg_886[29]_i_35_n_3 ,\KER_size_0_reg_886[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_37 
       (.CI(\KER_size_0_reg_886_reg[25]_i_45_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_37_n_3 ,\KER_size_0_reg_886_reg[29]_i_37_n_4 ,\KER_size_0_reg_886_reg[29]_i_37_n_5 ,\KER_size_0_reg_886_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_46_n_3 ,\KER_size_0_reg_886[29]_i_47_n_3 ,\KER_size_0_reg_886[29]_i_48_n_3 ,\KER_size_0_reg_886[29]_i_49_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_37_n_7 ,\KER_size_0_reg_886_reg[29]_i_37_n_8 ,\KER_size_0_reg_886_reg[29]_i_37_n_9 ,\KER_size_0_reg_886_reg[29]_i_37_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_50_n_3 ,\KER_size_0_reg_886[29]_i_51_n_3 ,\KER_size_0_reg_886[29]_i_52_n_3 ,\KER_size_0_reg_886[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_38 
       (.CI(\KER_size_0_reg_886_reg[25]_i_46_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_38_n_3 ,\KER_size_0_reg_886_reg[29]_i_38_n_4 ,\KER_size_0_reg_886_reg[29]_i_38_n_5 ,\KER_size_0_reg_886_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_54_n_3 ,\KER_size_0_reg_886[29]_i_55_n_3 ,\KER_size_0_reg_886[29]_i_56_n_3 ,\KER_size_0_reg_886[29]_i_57_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_38_n_7 ,\KER_size_0_reg_886_reg[29]_i_38_n_8 ,\KER_size_0_reg_886_reg[29]_i_38_n_9 ,\KER_size_0_reg_886_reg[29]_i_38_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_58_n_3 ,\KER_size_0_reg_886[29]_i_59_n_3 ,\KER_size_0_reg_886[29]_i_60_n_3 ,\KER_size_0_reg_886[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_39 
       (.CI(\KER_size_0_reg_886_reg[25]_i_47_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_39_n_3 ,\KER_size_0_reg_886_reg[29]_i_39_n_4 ,\KER_size_0_reg_886_reg[29]_i_39_n_5 ,\KER_size_0_reg_886_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_62_n_3 ,\KER_size_0_reg_886[29]_i_63_n_3 ,\KER_size_0_reg_886[29]_i_64_n_3 ,\KER_size_0_reg_886[29]_i_65_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_39_n_7 ,\KER_size_0_reg_886_reg[29]_i_39_n_8 ,\KER_size_0_reg_886_reg[29]_i_39_n_9 ,\KER_size_0_reg_886_reg[29]_i_39_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_66_n_3 ,\KER_size_0_reg_886[29]_i_67_n_3 ,\KER_size_0_reg_886[29]_i_68_n_3 ,\KER_size_0_reg_886[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_40 
       (.CI(\KER_size_0_reg_886_reg[29]_i_44_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_40_n_3 ,\KER_size_0_reg_886_reg[29]_i_40_n_4 ,\KER_size_0_reg_886_reg[29]_i_40_n_5 ,\KER_size_0_reg_886_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_70_n_3 ,\KER_size_0_reg_886[29]_i_71_n_3 ,\KER_size_0_reg_886[29]_i_72_n_3 ,\KER_size_0_reg_886[29]_i_73_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_40_n_7 ,\KER_size_0_reg_886_reg[29]_i_40_n_8 ,\KER_size_0_reg_886_reg[29]_i_40_n_9 ,\KER_size_0_reg_886_reg[29]_i_40_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_74_n_3 ,\KER_size_0_reg_886[29]_i_75_n_3 ,\KER_size_0_reg_886[29]_i_76_n_3 ,\KER_size_0_reg_886[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_41 
       (.CI(\KER_size_0_reg_886_reg[29]_i_43_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_41_n_3 ,\KER_size_0_reg_886_reg[29]_i_41_n_4 ,\KER_size_0_reg_886_reg[29]_i_41_n_5 ,\KER_size_0_reg_886_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_78_n_3 ,\KER_size_0_reg_886[29]_i_79_n_3 ,\KER_size_0_reg_886[29]_i_80_n_3 ,\KER_size_0_reg_886[29]_i_81_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_41_n_7 ,\KER_size_0_reg_886_reg[29]_i_41_n_8 ,\KER_size_0_reg_886_reg[29]_i_41_n_9 ,\KER_size_0_reg_886_reg[29]_i_41_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_82_n_3 ,\KER_size_0_reg_886[29]_i_83_n_3 ,\KER_size_0_reg_886[29]_i_84_n_3 ,\KER_size_0_reg_886[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_42 
       (.CI(\KER_size_0_reg_886_reg[25]_i_48_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_42_n_3 ,\KER_size_0_reg_886_reg[29]_i_42_n_4 ,\KER_size_0_reg_886_reg[29]_i_42_n_5 ,\KER_size_0_reg_886_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_86_n_3 ,\KER_size_0_reg_886[29]_i_87_n_3 ,\KER_size_0_reg_886[29]_i_88_n_3 ,\KER_size_0_reg_886[29]_i_89_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_42_n_7 ,\KER_size_0_reg_886_reg[29]_i_42_n_8 ,\KER_size_0_reg_886_reg[29]_i_42_n_9 ,\KER_size_0_reg_886_reg[29]_i_42_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_90_n_3 ,\KER_size_0_reg_886[29]_i_91_n_3 ,\KER_size_0_reg_886[29]_i_92_n_3 ,\KER_size_0_reg_886[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_43 
       (.CI(\KER_size_0_reg_886_reg[25]_i_49_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_43_n_3 ,\KER_size_0_reg_886_reg[29]_i_43_n_4 ,\KER_size_0_reg_886_reg[29]_i_43_n_5 ,\KER_size_0_reg_886_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_94_n_3 ,\KER_size_0_reg_886[29]_i_95_n_3 ,\KER_size_0_reg_886[29]_i_96_n_3 ,\KER_size_0_reg_886[29]_i_97_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_43_n_7 ,\KER_size_0_reg_886_reg[29]_i_43_n_8 ,\KER_size_0_reg_886_reg[29]_i_43_n_9 ,\KER_size_0_reg_886_reg[29]_i_43_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_98_n_3 ,\KER_size_0_reg_886[29]_i_99_n_3 ,\KER_size_0_reg_886[29]_i_100_n_3 ,\KER_size_0_reg_886[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_44 
       (.CI(\KER_size_0_reg_886_reg[25]_i_50_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_44_n_3 ,\KER_size_0_reg_886_reg[29]_i_44_n_4 ,\KER_size_0_reg_886_reg[29]_i_44_n_5 ,\KER_size_0_reg_886_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_102_n_3 ,\KER_size_0_reg_886[29]_i_103_n_3 ,\KER_size_0_reg_886[29]_i_104_n_3 ,\KER_size_0_reg_886[29]_i_105_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_44_n_7 ,\KER_size_0_reg_886_reg[29]_i_44_n_8 ,\KER_size_0_reg_886_reg[29]_i_44_n_9 ,\KER_size_0_reg_886_reg[29]_i_44_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_106_n_3 ,\KER_size_0_reg_886[29]_i_107_n_3 ,\KER_size_0_reg_886[29]_i_108_n_3 ,\KER_size_0_reg_886[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[29]_i_45 
       (.CI(\KER_size_0_reg_886_reg[29]_i_42_n_3 ),
        .CO({\KER_size_0_reg_886_reg[29]_i_45_n_3 ,\KER_size_0_reg_886_reg[29]_i_45_n_4 ,\KER_size_0_reg_886_reg[29]_i_45_n_5 ,\KER_size_0_reg_886_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[29]_i_110_n_3 ,\KER_size_0_reg_886[29]_i_111_n_3 ,\KER_size_0_reg_886[29]_i_112_n_3 ,\KER_size_0_reg_886[29]_i_113_n_3 }),
        .O({\KER_size_0_reg_886_reg[29]_i_45_n_7 ,\KER_size_0_reg_886_reg[29]_i_45_n_8 ,\KER_size_0_reg_886_reg[29]_i_45_n_9 ,\KER_size_0_reg_886_reg[29]_i_45_n_10 }),
        .S({\KER_size_0_reg_886[29]_i_114_n_3 ,\KER_size_0_reg_886[29]_i_115_n_3 ,\KER_size_0_reg_886[29]_i_116_n_3 ,\KER_size_0_reg_886[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[2]_i_1_n_3 ,\KER_size_0_reg_886_reg[2]_i_1_n_4 ,\KER_size_0_reg_886_reg[2]_i_1_n_5 ,\KER_size_0_reg_886_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[2]_i_2_n_3 ,\KER_size_0_reg_886[2]_i_3_n_3 ,\KER_size_0_reg_886[2]_i_4_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_size_0_reg_886[2]_i_5_n_3 ,\KER_size_0_reg_886[2]_i_6_n_3 ,\KER_size_0_reg_886[2]_i_7_n_3 ,\KER_size_0_reg_886[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_1 
       (.CI(\KER_size_0_reg_886_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_2_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_size_0_reg_886[31]_i_3_n_3 ,\KER_size_0_reg_886[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_15 
       (.CI(\KER_size_0_reg_886_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_15_CO_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_15_n_4 ,\KER_size_0_reg_886_reg[31]_i_15_n_5 ,\KER_size_0_reg_886_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_886[31]_i_38_n_3 ,\KER_size_0_reg_886[31]_i_39_n_3 ,\KER_size_0_reg_886[31]_i_40_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_15_n_7 ,\KER_size_0_reg_886_reg[31]_i_15_n_8 ,\KER_size_0_reg_886_reg[31]_i_15_n_9 ,\KER_size_0_reg_886_reg[31]_i_15_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_41_n_3 ,\KER_size_0_reg_886[31]_i_42_n_3 ,\KER_size_0_reg_886[31]_i_43_n_3 ,\KER_size_0_reg_886[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_33 
       (.CI(\KER_size_0_reg_886_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_33_n_5 ,\KER_size_0_reg_886_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_886[31]_i_59_n_3 ,\KER_size_0_reg_886[31]_i_60_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_33_O_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_33_n_8 ,\KER_size_0_reg_886_reg[31]_i_33_n_9 ,\KER_size_0_reg_886_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_size_0_reg_886[31]_i_61_n_3 ,\KER_size_0_reg_886[31]_i_62_n_3 ,\KER_size_0_reg_886[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_34 
       (.CI(\KER_size_0_reg_886_reg[29]_i_38_n_3 ),
        .CO({\KER_size_0_reg_886_reg[31]_i_34_n_3 ,\KER_size_0_reg_886_reg[31]_i_34_n_4 ,\KER_size_0_reg_886_reg[31]_i_34_n_5 ,\KER_size_0_reg_886_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_64_n_3 ,\KER_size_0_reg_886[31]_i_65_n_3 ,\KER_size_0_reg_886[31]_i_66_n_3 ,\KER_size_0_reg_886[31]_i_67_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_34_n_7 ,\KER_size_0_reg_886_reg[31]_i_34_n_8 ,\KER_size_0_reg_886_reg[31]_i_34_n_9 ,\KER_size_0_reg_886_reg[31]_i_34_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_68_n_3 ,\KER_size_0_reg_886[31]_i_69_n_3 ,\KER_size_0_reg_886[31]_i_70_n_3 ,\KER_size_0_reg_886[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_35 
       (.CI(\KER_size_0_reg_886_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_35_CO_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_35_n_4 ,\KER_size_0_reg_886_reg[31]_i_35_n_5 ,\KER_size_0_reg_886_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_886[31]_i_72_n_3 ,\KER_size_0_reg_886[31]_i_73_n_3 ,\KER_size_0_reg_886[31]_i_74_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_35_n_7 ,\KER_size_0_reg_886_reg[31]_i_35_n_8 ,\KER_size_0_reg_886_reg[31]_i_35_n_9 ,\KER_size_0_reg_886_reg[31]_i_35_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_75_n_3 ,\KER_size_0_reg_886[31]_i_76_n_3 ,\KER_size_0_reg_886[31]_i_77_n_3 ,\KER_size_0_reg_886[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_36 
       (.CI(\KER_size_0_reg_886_reg[29]_i_39_n_3 ),
        .CO({\KER_size_0_reg_886_reg[31]_i_36_n_3 ,\KER_size_0_reg_886_reg[31]_i_36_n_4 ,\KER_size_0_reg_886_reg[31]_i_36_n_5 ,\KER_size_0_reg_886_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_79_n_3 ,\KER_size_0_reg_886[31]_i_80_n_3 ,\KER_size_0_reg_886[31]_i_81_n_3 ,\KER_size_0_reg_886[31]_i_82_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_36_n_7 ,\KER_size_0_reg_886_reg[31]_i_36_n_8 ,\KER_size_0_reg_886_reg[31]_i_36_n_9 ,\KER_size_0_reg_886_reg[31]_i_36_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_83_n_3 ,\KER_size_0_reg_886[31]_i_84_n_3 ,\KER_size_0_reg_886[31]_i_85_n_3 ,\KER_size_0_reg_886[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_37 
       (.CI(\KER_size_0_reg_886_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_size_0_reg_886_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_47 
       (.CI(\KER_size_0_reg_886_reg[31]_i_51_n_3 ),
        .CO({\KER_size_0_reg_886_reg[31]_i_47_n_3 ,\KER_size_0_reg_886_reg[31]_i_47_n_4 ,\KER_size_0_reg_886_reg[31]_i_47_n_5 ,\KER_size_0_reg_886_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_91_n_3 ,\KER_size_0_reg_886[31]_i_92_n_3 ,\KER_size_0_reg_886[31]_i_93_n_3 ,\KER_size_0_reg_886[31]_i_94_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_47_n_7 ,\KER_size_0_reg_886_reg[31]_i_47_n_8 ,\KER_size_0_reg_886_reg[31]_i_47_n_9 ,\KER_size_0_reg_886_reg[31]_i_47_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_95_n_3 ,\KER_size_0_reg_886[31]_i_96_n_3 ,\KER_size_0_reg_886[31]_i_97_n_3 ,\KER_size_0_reg_886[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_48 
       (.CI(\KER_size_0_reg_886_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_48_CO_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_48_n_4 ,\KER_size_0_reg_886_reg[31]_i_48_n_5 ,\KER_size_0_reg_886_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_886[31]_i_99_n_3 ,\KER_size_0_reg_886[31]_i_100_n_3 ,\KER_size_0_reg_886[31]_i_101_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_48_n_7 ,\KER_size_0_reg_886_reg[31]_i_48_n_8 ,\KER_size_0_reg_886_reg[31]_i_48_n_9 ,\KER_size_0_reg_886_reg[31]_i_48_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_102_n_3 ,\KER_size_0_reg_886[31]_i_103_n_3 ,\KER_size_0_reg_886[31]_i_104_n_3 ,\KER_size_0_reg_886[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_49 
       (.CI(\KER_size_0_reg_886_reg[25]_i_13_n_3 ),
        .CO({\KER_size_0_reg_886_reg[31]_i_49_n_3 ,\KER_size_0_reg_886_reg[31]_i_49_n_4 ,\KER_size_0_reg_886_reg[31]_i_49_n_5 ,\KER_size_0_reg_886_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_106_n_3 ,\KER_size_0_reg_886[31]_i_107_n_3 ,\KER_size_0_reg_886[31]_i_108_n_3 ,\KER_size_0_reg_886[31]_i_109_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_49_n_7 ,\KER_size_0_reg_886_reg[31]_i_49_n_8 ,\KER_size_0_reg_886_reg[31]_i_49_n_9 ,\KER_size_0_reg_886_reg[31]_i_49_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_110_n_3 ,\KER_size_0_reg_886[31]_i_111_n_3 ,\KER_size_0_reg_886[31]_i_112_n_3 ,\KER_size_0_reg_886[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_5 
       (.CI(\KER_size_0_reg_886_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_5_n_5 ,\KER_size_0_reg_886_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_886[31]_i_10_n_3 ,\KER_size_0_reg_886[31]_i_11_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_5_O_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_5_n_8 ,\KER_size_0_reg_886_reg[31]_i_5_n_9 ,\KER_size_0_reg_886_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_size_0_reg_886[31]_i_12_n_3 ,\KER_size_0_reg_886[31]_i_13_n_3 ,\KER_size_0_reg_886[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[31]_i_50_n_3 ,\KER_size_0_reg_886_reg[31]_i_50_n_4 ,\KER_size_0_reg_886_reg[31]_i_50_n_5 ,\KER_size_0_reg_886_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_114_n_3 ,\KER_size_0_reg_886[31]_i_115_n_3 ,\KER_size_0_reg_886[31]_i_116_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[31]_i_50_n_7 ,\KER_size_0_reg_886_reg[31]_i_50_n_8 ,\KER_size_0_reg_886_reg[31]_i_50_n_9 ,\KER_size_0_reg_886_reg[31]_i_50_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_117_n_3 ,\KER_size_0_reg_886[31]_i_118_n_3 ,\KER_size_0_reg_886[31]_i_119_n_3 ,\KER_size_0_reg_886[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_51 
       (.CI(\KER_size_0_reg_886_reg[25]_i_12_n_3 ),
        .CO({\KER_size_0_reg_886_reg[31]_i_51_n_3 ,\KER_size_0_reg_886_reg[31]_i_51_n_4 ,\KER_size_0_reg_886_reg[31]_i_51_n_5 ,\KER_size_0_reg_886_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_121_n_3 ,\KER_size_0_reg_886[31]_i_122_n_3 ,\KER_size_0_reg_886[31]_i_123_n_3 ,\KER_size_0_reg_886[31]_i_124_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_51_n_7 ,\KER_size_0_reg_886_reg[31]_i_51_n_8 ,\KER_size_0_reg_886_reg[31]_i_51_n_9 ,\KER_size_0_reg_886_reg[31]_i_51_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_125_n_3 ,\KER_size_0_reg_886[31]_i_126_n_3 ,\KER_size_0_reg_886[31]_i_127_n_3 ,\KER_size_0_reg_886[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_52 
       (.CI(\KER_size_0_reg_886_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_52_n_5 ,\KER_size_0_reg_886_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_886[31]_i_129_n_3 ,\KER_size_0_reg_886[31]_i_130_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_52_O_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_52_n_8 ,\KER_size_0_reg_886_reg[31]_i_52_n_9 ,\KER_size_0_reg_886_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_size_0_reg_886[31]_i_131_n_3 ,\KER_size_0_reg_886[31]_i_132_n_3 ,\KER_size_0_reg_886[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_53 
       (.CI(\KER_size_0_reg_886_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_134_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_53_n_9 ,\KER_size_0_reg_886_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_886[31]_i_135_n_3 ,\KER_size_0_reg_886[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[31]_i_6_n_3 ,\KER_size_0_reg_886_reg[31]_i_6_n_4 ,\KER_size_0_reg_886_reg[31]_i_6_n_5 ,\KER_size_0_reg_886_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886_reg[31]_i_15_n_9 ,\KER_size_0_reg_886_reg[31]_i_15_n_10 ,\KER_size_0_reg_886_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[31]_i_6_n_7 ,\KER_size_0_reg_886_reg[31]_i_6_n_8 ,\KER_size_0_reg_886_reg[31]_i_6_n_9 ,\KER_size_0_reg_886_reg[31]_i_6_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_16_n_3 ,\KER_size_0_reg_886[31]_i_17_n_3 ,\KER_size_0_reg_886[31]_i_18_n_3 ,\KER_size_0_reg_886_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_7 
       (.CI(\KER_size_0_reg_886_reg[29]_i_12_n_3 ),
        .CO({\KER_size_0_reg_886_reg[31]_i_7_n_3 ,\KER_size_0_reg_886_reg[31]_i_7_n_4 ,\KER_size_0_reg_886_reg[31]_i_7_n_5 ,\KER_size_0_reg_886_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[31]_i_19_n_3 ,\KER_size_0_reg_886[31]_i_20_n_3 ,\KER_size_0_reg_886[31]_i_21_n_3 ,\KER_size_0_reg_886[31]_i_22_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_7_n_7 ,\KER_size_0_reg_886_reg[31]_i_7_n_8 ,\KER_size_0_reg_886_reg[31]_i_7_n_9 ,\KER_size_0_reg_886_reg[31]_i_7_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_23_n_3 ,\KER_size_0_reg_886[31]_i_24_n_3 ,\KER_size_0_reg_886[31]_i_25_n_3 ,\KER_size_0_reg_886[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_8 
       (.CI(\KER_size_0_reg_886_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_27_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_8_n_9 ,\KER_size_0_reg_886_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_886[31]_i_28_n_3 ,\KER_size_0_reg_886[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_88 
       (.CI(\KER_size_0_reg_886_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_88_CO_UNCONNECTED [3],\KER_size_0_reg_886_reg[31]_i_88_n_4 ,\KER_size_0_reg_886_reg[31]_i_88_n_5 ,\KER_size_0_reg_886_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_886[31]_i_155_n_3 ,\KER_size_0_reg_886[31]_i_156_n_3 ,\KER_size_0_reg_886[31]_i_157_n_3 }),
        .O({\KER_size_0_reg_886_reg[31]_i_88_n_7 ,\KER_size_0_reg_886_reg[31]_i_88_n_8 ,\KER_size_0_reg_886_reg[31]_i_88_n_9 ,\KER_size_0_reg_886_reg[31]_i_88_n_10 }),
        .S({\KER_size_0_reg_886[31]_i_158_n_3 ,\KER_size_0_reg_886[31]_i_159_n_3 ,\KER_size_0_reg_886[31]_i_160_n_3 ,\KER_size_0_reg_886[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_89 
       (.CI(\KER_size_0_reg_886_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_162_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_89_n_9 ,\KER_size_0_reg_886_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_886[31]_i_163_n_3 ,\KER_size_0_reg_886[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_9 
       (.CI(\KER_size_0_reg_886_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_size_0_reg_886_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_30_n_3 }),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_size_0_reg_886_reg[31]_i_9_n_9 ,\KER_size_0_reg_886_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_886[31]_i_31_n_3 ,\KER_size_0_reg_886[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[31]_i_90 
       (.CI(\KER_size_0_reg_886_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_size_0_reg_886_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_0_reg_886_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_size_0_reg_886_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_0_reg_886[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[3]_i_2_n_3 ,\KER_size_0_reg_886_reg[3]_i_2_n_4 ,\KER_size_0_reg_886_reg[3]_i_2_n_5 ,\KER_size_0_reg_886_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[3]_i_3_n_3 ,\KER_size_0_reg_886[3]_i_4_n_3 ,\KER_size_0_reg_886[3]_i_5_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[3]_i_2_n_7 ,\KER_size_0_reg_886_reg[3]_i_2_n_8 ,\KER_size_0_reg_886_reg[3]_i_2_n_9 ,\KER_size_0_reg_886_reg[3]_i_2_n_10 }),
        .S({\KER_size_0_reg_886[3]_i_6_n_3 ,\KER_size_0_reg_886[3]_i_7_n_3 ,\KER_size_0_reg_886[3]_i_8_n_3 ,\KER_size_0_reg_886[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[7]_i_1_n_3 ,\KER_size_0_reg_886_reg[7]_i_1_n_4 ,\KER_size_0_reg_886_reg[7]_i_1_n_5 ,\KER_size_0_reg_886_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[7]_i_2_n_3 ,\KER_size_0_reg_886[7]_i_3_n_3 ,\KER_size_0_reg_886[7]_i_4_n_3 ,\KER_size_0_reg_886[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_size_0_reg_886[7]_i_6_n_3 ,\KER_size_0_reg_886[7]_i_7_n_3 ,\KER_size_0_reg_886[7]_i_8_n_3 ,\KER_size_0_reg_886[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_1 
       (.CI(\KER_size_0_reg_886_reg[7]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[8]_i_1_n_3 ,\KER_size_0_reg_886_reg[8]_i_1_n_4 ,\KER_size_0_reg_886_reg[8]_i_1_n_5 ,\KER_size_0_reg_886_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_2_n_3 ,\KER_size_0_reg_886[8]_i_3_n_3 ,\KER_size_0_reg_886[8]_i_4_n_3 ,\KER_size_0_reg_886[8]_i_5_n_3 }),
        .O({\KER_size_0_reg_886_reg[8]_i_1_n_7 ,\KER_size_0_reg_886_reg[8]_i_1_n_8 ,\KER_size_0_reg_886_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_size_0_reg_886[8]_i_6_n_3 ,\KER_size_0_reg_886[8]_i_7_n_3 ,\KER_size_0_reg_886[8]_i_8_n_3 ,\KER_size_0_reg_886[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_10 
       (.CI(\KER_size_0_reg_886_reg[8]_i_14_n_3 ),
        .CO({\KER_size_0_reg_886_reg[8]_i_10_n_3 ,\KER_size_0_reg_886_reg[8]_i_10_n_4 ,\KER_size_0_reg_886_reg[8]_i_10_n_5 ,\KER_size_0_reg_886_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_16_n_3 ,\KER_size_0_reg_886[8]_i_17_n_3 ,\KER_size_0_reg_886[8]_i_18_n_3 ,\KER_size_0_reg_886[8]_i_19_n_3 }),
        .O({\KER_size_0_reg_886_reg[8]_i_10_n_7 ,\KER_size_0_reg_886_reg[8]_i_10_n_8 ,\KER_size_0_reg_886_reg[8]_i_10_n_9 ,\KER_size_0_reg_886_reg[8]_i_10_n_10 }),
        .S({\KER_size_0_reg_886[8]_i_20_n_3 ,\KER_size_0_reg_886[8]_i_21_n_3 ,\KER_size_0_reg_886[8]_i_22_n_3 ,\KER_size_0_reg_886[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_11 
       (.CI(\KER_size_0_reg_886_reg[8]_i_13_n_3 ),
        .CO({\KER_size_0_reg_886_reg[8]_i_11_n_3 ,\KER_size_0_reg_886_reg[8]_i_11_n_4 ,\KER_size_0_reg_886_reg[8]_i_11_n_5 ,\KER_size_0_reg_886_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_24_n_3 ,\KER_size_0_reg_886[8]_i_25_n_3 ,\KER_size_0_reg_886[8]_i_26_n_3 ,\KER_size_0_reg_886[8]_i_27_n_3 }),
        .O({\KER_size_0_reg_886_reg[8]_i_11_n_7 ,\KER_size_0_reg_886_reg[8]_i_11_n_8 ,\KER_size_0_reg_886_reg[8]_i_11_n_9 ,\KER_size_0_reg_886_reg[8]_i_11_n_10 }),
        .S({\KER_size_0_reg_886[8]_i_28_n_3 ,\KER_size_0_reg_886[8]_i_29_n_3 ,\KER_size_0_reg_886[8]_i_30_n_3 ,\KER_size_0_reg_886[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_12 
       (.CI(\KER_size_0_reg_886_reg[3]_i_2_n_3 ),
        .CO({\KER_size_0_reg_886_reg[8]_i_12_n_3 ,\KER_size_0_reg_886_reg[8]_i_12_n_4 ,\KER_size_0_reg_886_reg[8]_i_12_n_5 ,\KER_size_0_reg_886_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_32_n_3 ,\KER_size_0_reg_886[8]_i_33_n_3 ,\KER_size_0_reg_886[8]_i_34_n_3 ,\KER_size_0_reg_886[8]_i_35_n_3 }),
        .O({\KER_size_0_reg_886_reg[8]_i_12_n_7 ,\KER_size_0_reg_886_reg[8]_i_12_n_8 ,\KER_size_0_reg_886_reg[8]_i_12_n_9 ,\KER_size_0_reg_886_reg[8]_i_12_n_10 }),
        .S({\KER_size_0_reg_886[8]_i_36_n_3 ,\KER_size_0_reg_886[8]_i_37_n_3 ,\KER_size_0_reg_886[8]_i_38_n_3 ,\KER_size_0_reg_886[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[8]_i_13_n_3 ,\KER_size_0_reg_886_reg[8]_i_13_n_4 ,\KER_size_0_reg_886_reg[8]_i_13_n_5 ,\KER_size_0_reg_886_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_40_n_3 ,\KER_size_0_reg_886[8]_i_41_n_3 ,\KER_size_0_reg_886[8]_i_42_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[8]_i_13_n_7 ,\KER_size_0_reg_886_reg[8]_i_13_n_8 ,\KER_size_0_reg_886_reg[8]_i_13_n_9 ,\KER_size_0_reg_886_reg[8]_i_13_n_10 }),
        .S({\KER_size_0_reg_886[8]_i_43_n_3 ,\KER_size_0_reg_886[8]_i_44_n_3 ,\KER_size_0_reg_886[8]_i_45_n_3 ,\KER_size_0_reg_886[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_14 
       (.CI(\KER_size_0_reg_886_reg[2]_i_1_n_3 ),
        .CO({\KER_size_0_reg_886_reg[8]_i_14_n_3 ,\KER_size_0_reg_886_reg[8]_i_14_n_4 ,\KER_size_0_reg_886_reg[8]_i_14_n_5 ,\KER_size_0_reg_886_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_47_n_3 ,\KER_size_0_reg_886[8]_i_48_n_3 ,\KER_size_0_reg_886[8]_i_49_n_3 ,\KER_size_0_reg_886[8]_i_50_n_3 }),
        .O({\KER_size_0_reg_886_reg[8]_i_14_n_7 ,\KER_size_0_reg_886_reg[8]_i_14_n_8 ,\KER_size_0_reg_886_reg[8]_i_14_n_9 ,\KER_size_0_reg_886_reg[8]_i_14_n_10 }),
        .S({\KER_size_0_reg_886[8]_i_51_n_3 ,\KER_size_0_reg_886[8]_i_52_n_3 ,\KER_size_0_reg_886[8]_i_53_n_3 ,\KER_size_0_reg_886[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[8]_i_15 
       (.CI(\KER_size_0_reg_886_reg[8]_i_12_n_3 ),
        .CO({\KER_size_0_reg_886_reg[8]_i_15_n_3 ,\KER_size_0_reg_886_reg[8]_i_15_n_4 ,\KER_size_0_reg_886_reg[8]_i_15_n_5 ,\KER_size_0_reg_886_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[8]_i_55_n_3 ,\KER_size_0_reg_886[8]_i_56_n_3 ,\KER_size_0_reg_886[8]_i_57_n_3 ,\KER_size_0_reg_886[8]_i_58_n_3 }),
        .O({\KER_size_0_reg_886_reg[8]_i_15_n_7 ,\KER_size_0_reg_886_reg[8]_i_15_n_8 ,\KER_size_0_reg_886_reg[8]_i_15_n_9 ,\KER_size_0_reg_886_reg[8]_i_15_n_10 }),
        .S({\KER_size_0_reg_886[8]_i_59_n_3 ,\KER_size_0_reg_886[8]_i_60_n_3 ,\KER_size_0_reg_886[8]_i_61_n_3 ,\KER_size_0_reg_886[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_886_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_886_reg[9]_i_2_n_3 ,\KER_size_0_reg_886_reg[9]_i_2_n_4 ,\KER_size_0_reg_886_reg[9]_i_2_n_5 ,\KER_size_0_reg_886_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_886[9]_i_3_n_3 ,\KER_size_0_reg_886[9]_i_4_n_3 ,\KER_size_0_reg_886[9]_i_5_n_3 ,1'b0}),
        .O({\KER_size_0_reg_886_reg[9]_i_2_n_7 ,\KER_size_0_reg_886_reg[9]_i_2_n_8 ,\KER_size_0_reg_886_reg[9]_i_2_n_9 ,\KER_size_0_reg_886_reg[9]_i_2_n_10 }),
        .S({\KER_size_0_reg_886[9]_i_6_n_3 ,\KER_size_0_reg_886[9]_i_7_n_3 ,\KER_size_0_reg_886[9]_i_8_n_3 ,\KER_size_0_reg_886[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_mul_32s_32s_32_1_1" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32s_32s_32_1_1_7
   (D,
    Q,
    \KER_size_1_reg_939[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_size_1_reg_939[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_size_1_reg_939[13]_i_11_n_3 ;
  wire \KER_size_1_reg_939[13]_i_12_n_3 ;
  wire \KER_size_1_reg_939[13]_i_13_n_3 ;
  wire \KER_size_1_reg_939[13]_i_14_n_3 ;
  wire \KER_size_1_reg_939[13]_i_15_n_3 ;
  wire \KER_size_1_reg_939[13]_i_16_n_3 ;
  wire \KER_size_1_reg_939[13]_i_17_n_3 ;
  wire \KER_size_1_reg_939[13]_i_2_n_3 ;
  wire \KER_size_1_reg_939[13]_i_3_n_3 ;
  wire \KER_size_1_reg_939[13]_i_4_n_3 ;
  wire \KER_size_1_reg_939[13]_i_5_n_3 ;
  wire \KER_size_1_reg_939[13]_i_6_n_3 ;
  wire \KER_size_1_reg_939[13]_i_7_n_3 ;
  wire \KER_size_1_reg_939[13]_i_8_n_3 ;
  wire \KER_size_1_reg_939[13]_i_9_n_3 ;
  wire \KER_size_1_reg_939[17]_i_12_n_3 ;
  wire \KER_size_1_reg_939[17]_i_13_n_3 ;
  wire \KER_size_1_reg_939[17]_i_14_n_3 ;
  wire \KER_size_1_reg_939[17]_i_15_n_3 ;
  wire \KER_size_1_reg_939[17]_i_16_n_3 ;
  wire \KER_size_1_reg_939[17]_i_17_n_3 ;
  wire \KER_size_1_reg_939[17]_i_18_n_3 ;
  wire \KER_size_1_reg_939[17]_i_19_n_3 ;
  wire \KER_size_1_reg_939[17]_i_20_n_3 ;
  wire \KER_size_1_reg_939[17]_i_21_n_3 ;
  wire \KER_size_1_reg_939[17]_i_22_n_3 ;
  wire \KER_size_1_reg_939[17]_i_23_n_3 ;
  wire \KER_size_1_reg_939[17]_i_24_n_3 ;
  wire \KER_size_1_reg_939[17]_i_25_n_3 ;
  wire \KER_size_1_reg_939[17]_i_26_n_3 ;
  wire \KER_size_1_reg_939[17]_i_27_n_3 ;
  wire \KER_size_1_reg_939[17]_i_2_n_3 ;
  wire \KER_size_1_reg_939[17]_i_3_n_3 ;
  wire \KER_size_1_reg_939[17]_i_4_n_3 ;
  wire \KER_size_1_reg_939[17]_i_5_n_3 ;
  wire \KER_size_1_reg_939[17]_i_6_n_3 ;
  wire \KER_size_1_reg_939[17]_i_7_n_3 ;
  wire \KER_size_1_reg_939[17]_i_8_n_3 ;
  wire \KER_size_1_reg_939[17]_i_9_n_3 ;
  wire \KER_size_1_reg_939[21]_i_100_n_3 ;
  wire \KER_size_1_reg_939[21]_i_12_n_3 ;
  wire \KER_size_1_reg_939[21]_i_13_n_3 ;
  wire \KER_size_1_reg_939[21]_i_14_n_3 ;
  wire \KER_size_1_reg_939[21]_i_15_n_3 ;
  wire \KER_size_1_reg_939[21]_i_16_n_3 ;
  wire \KER_size_1_reg_939[21]_i_17_n_3 ;
  wire \KER_size_1_reg_939[21]_i_18_n_3 ;
  wire \KER_size_1_reg_939[21]_i_19_n_3 ;
  wire \KER_size_1_reg_939[21]_i_20_n_3 ;
  wire \KER_size_1_reg_939[21]_i_21_n_3 ;
  wire \KER_size_1_reg_939[21]_i_22_n_3 ;
  wire \KER_size_1_reg_939[21]_i_23_n_3 ;
  wire \KER_size_1_reg_939[21]_i_24_n_3 ;
  wire \KER_size_1_reg_939[21]_i_25_n_3 ;
  wire \KER_size_1_reg_939[21]_i_26_n_3 ;
  wire \KER_size_1_reg_939[21]_i_27_n_3 ;
  wire \KER_size_1_reg_939[21]_i_2_n_3 ;
  wire \KER_size_1_reg_939[21]_i_34_n_3 ;
  wire \KER_size_1_reg_939[21]_i_35_n_3 ;
  wire \KER_size_1_reg_939[21]_i_36_n_3 ;
  wire \KER_size_1_reg_939[21]_i_37_n_3 ;
  wire \KER_size_1_reg_939[21]_i_38_n_3 ;
  wire \KER_size_1_reg_939[21]_i_39_n_3 ;
  wire \KER_size_1_reg_939[21]_i_3_n_3 ;
  wire \KER_size_1_reg_939[21]_i_40_n_3 ;
  wire \KER_size_1_reg_939[21]_i_41_n_3 ;
  wire \KER_size_1_reg_939[21]_i_42_n_3 ;
  wire \KER_size_1_reg_939[21]_i_43_n_3 ;
  wire \KER_size_1_reg_939[21]_i_44_n_3 ;
  wire \KER_size_1_reg_939[21]_i_45_n_3 ;
  wire \KER_size_1_reg_939[21]_i_46_n_3 ;
  wire \KER_size_1_reg_939[21]_i_47_n_3 ;
  wire \KER_size_1_reg_939[21]_i_48_n_3 ;
  wire \KER_size_1_reg_939[21]_i_49_n_3 ;
  wire \KER_size_1_reg_939[21]_i_4_n_3 ;
  wire \KER_size_1_reg_939[21]_i_50_n_3 ;
  wire \KER_size_1_reg_939[21]_i_51_n_3 ;
  wire \KER_size_1_reg_939[21]_i_52_n_3 ;
  wire \KER_size_1_reg_939[21]_i_53_n_3 ;
  wire \KER_size_1_reg_939[21]_i_54_n_3 ;
  wire \KER_size_1_reg_939[21]_i_55_n_3 ;
  wire \KER_size_1_reg_939[21]_i_56_n_3 ;
  wire \KER_size_1_reg_939[21]_i_57_n_3 ;
  wire \KER_size_1_reg_939[21]_i_58_n_3 ;
  wire \KER_size_1_reg_939[21]_i_59_n_3 ;
  wire \KER_size_1_reg_939[21]_i_5_n_3 ;
  wire \KER_size_1_reg_939[21]_i_60_n_3 ;
  wire \KER_size_1_reg_939[21]_i_61_n_3 ;
  wire \KER_size_1_reg_939[21]_i_62_n_3 ;
  wire \KER_size_1_reg_939[21]_i_63_n_3 ;
  wire \KER_size_1_reg_939[21]_i_64_n_3 ;
  wire \KER_size_1_reg_939[21]_i_65_n_3 ;
  wire \KER_size_1_reg_939[21]_i_66_n_3 ;
  wire \KER_size_1_reg_939[21]_i_67_n_3 ;
  wire \KER_size_1_reg_939[21]_i_68_n_3 ;
  wire \KER_size_1_reg_939[21]_i_69_n_3 ;
  wire \KER_size_1_reg_939[21]_i_6_n_3 ;
  wire \KER_size_1_reg_939[21]_i_70_n_3 ;
  wire \KER_size_1_reg_939[21]_i_71_n_3 ;
  wire \KER_size_1_reg_939[21]_i_72_n_3 ;
  wire \KER_size_1_reg_939[21]_i_73_n_3 ;
  wire \KER_size_1_reg_939[21]_i_74_n_3 ;
  wire \KER_size_1_reg_939[21]_i_75_n_3 ;
  wire \KER_size_1_reg_939[21]_i_76_n_3 ;
  wire \KER_size_1_reg_939[21]_i_77_n_3 ;
  wire \KER_size_1_reg_939[21]_i_78_n_3 ;
  wire \KER_size_1_reg_939[21]_i_79_n_3 ;
  wire \KER_size_1_reg_939[21]_i_7_n_3 ;
  wire \KER_size_1_reg_939[21]_i_80_n_3 ;
  wire \KER_size_1_reg_939[21]_i_81_n_3 ;
  wire \KER_size_1_reg_939[21]_i_82_n_3 ;
  wire \KER_size_1_reg_939[21]_i_83_n_3 ;
  wire \KER_size_1_reg_939[21]_i_84_n_3 ;
  wire \KER_size_1_reg_939[21]_i_85_n_3 ;
  wire \KER_size_1_reg_939[21]_i_86_n_3 ;
  wire \KER_size_1_reg_939[21]_i_87_n_3 ;
  wire \KER_size_1_reg_939[21]_i_88_n_3 ;
  wire \KER_size_1_reg_939[21]_i_89_n_3 ;
  wire \KER_size_1_reg_939[21]_i_8_n_3 ;
  wire \KER_size_1_reg_939[21]_i_90_n_3 ;
  wire \KER_size_1_reg_939[21]_i_91_n_3 ;
  wire \KER_size_1_reg_939[21]_i_92_n_3 ;
  wire \KER_size_1_reg_939[21]_i_93_n_3 ;
  wire \KER_size_1_reg_939[21]_i_94_n_3 ;
  wire \KER_size_1_reg_939[21]_i_95_n_3 ;
  wire \KER_size_1_reg_939[21]_i_96_n_3 ;
  wire \KER_size_1_reg_939[21]_i_97_n_3 ;
  wire \KER_size_1_reg_939[21]_i_98_n_3 ;
  wire \KER_size_1_reg_939[21]_i_99_n_3 ;
  wire \KER_size_1_reg_939[21]_i_9_n_3 ;
  wire \KER_size_1_reg_939[25]_i_100_n_3 ;
  wire \KER_size_1_reg_939[25]_i_101_n_3 ;
  wire \KER_size_1_reg_939[25]_i_102_n_3 ;
  wire \KER_size_1_reg_939[25]_i_103_n_3 ;
  wire \KER_size_1_reg_939[25]_i_104_n_3 ;
  wire \KER_size_1_reg_939[25]_i_105_n_3 ;
  wire \KER_size_1_reg_939[25]_i_106_n_3 ;
  wire \KER_size_1_reg_939[25]_i_107_n_3 ;
  wire \KER_size_1_reg_939[25]_i_108_n_3 ;
  wire \KER_size_1_reg_939[25]_i_109_n_3 ;
  wire \KER_size_1_reg_939[25]_i_110_n_3 ;
  wire \KER_size_1_reg_939[25]_i_111_n_3 ;
  wire \KER_size_1_reg_939[25]_i_112_n_3 ;
  wire \KER_size_1_reg_939[25]_i_113_n_3 ;
  wire \KER_size_1_reg_939[25]_i_114_n_3 ;
  wire \KER_size_1_reg_939[25]_i_115_n_3 ;
  wire \KER_size_1_reg_939[25]_i_116_n_3 ;
  wire \KER_size_1_reg_939[25]_i_117_n_3 ;
  wire \KER_size_1_reg_939[25]_i_118_n_3 ;
  wire \KER_size_1_reg_939[25]_i_119_n_3 ;
  wire \KER_size_1_reg_939[25]_i_120_n_3 ;
  wire \KER_size_1_reg_939[25]_i_121_n_3 ;
  wire \KER_size_1_reg_939[25]_i_122_n_3 ;
  wire \KER_size_1_reg_939[25]_i_14_n_3 ;
  wire \KER_size_1_reg_939[25]_i_15_n_3 ;
  wire \KER_size_1_reg_939[25]_i_16_n_3 ;
  wire \KER_size_1_reg_939[25]_i_17_n_3 ;
  wire \KER_size_1_reg_939[25]_i_18_n_3 ;
  wire \KER_size_1_reg_939[25]_i_19_n_3 ;
  wire \KER_size_1_reg_939[25]_i_20_n_3 ;
  wire \KER_size_1_reg_939[25]_i_21_n_3 ;
  wire \KER_size_1_reg_939[25]_i_22_n_3 ;
  wire \KER_size_1_reg_939[25]_i_23_n_3 ;
  wire \KER_size_1_reg_939[25]_i_24_n_3 ;
  wire \KER_size_1_reg_939[25]_i_25_n_3 ;
  wire \KER_size_1_reg_939[25]_i_26_n_3 ;
  wire \KER_size_1_reg_939[25]_i_27_n_3 ;
  wire \KER_size_1_reg_939[25]_i_28_n_3 ;
  wire \KER_size_1_reg_939[25]_i_29_n_3 ;
  wire \KER_size_1_reg_939[25]_i_2_n_3 ;
  wire \KER_size_1_reg_939[25]_i_30_n_3 ;
  wire \KER_size_1_reg_939[25]_i_31_n_3 ;
  wire \KER_size_1_reg_939[25]_i_32_n_3 ;
  wire \KER_size_1_reg_939[25]_i_33_n_3 ;
  wire \KER_size_1_reg_939[25]_i_34_n_3 ;
  wire \KER_size_1_reg_939[25]_i_35_n_3 ;
  wire \KER_size_1_reg_939[25]_i_36_n_3 ;
  wire \KER_size_1_reg_939[25]_i_37_n_3 ;
  wire \KER_size_1_reg_939[25]_i_38_n_3 ;
  wire \KER_size_1_reg_939[25]_i_39_n_3 ;
  wire \KER_size_1_reg_939[25]_i_3_n_3 ;
  wire \KER_size_1_reg_939[25]_i_40_n_3 ;
  wire \KER_size_1_reg_939[25]_i_41_n_3 ;
  wire \KER_size_1_reg_939[25]_i_42_n_3 ;
  wire \KER_size_1_reg_939[25]_i_43_n_3 ;
  wire \KER_size_1_reg_939[25]_i_44_n_3 ;
  wire \KER_size_1_reg_939[25]_i_4_n_3 ;
  wire \KER_size_1_reg_939[25]_i_51_n_3 ;
  wire \KER_size_1_reg_939[25]_i_52_n_3 ;
  wire \KER_size_1_reg_939[25]_i_53_n_3 ;
  wire \KER_size_1_reg_939[25]_i_54_n_3 ;
  wire \KER_size_1_reg_939[25]_i_55_n_3 ;
  wire \KER_size_1_reg_939[25]_i_56_n_3 ;
  wire \KER_size_1_reg_939[25]_i_57_n_3 ;
  wire \KER_size_1_reg_939[25]_i_58_n_3 ;
  wire \KER_size_1_reg_939[25]_i_59_n_3 ;
  wire \KER_size_1_reg_939[25]_i_5_n_3 ;
  wire \KER_size_1_reg_939[25]_i_60_n_3 ;
  wire \KER_size_1_reg_939[25]_i_61_n_3 ;
  wire \KER_size_1_reg_939[25]_i_62_n_3 ;
  wire \KER_size_1_reg_939[25]_i_63_n_3 ;
  wire \KER_size_1_reg_939[25]_i_64_n_3 ;
  wire \KER_size_1_reg_939[25]_i_65_n_3 ;
  wire \KER_size_1_reg_939[25]_i_66_n_3 ;
  wire \KER_size_1_reg_939[25]_i_67_n_3 ;
  wire \KER_size_1_reg_939[25]_i_68_n_3 ;
  wire \KER_size_1_reg_939[25]_i_69_n_3 ;
  wire \KER_size_1_reg_939[25]_i_6_n_3 ;
  wire \KER_size_1_reg_939[25]_i_70_n_3 ;
  wire \KER_size_1_reg_939[25]_i_71_n_3 ;
  wire \KER_size_1_reg_939[25]_i_72_n_3 ;
  wire \KER_size_1_reg_939[25]_i_73_n_3 ;
  wire \KER_size_1_reg_939[25]_i_74_n_3 ;
  wire \KER_size_1_reg_939[25]_i_75_n_3 ;
  wire \KER_size_1_reg_939[25]_i_76_n_3 ;
  wire \KER_size_1_reg_939[25]_i_77_n_3 ;
  wire \KER_size_1_reg_939[25]_i_78_n_3 ;
  wire \KER_size_1_reg_939[25]_i_79_n_3 ;
  wire \KER_size_1_reg_939[25]_i_7_n_3 ;
  wire \KER_size_1_reg_939[25]_i_80_n_3 ;
  wire \KER_size_1_reg_939[25]_i_81_n_3 ;
  wire \KER_size_1_reg_939[25]_i_82_n_3 ;
  wire \KER_size_1_reg_939[25]_i_83_n_3 ;
  wire \KER_size_1_reg_939[25]_i_84_n_3 ;
  wire \KER_size_1_reg_939[25]_i_85_n_3 ;
  wire \KER_size_1_reg_939[25]_i_86_n_3 ;
  wire \KER_size_1_reg_939[25]_i_87_n_3 ;
  wire \KER_size_1_reg_939[25]_i_88_n_3 ;
  wire \KER_size_1_reg_939[25]_i_89_n_3 ;
  wire \KER_size_1_reg_939[25]_i_8_n_3 ;
  wire \KER_size_1_reg_939[25]_i_90_n_3 ;
  wire \KER_size_1_reg_939[25]_i_91_n_3 ;
  wire \KER_size_1_reg_939[25]_i_92_n_3 ;
  wire \KER_size_1_reg_939[25]_i_93_n_3 ;
  wire \KER_size_1_reg_939[25]_i_94_n_3 ;
  wire \KER_size_1_reg_939[25]_i_95_n_3 ;
  wire \KER_size_1_reg_939[25]_i_96_n_3 ;
  wire \KER_size_1_reg_939[25]_i_97_n_3 ;
  wire \KER_size_1_reg_939[25]_i_98_n_3 ;
  wire \KER_size_1_reg_939[25]_i_99_n_3 ;
  wire \KER_size_1_reg_939[25]_i_9_n_3 ;
  wire \KER_size_1_reg_939[29]_i_100_n_3 ;
  wire \KER_size_1_reg_939[29]_i_101_n_3 ;
  wire \KER_size_1_reg_939[29]_i_102_n_3 ;
  wire \KER_size_1_reg_939[29]_i_103_n_3 ;
  wire \KER_size_1_reg_939[29]_i_104_n_3 ;
  wire \KER_size_1_reg_939[29]_i_105_n_3 ;
  wire \KER_size_1_reg_939[29]_i_106_n_3 ;
  wire \KER_size_1_reg_939[29]_i_107_n_3 ;
  wire \KER_size_1_reg_939[29]_i_108_n_3 ;
  wire \KER_size_1_reg_939[29]_i_109_n_3 ;
  wire \KER_size_1_reg_939[29]_i_110_n_3 ;
  wire \KER_size_1_reg_939[29]_i_111_n_3 ;
  wire \KER_size_1_reg_939[29]_i_112_n_3 ;
  wire \KER_size_1_reg_939[29]_i_113_n_3 ;
  wire \KER_size_1_reg_939[29]_i_114_n_3 ;
  wire \KER_size_1_reg_939[29]_i_115_n_3 ;
  wire \KER_size_1_reg_939[29]_i_116_n_3 ;
  wire \KER_size_1_reg_939[29]_i_117_n_3 ;
  wire \KER_size_1_reg_939[29]_i_118_n_3 ;
  wire \KER_size_1_reg_939[29]_i_119_n_3 ;
  wire \KER_size_1_reg_939[29]_i_120_n_3 ;
  wire \KER_size_1_reg_939[29]_i_121_n_3 ;
  wire \KER_size_1_reg_939[29]_i_122_n_3 ;
  wire \KER_size_1_reg_939[29]_i_123_n_3 ;
  wire \KER_size_1_reg_939[29]_i_124_n_3 ;
  wire \KER_size_1_reg_939[29]_i_125_n_3 ;
  wire \KER_size_1_reg_939[29]_i_126_n_3 ;
  wire \KER_size_1_reg_939[29]_i_127_n_3 ;
  wire \KER_size_1_reg_939[29]_i_128_n_3 ;
  wire \KER_size_1_reg_939[29]_i_129_n_3 ;
  wire \KER_size_1_reg_939[29]_i_130_n_3 ;
  wire \KER_size_1_reg_939[29]_i_131_n_3 ;
  wire \KER_size_1_reg_939[29]_i_132_n_3 ;
  wire \KER_size_1_reg_939[29]_i_133_n_3 ;
  wire \KER_size_1_reg_939[29]_i_134_n_3 ;
  wire \KER_size_1_reg_939[29]_i_135_n_3 ;
  wire \KER_size_1_reg_939[29]_i_136_n_3 ;
  wire \KER_size_1_reg_939[29]_i_137_n_3 ;
  wire \KER_size_1_reg_939[29]_i_138_n_3 ;
  wire \KER_size_1_reg_939[29]_i_139_n_3 ;
  wire \KER_size_1_reg_939[29]_i_13_n_3 ;
  wire \KER_size_1_reg_939[29]_i_140_n_3 ;
  wire \KER_size_1_reg_939[29]_i_141_n_3 ;
  wire \KER_size_1_reg_939[29]_i_142_n_3 ;
  wire \KER_size_1_reg_939[29]_i_143_n_3 ;
  wire \KER_size_1_reg_939[29]_i_144_n_3 ;
  wire \KER_size_1_reg_939[29]_i_145_n_3 ;
  wire \KER_size_1_reg_939[29]_i_146_n_3 ;
  wire \KER_size_1_reg_939[29]_i_147_n_3 ;
  wire \KER_size_1_reg_939[29]_i_148_n_3 ;
  wire \KER_size_1_reg_939[29]_i_149_n_3 ;
  wire \KER_size_1_reg_939[29]_i_14_n_3 ;
  wire \KER_size_1_reg_939[29]_i_150_n_3 ;
  wire \KER_size_1_reg_939[29]_i_151_n_3 ;
  wire \KER_size_1_reg_939[29]_i_152_n_3 ;
  wire \KER_size_1_reg_939[29]_i_153_n_3 ;
  wire \KER_size_1_reg_939[29]_i_15_n_3 ;
  wire \KER_size_1_reg_939[29]_i_16_n_3 ;
  wire \KER_size_1_reg_939[29]_i_17_n_3 ;
  wire \KER_size_1_reg_939[29]_i_18_n_3 ;
  wire \KER_size_1_reg_939[29]_i_19_n_3 ;
  wire \KER_size_1_reg_939[29]_i_20_n_3 ;
  wire \KER_size_1_reg_939[29]_i_21_n_3 ;
  wire \KER_size_1_reg_939[29]_i_22_n_3 ;
  wire \KER_size_1_reg_939[29]_i_23_n_3 ;
  wire \KER_size_1_reg_939[29]_i_24_n_3 ;
  wire \KER_size_1_reg_939[29]_i_25_n_3 ;
  wire \KER_size_1_reg_939[29]_i_26_n_3 ;
  wire \KER_size_1_reg_939[29]_i_27_n_3 ;
  wire \KER_size_1_reg_939[29]_i_28_n_3 ;
  wire \KER_size_1_reg_939[29]_i_29_n_3 ;
  wire \KER_size_1_reg_939[29]_i_2_n_3 ;
  wire \KER_size_1_reg_939[29]_i_30_n_3 ;
  wire \KER_size_1_reg_939[29]_i_31_n_3 ;
  wire \KER_size_1_reg_939[29]_i_32_n_3 ;
  wire \KER_size_1_reg_939[29]_i_33_n_3 ;
  wire \KER_size_1_reg_939[29]_i_34_n_3 ;
  wire \KER_size_1_reg_939[29]_i_35_n_3 ;
  wire \KER_size_1_reg_939[29]_i_36_n_3 ;
  wire \KER_size_1_reg_939[29]_i_3_n_3 ;
  wire \KER_size_1_reg_939[29]_i_46_n_3 ;
  wire \KER_size_1_reg_939[29]_i_47_n_3 ;
  wire \KER_size_1_reg_939[29]_i_48_n_3 ;
  wire \KER_size_1_reg_939[29]_i_49_n_3 ;
  wire \KER_size_1_reg_939[29]_i_4_n_3 ;
  wire \KER_size_1_reg_939[29]_i_50_n_3 ;
  wire \KER_size_1_reg_939[29]_i_51_n_3 ;
  wire \KER_size_1_reg_939[29]_i_52_n_3 ;
  wire \KER_size_1_reg_939[29]_i_53_n_3 ;
  wire \KER_size_1_reg_939[29]_i_54_n_3 ;
  wire \KER_size_1_reg_939[29]_i_55_n_3 ;
  wire \KER_size_1_reg_939[29]_i_56_n_3 ;
  wire \KER_size_1_reg_939[29]_i_57_n_3 ;
  wire \KER_size_1_reg_939[29]_i_58_n_3 ;
  wire \KER_size_1_reg_939[29]_i_59_n_3 ;
  wire \KER_size_1_reg_939[29]_i_5_n_3 ;
  wire \KER_size_1_reg_939[29]_i_60_n_3 ;
  wire \KER_size_1_reg_939[29]_i_61_n_3 ;
  wire \KER_size_1_reg_939[29]_i_62_n_3 ;
  wire \KER_size_1_reg_939[29]_i_63_n_3 ;
  wire \KER_size_1_reg_939[29]_i_64_n_3 ;
  wire \KER_size_1_reg_939[29]_i_65_n_3 ;
  wire \KER_size_1_reg_939[29]_i_66_n_3 ;
  wire \KER_size_1_reg_939[29]_i_67_n_3 ;
  wire \KER_size_1_reg_939[29]_i_68_n_3 ;
  wire \KER_size_1_reg_939[29]_i_69_n_3 ;
  wire \KER_size_1_reg_939[29]_i_6_n_3 ;
  wire \KER_size_1_reg_939[29]_i_70_n_3 ;
  wire \KER_size_1_reg_939[29]_i_71_n_3 ;
  wire \KER_size_1_reg_939[29]_i_72_n_3 ;
  wire \KER_size_1_reg_939[29]_i_73_n_3 ;
  wire \KER_size_1_reg_939[29]_i_74_n_3 ;
  wire \KER_size_1_reg_939[29]_i_75_n_3 ;
  wire \KER_size_1_reg_939[29]_i_76_n_3 ;
  wire \KER_size_1_reg_939[29]_i_77_n_3 ;
  wire \KER_size_1_reg_939[29]_i_78_n_3 ;
  wire \KER_size_1_reg_939[29]_i_79_n_3 ;
  wire \KER_size_1_reg_939[29]_i_7_n_3 ;
  wire \KER_size_1_reg_939[29]_i_80_n_3 ;
  wire \KER_size_1_reg_939[29]_i_81_n_3 ;
  wire \KER_size_1_reg_939[29]_i_82_n_3 ;
  wire \KER_size_1_reg_939[29]_i_83_n_3 ;
  wire \KER_size_1_reg_939[29]_i_84_n_3 ;
  wire \KER_size_1_reg_939[29]_i_85_n_3 ;
  wire \KER_size_1_reg_939[29]_i_86_n_3 ;
  wire \KER_size_1_reg_939[29]_i_87_n_3 ;
  wire \KER_size_1_reg_939[29]_i_88_n_3 ;
  wire \KER_size_1_reg_939[29]_i_89_n_3 ;
  wire \KER_size_1_reg_939[29]_i_8_n_3 ;
  wire \KER_size_1_reg_939[29]_i_90_n_3 ;
  wire \KER_size_1_reg_939[29]_i_91_n_3 ;
  wire \KER_size_1_reg_939[29]_i_92_n_3 ;
  wire \KER_size_1_reg_939[29]_i_93_n_3 ;
  wire \KER_size_1_reg_939[29]_i_94_n_3 ;
  wire \KER_size_1_reg_939[29]_i_95_n_3 ;
  wire \KER_size_1_reg_939[29]_i_96_n_3 ;
  wire \KER_size_1_reg_939[29]_i_97_n_3 ;
  wire \KER_size_1_reg_939[29]_i_98_n_3 ;
  wire \KER_size_1_reg_939[29]_i_99_n_3 ;
  wire \KER_size_1_reg_939[29]_i_9_n_3 ;
  wire \KER_size_1_reg_939[2]_i_2_n_3 ;
  wire \KER_size_1_reg_939[2]_i_3_n_3 ;
  wire \KER_size_1_reg_939[2]_i_4_n_3 ;
  wire \KER_size_1_reg_939[2]_i_5_n_3 ;
  wire \KER_size_1_reg_939[2]_i_6_n_3 ;
  wire \KER_size_1_reg_939[2]_i_7_n_3 ;
  wire \KER_size_1_reg_939[2]_i_8_n_3 ;
  wire \KER_size_1_reg_939[31]_i_100_n_3 ;
  wire \KER_size_1_reg_939[31]_i_101_n_3 ;
  wire \KER_size_1_reg_939[31]_i_102_n_3 ;
  wire \KER_size_1_reg_939[31]_i_103_n_3 ;
  wire \KER_size_1_reg_939[31]_i_104_n_3 ;
  wire \KER_size_1_reg_939[31]_i_105_n_3 ;
  wire \KER_size_1_reg_939[31]_i_106_n_3 ;
  wire \KER_size_1_reg_939[31]_i_107_n_3 ;
  wire \KER_size_1_reg_939[31]_i_108_n_3 ;
  wire \KER_size_1_reg_939[31]_i_109_n_3 ;
  wire \KER_size_1_reg_939[31]_i_10_n_3 ;
  wire \KER_size_1_reg_939[31]_i_110_n_3 ;
  wire \KER_size_1_reg_939[31]_i_111_n_3 ;
  wire \KER_size_1_reg_939[31]_i_112_n_3 ;
  wire \KER_size_1_reg_939[31]_i_113_n_3 ;
  wire \KER_size_1_reg_939[31]_i_114_n_3 ;
  wire \KER_size_1_reg_939[31]_i_115_n_3 ;
  wire \KER_size_1_reg_939[31]_i_116_n_3 ;
  wire \KER_size_1_reg_939[31]_i_117_n_3 ;
  wire \KER_size_1_reg_939[31]_i_118_n_3 ;
  wire \KER_size_1_reg_939[31]_i_119_n_3 ;
  wire \KER_size_1_reg_939[31]_i_11_n_3 ;
  wire \KER_size_1_reg_939[31]_i_120_n_3 ;
  wire \KER_size_1_reg_939[31]_i_121_n_3 ;
  wire \KER_size_1_reg_939[31]_i_122_n_3 ;
  wire \KER_size_1_reg_939[31]_i_123_n_3 ;
  wire \KER_size_1_reg_939[31]_i_124_n_3 ;
  wire \KER_size_1_reg_939[31]_i_125_n_3 ;
  wire \KER_size_1_reg_939[31]_i_126_n_3 ;
  wire \KER_size_1_reg_939[31]_i_127_n_3 ;
  wire \KER_size_1_reg_939[31]_i_128_n_3 ;
  wire \KER_size_1_reg_939[31]_i_129_n_3 ;
  wire \KER_size_1_reg_939[31]_i_12_n_3 ;
  wire \KER_size_1_reg_939[31]_i_130_n_3 ;
  wire \KER_size_1_reg_939[31]_i_131_n_3 ;
  wire \KER_size_1_reg_939[31]_i_132_n_3 ;
  wire \KER_size_1_reg_939[31]_i_133_n_3 ;
  wire \KER_size_1_reg_939[31]_i_134_n_3 ;
  wire \KER_size_1_reg_939[31]_i_135_n_3 ;
  wire \KER_size_1_reg_939[31]_i_136_n_3 ;
  wire \KER_size_1_reg_939[31]_i_137_n_3 ;
  wire \KER_size_1_reg_939[31]_i_138_n_3 ;
  wire \KER_size_1_reg_939[31]_i_139_n_3 ;
  wire \KER_size_1_reg_939[31]_i_13_n_3 ;
  wire \KER_size_1_reg_939[31]_i_140_n_3 ;
  wire \KER_size_1_reg_939[31]_i_141_n_3 ;
  wire \KER_size_1_reg_939[31]_i_142_n_3 ;
  wire \KER_size_1_reg_939[31]_i_143_n_3 ;
  wire \KER_size_1_reg_939[31]_i_144_n_3 ;
  wire \KER_size_1_reg_939[31]_i_145_n_3 ;
  wire \KER_size_1_reg_939[31]_i_146_n_3 ;
  wire \KER_size_1_reg_939[31]_i_147_n_3 ;
  wire \KER_size_1_reg_939[31]_i_148_n_3 ;
  wire \KER_size_1_reg_939[31]_i_149_n_3 ;
  wire \KER_size_1_reg_939[31]_i_14_n_3 ;
  wire \KER_size_1_reg_939[31]_i_150_n_3 ;
  wire \KER_size_1_reg_939[31]_i_151_n_3 ;
  wire \KER_size_1_reg_939[31]_i_152_n_3 ;
  wire \KER_size_1_reg_939[31]_i_153_n_3 ;
  wire \KER_size_1_reg_939[31]_i_154_n_3 ;
  wire \KER_size_1_reg_939[31]_i_155_n_3 ;
  wire \KER_size_1_reg_939[31]_i_156_n_3 ;
  wire \KER_size_1_reg_939[31]_i_157_n_3 ;
  wire \KER_size_1_reg_939[31]_i_158_n_3 ;
  wire \KER_size_1_reg_939[31]_i_159_n_3 ;
  wire \KER_size_1_reg_939[31]_i_160_n_3 ;
  wire \KER_size_1_reg_939[31]_i_161_n_3 ;
  wire \KER_size_1_reg_939[31]_i_162_n_3 ;
  wire \KER_size_1_reg_939[31]_i_163_n_3 ;
  wire \KER_size_1_reg_939[31]_i_164_n_3 ;
  wire \KER_size_1_reg_939[31]_i_165_n_3 ;
  wire \KER_size_1_reg_939[31]_i_166_n_3 ;
  wire \KER_size_1_reg_939[31]_i_167_n_3 ;
  wire \KER_size_1_reg_939[31]_i_168_n_3 ;
  wire \KER_size_1_reg_939[31]_i_169_n_3 ;
  wire \KER_size_1_reg_939[31]_i_16_n_3 ;
  wire \KER_size_1_reg_939[31]_i_170_n_3 ;
  wire \KER_size_1_reg_939[31]_i_171_n_3 ;
  wire \KER_size_1_reg_939[31]_i_172_n_3 ;
  wire \KER_size_1_reg_939[31]_i_173_n_3 ;
  wire \KER_size_1_reg_939[31]_i_174_n_3 ;
  wire \KER_size_1_reg_939[31]_i_175_n_3 ;
  wire \KER_size_1_reg_939[31]_i_176_n_3 ;
  wire \KER_size_1_reg_939[31]_i_177_n_3 ;
  wire \KER_size_1_reg_939[31]_i_178_n_3 ;
  wire \KER_size_1_reg_939[31]_i_179_n_3 ;
  wire \KER_size_1_reg_939[31]_i_17_n_3 ;
  wire \KER_size_1_reg_939[31]_i_180_n_3 ;
  wire \KER_size_1_reg_939[31]_i_181_n_3 ;
  wire \KER_size_1_reg_939[31]_i_182_n_3 ;
  wire \KER_size_1_reg_939[31]_i_183_n_3 ;
  wire \KER_size_1_reg_939[31]_i_184_n_3 ;
  wire \KER_size_1_reg_939[31]_i_185_n_3 ;
  wire \KER_size_1_reg_939[31]_i_186_n_3 ;
  wire \KER_size_1_reg_939[31]_i_187_n_3 ;
  wire \KER_size_1_reg_939[31]_i_188_n_3 ;
  wire \KER_size_1_reg_939[31]_i_189_n_3 ;
  wire \KER_size_1_reg_939[31]_i_18_n_3 ;
  wire \KER_size_1_reg_939[31]_i_190_n_3 ;
  wire \KER_size_1_reg_939[31]_i_191_n_3 ;
  wire \KER_size_1_reg_939[31]_i_192_n_3 ;
  wire \KER_size_1_reg_939[31]_i_193_n_3 ;
  wire \KER_size_1_reg_939[31]_i_19_n_3 ;
  wire \KER_size_1_reg_939[31]_i_20_n_3 ;
  wire \KER_size_1_reg_939[31]_i_21_n_3 ;
  wire \KER_size_1_reg_939[31]_i_22_n_3 ;
  wire \KER_size_1_reg_939[31]_i_23_n_3 ;
  wire \KER_size_1_reg_939[31]_i_24_n_3 ;
  wire \KER_size_1_reg_939[31]_i_25_n_3 ;
  wire \KER_size_1_reg_939[31]_i_26_n_3 ;
  wire \KER_size_1_reg_939[31]_i_27_n_3 ;
  wire \KER_size_1_reg_939[31]_i_28_n_3 ;
  wire \KER_size_1_reg_939[31]_i_29_n_3 ;
  wire \KER_size_1_reg_939[31]_i_2_n_3 ;
  wire \KER_size_1_reg_939[31]_i_30_n_3 ;
  wire [31:0]\KER_size_1_reg_939[31]_i_31_0 ;
  wire \KER_size_1_reg_939[31]_i_31_n_3 ;
  wire \KER_size_1_reg_939[31]_i_32_n_3 ;
  wire \KER_size_1_reg_939[31]_i_38_n_3 ;
  wire \KER_size_1_reg_939[31]_i_39_n_3 ;
  wire \KER_size_1_reg_939[31]_i_3_n_3 ;
  wire \KER_size_1_reg_939[31]_i_40_n_3 ;
  wire \KER_size_1_reg_939[31]_i_41_n_3 ;
  wire \KER_size_1_reg_939[31]_i_42_n_3 ;
  wire \KER_size_1_reg_939[31]_i_43_n_3 ;
  wire \KER_size_1_reg_939[31]_i_44_n_3 ;
  wire \KER_size_1_reg_939[31]_i_45_n_3 ;
  wire \KER_size_1_reg_939[31]_i_46_n_3 ;
  wire \KER_size_1_reg_939[31]_i_4_n_3 ;
  wire \KER_size_1_reg_939[31]_i_54_n_3 ;
  wire \KER_size_1_reg_939[31]_i_55_n_3 ;
  wire \KER_size_1_reg_939[31]_i_56_n_3 ;
  wire \KER_size_1_reg_939[31]_i_57_n_3 ;
  wire \KER_size_1_reg_939[31]_i_58_n_3 ;
  wire \KER_size_1_reg_939[31]_i_59_n_3 ;
  wire \KER_size_1_reg_939[31]_i_60_n_3 ;
  wire \KER_size_1_reg_939[31]_i_61_n_3 ;
  wire \KER_size_1_reg_939[31]_i_62_n_3 ;
  wire \KER_size_1_reg_939[31]_i_63_n_3 ;
  wire \KER_size_1_reg_939[31]_i_64_n_3 ;
  wire \KER_size_1_reg_939[31]_i_65_n_3 ;
  wire \KER_size_1_reg_939[31]_i_66_n_3 ;
  wire \KER_size_1_reg_939[31]_i_67_n_3 ;
  wire \KER_size_1_reg_939[31]_i_68_n_3 ;
  wire \KER_size_1_reg_939[31]_i_69_n_3 ;
  wire \KER_size_1_reg_939[31]_i_70_n_3 ;
  wire \KER_size_1_reg_939[31]_i_71_n_3 ;
  wire \KER_size_1_reg_939[31]_i_72_n_3 ;
  wire \KER_size_1_reg_939[31]_i_73_n_3 ;
  wire \KER_size_1_reg_939[31]_i_74_n_3 ;
  wire \KER_size_1_reg_939[31]_i_75_n_3 ;
  wire \KER_size_1_reg_939[31]_i_76_n_3 ;
  wire \KER_size_1_reg_939[31]_i_77_n_3 ;
  wire \KER_size_1_reg_939[31]_i_78_n_3 ;
  wire \KER_size_1_reg_939[31]_i_79_n_3 ;
  wire \KER_size_1_reg_939[31]_i_80_n_3 ;
  wire \KER_size_1_reg_939[31]_i_81_n_3 ;
  wire \KER_size_1_reg_939[31]_i_82_n_3 ;
  wire \KER_size_1_reg_939[31]_i_83_n_3 ;
  wire \KER_size_1_reg_939[31]_i_84_n_3 ;
  wire \KER_size_1_reg_939[31]_i_85_n_3 ;
  wire \KER_size_1_reg_939[31]_i_86_n_3 ;
  wire \KER_size_1_reg_939[31]_i_87_n_3 ;
  wire \KER_size_1_reg_939[31]_i_91_n_3 ;
  wire \KER_size_1_reg_939[31]_i_92_n_3 ;
  wire \KER_size_1_reg_939[31]_i_93_n_3 ;
  wire \KER_size_1_reg_939[31]_i_94_n_3 ;
  wire \KER_size_1_reg_939[31]_i_95_n_3 ;
  wire \KER_size_1_reg_939[31]_i_96_n_3 ;
  wire \KER_size_1_reg_939[31]_i_97_n_3 ;
  wire \KER_size_1_reg_939[31]_i_98_n_3 ;
  wire \KER_size_1_reg_939[31]_i_99_n_3 ;
  wire \KER_size_1_reg_939[3]_i_3_n_3 ;
  wire \KER_size_1_reg_939[3]_i_4_n_3 ;
  wire \KER_size_1_reg_939[3]_i_5_n_3 ;
  wire \KER_size_1_reg_939[3]_i_6_n_3 ;
  wire \KER_size_1_reg_939[3]_i_7_n_3 ;
  wire \KER_size_1_reg_939[3]_i_8_n_3 ;
  wire \KER_size_1_reg_939[3]_i_9_n_3 ;
  wire \KER_size_1_reg_939[7]_i_2_n_3 ;
  wire \KER_size_1_reg_939[7]_i_3_n_3 ;
  wire \KER_size_1_reg_939[7]_i_4_n_3 ;
  wire \KER_size_1_reg_939[7]_i_5_n_3 ;
  wire \KER_size_1_reg_939[7]_i_6_n_3 ;
  wire \KER_size_1_reg_939[7]_i_7_n_3 ;
  wire \KER_size_1_reg_939[7]_i_8_n_3 ;
  wire \KER_size_1_reg_939[7]_i_9_n_3 ;
  wire \KER_size_1_reg_939[8]_i_16_n_3 ;
  wire \KER_size_1_reg_939[8]_i_17_n_3 ;
  wire \KER_size_1_reg_939[8]_i_18_n_3 ;
  wire \KER_size_1_reg_939[8]_i_19_n_3 ;
  wire \KER_size_1_reg_939[8]_i_20_n_3 ;
  wire \KER_size_1_reg_939[8]_i_21_n_3 ;
  wire \KER_size_1_reg_939[8]_i_22_n_3 ;
  wire \KER_size_1_reg_939[8]_i_23_n_3 ;
  wire \KER_size_1_reg_939[8]_i_24_n_3 ;
  wire \KER_size_1_reg_939[8]_i_25_n_3 ;
  wire \KER_size_1_reg_939[8]_i_26_n_3 ;
  wire \KER_size_1_reg_939[8]_i_27_n_3 ;
  wire \KER_size_1_reg_939[8]_i_28_n_3 ;
  wire \KER_size_1_reg_939[8]_i_29_n_3 ;
  wire \KER_size_1_reg_939[8]_i_2_n_3 ;
  wire \KER_size_1_reg_939[8]_i_30_n_3 ;
  wire \KER_size_1_reg_939[8]_i_31_n_3 ;
  wire \KER_size_1_reg_939[8]_i_32_n_3 ;
  wire \KER_size_1_reg_939[8]_i_33_n_3 ;
  wire \KER_size_1_reg_939[8]_i_34_n_3 ;
  wire \KER_size_1_reg_939[8]_i_35_n_3 ;
  wire \KER_size_1_reg_939[8]_i_36_n_3 ;
  wire \KER_size_1_reg_939[8]_i_37_n_3 ;
  wire \KER_size_1_reg_939[8]_i_38_n_3 ;
  wire \KER_size_1_reg_939[8]_i_39_n_3 ;
  wire \KER_size_1_reg_939[8]_i_3_n_3 ;
  wire \KER_size_1_reg_939[8]_i_40_n_3 ;
  wire \KER_size_1_reg_939[8]_i_41_n_3 ;
  wire \KER_size_1_reg_939[8]_i_42_n_3 ;
  wire \KER_size_1_reg_939[8]_i_43_n_3 ;
  wire \KER_size_1_reg_939[8]_i_44_n_3 ;
  wire \KER_size_1_reg_939[8]_i_45_n_3 ;
  wire \KER_size_1_reg_939[8]_i_46_n_3 ;
  wire \KER_size_1_reg_939[8]_i_47_n_3 ;
  wire \KER_size_1_reg_939[8]_i_48_n_3 ;
  wire \KER_size_1_reg_939[8]_i_49_n_3 ;
  wire \KER_size_1_reg_939[8]_i_4_n_3 ;
  wire \KER_size_1_reg_939[8]_i_50_n_3 ;
  wire \KER_size_1_reg_939[8]_i_51_n_3 ;
  wire \KER_size_1_reg_939[8]_i_52_n_3 ;
  wire \KER_size_1_reg_939[8]_i_53_n_3 ;
  wire \KER_size_1_reg_939[8]_i_54_n_3 ;
  wire \KER_size_1_reg_939[8]_i_55_n_3 ;
  wire \KER_size_1_reg_939[8]_i_56_n_3 ;
  wire \KER_size_1_reg_939[8]_i_57_n_3 ;
  wire \KER_size_1_reg_939[8]_i_58_n_3 ;
  wire \KER_size_1_reg_939[8]_i_59_n_3 ;
  wire \KER_size_1_reg_939[8]_i_5_n_3 ;
  wire \KER_size_1_reg_939[8]_i_60_n_3 ;
  wire \KER_size_1_reg_939[8]_i_61_n_3 ;
  wire \KER_size_1_reg_939[8]_i_62_n_3 ;
  wire \KER_size_1_reg_939[8]_i_63_n_3 ;
  wire \KER_size_1_reg_939[8]_i_64_n_3 ;
  wire \KER_size_1_reg_939[8]_i_65_n_3 ;
  wire \KER_size_1_reg_939[8]_i_66_n_3 ;
  wire \KER_size_1_reg_939[8]_i_67_n_3 ;
  wire \KER_size_1_reg_939[8]_i_68_n_3 ;
  wire \KER_size_1_reg_939[8]_i_69_n_3 ;
  wire \KER_size_1_reg_939[8]_i_6_n_3 ;
  wire \KER_size_1_reg_939[8]_i_70_n_3 ;
  wire \KER_size_1_reg_939[8]_i_71_n_3 ;
  wire \KER_size_1_reg_939[8]_i_72_n_3 ;
  wire \KER_size_1_reg_939[8]_i_73_n_3 ;
  wire \KER_size_1_reg_939[8]_i_74_n_3 ;
  wire \KER_size_1_reg_939[8]_i_75_n_3 ;
  wire \KER_size_1_reg_939[8]_i_76_n_3 ;
  wire \KER_size_1_reg_939[8]_i_77_n_3 ;
  wire \KER_size_1_reg_939[8]_i_78_n_3 ;
  wire \KER_size_1_reg_939[8]_i_79_n_3 ;
  wire \KER_size_1_reg_939[8]_i_7_n_3 ;
  wire \KER_size_1_reg_939[8]_i_80_n_3 ;
  wire \KER_size_1_reg_939[8]_i_81_n_3 ;
  wire \KER_size_1_reg_939[8]_i_82_n_3 ;
  wire \KER_size_1_reg_939[8]_i_8_n_3 ;
  wire \KER_size_1_reg_939[8]_i_9_n_3 ;
  wire \KER_size_1_reg_939[9]_i_3_n_3 ;
  wire \KER_size_1_reg_939[9]_i_4_n_3 ;
  wire \KER_size_1_reg_939[9]_i_5_n_3 ;
  wire \KER_size_1_reg_939[9]_i_6_n_3 ;
  wire \KER_size_1_reg_939[9]_i_7_n_3 ;
  wire \KER_size_1_reg_939[9]_i_8_n_3 ;
  wire \KER_size_1_reg_939[9]_i_9_n_3 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_10 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_3 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_4 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_5 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_6 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_7 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_8 ;
  wire \KER_size_1_reg_939_reg[13]_i_10_n_9 ;
  wire \KER_size_1_reg_939_reg[13]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[13]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[13]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[13]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_10 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_3 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_4 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_5 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_6 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_7 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_8 ;
  wire \KER_size_1_reg_939_reg[17]_i_10_n_9 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_10 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_3 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_4 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_5 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_6 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_7 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_8 ;
  wire \KER_size_1_reg_939_reg[17]_i_11_n_9 ;
  wire \KER_size_1_reg_939_reg[17]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[17]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[17]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[17]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_10_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_11_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_28_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_29_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_30_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_31_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_32_n_9 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_10 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_3 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_4 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_5 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_6 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_7 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_8 ;
  wire \KER_size_1_reg_939_reg[21]_i_33_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_10_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_11_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_12_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_13_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_45_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_46_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_47_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_48_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_49_n_9 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_10 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_3 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_4 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_5 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_6 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_7 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_8 ;
  wire \KER_size_1_reg_939_reg[25]_i_50_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_10_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_11_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_12_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_37_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_38_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_39_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_40_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_41_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_42_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_43_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_44_n_9 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_10 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_3 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_4 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_5 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_6 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_7 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_8 ;
  wire \KER_size_1_reg_939_reg[29]_i_45_n_9 ;
  wire \KER_size_1_reg_939_reg[2]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[2]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[2]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[2]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[2]_i_1_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_15_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_33_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_33_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_33_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_33_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_33_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_34_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_35_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_36_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_37_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_47_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_48_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_49_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_50_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_51_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_52_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_52_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_52_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_52_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_52_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_53_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_53_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_53_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_5_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_5_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_5_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_5_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_5_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_6_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_3 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_7_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_4 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_5 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_7 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_8 ;
  wire \KER_size_1_reg_939_reg[31]_i_88_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_89_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_89_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_89_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_8_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_8_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_8_n_9 ;
  wire \KER_size_1_reg_939_reg[31]_i_90_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_9_n_10 ;
  wire \KER_size_1_reg_939_reg[31]_i_9_n_6 ;
  wire \KER_size_1_reg_939_reg[31]_i_9_n_9 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_10 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_3 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_4 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_5 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_6 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_7 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_8 ;
  wire \KER_size_1_reg_939_reg[3]_i_2_n_9 ;
  wire \KER_size_1_reg_939_reg[7]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[7]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[7]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[7]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_10 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_10_n_9 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_10 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_11_n_9 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_10 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_12_n_9 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_10 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_13_n_9 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_10 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_14_n_9 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_10 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_15_n_9 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_3 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_4 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_5 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_6 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_7 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_8 ;
  wire \KER_size_1_reg_939_reg[8]_i_1_n_9 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_10 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_3 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_4 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_5 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_6 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_7 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_8 ;
  wire \KER_size_1_reg_939_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_1_reg_939_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_939_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_939_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_1_reg_939_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_939_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[13]_i_12 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .O(\KER_size_1_reg_939[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[13]_i_14 
       (.I0(\KER_size_1_reg_939[13]_i_11_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_939[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[13]_i_16 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .O(\KER_size_1_reg_939[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_size_1_reg_939[13]_i_2 
       (.I0(\KER_size_1_reg_939_reg[17]_i_11_n_10 ),
        .I1(\KER_size_1_reg_939_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_939_reg[9]_i_2_n_7 ),
        .O(\KER_size_1_reg_939[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[13]_i_3 
       (.I0(\KER_size_1_reg_939_reg[8]_i_1_n_7 ),
        .I1(\KER_size_1_reg_939_reg[9]_i_2_n_8 ),
        .O(\KER_size_1_reg_939[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[13]_i_4 
       (.I0(\KER_size_1_reg_939_reg[8]_i_1_n_8 ),
        .I1(\KER_size_1_reg_939_reg[9]_i_2_n_9 ),
        .O(\KER_size_1_reg_939[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[13]_i_5 
       (.I0(\KER_size_1_reg_939_reg[8]_i_1_n_9 ),
        .I1(\KER_size_1_reg_939_reg[9]_i_2_n_10 ),
        .O(\KER_size_1_reg_939[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_size_1_reg_939[13]_i_6 
       (.I0(\KER_size_1_reg_939_reg[9]_i_2_n_7 ),
        .I1(\KER_size_1_reg_939_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_939_reg[17]_i_11_n_10 ),
        .I3(\KER_size_1_reg_939_reg[17]_i_11_n_9 ),
        .I4(\KER_size_1_reg_939_reg[17]_i_10_n_10 ),
        .O(\KER_size_1_reg_939[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_939[13]_i_7 
       (.I0(\KER_size_1_reg_939_reg[9]_i_2_n_8 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_1_n_7 ),
        .I2(\KER_size_1_reg_939_reg[17]_i_11_n_10 ),
        .I3(\KER_size_1_reg_939_reg[9]_i_2_n_7 ),
        .I4(\KER_size_1_reg_939_reg[13]_i_10_n_10 ),
        .O(\KER_size_1_reg_939[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[13]_i_8 
       (.I0(\KER_size_1_reg_939_reg[9]_i_2_n_9 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_1_n_8 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_1_n_7 ),
        .I3(\KER_size_1_reg_939_reg[9]_i_2_n_8 ),
        .O(\KER_size_1_reg_939[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[13]_i_9 
       (.I0(\KER_size_1_reg_939_reg[9]_i_2_n_10 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_1_n_9 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_1_n_8 ),
        .I3(\KER_size_1_reg_939_reg[9]_i_2_n_9 ),
        .O(\KER_size_1_reg_939[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[17]_i_12 
       (.I0(\KER_size_1_reg_939_reg[21]_i_30_n_8 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_10 ),
        .I2(\KER_size_1_reg_939_reg[13]_i_10_n_7 ),
        .O(\KER_size_1_reg_939[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_13 
       (.I0(\KER_size_1_reg_939_reg[13]_i_10_n_8 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_30_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_14 
       (.I0(\KER_size_1_reg_939_reg[13]_i_10_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_30_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_15 
       (.I0(\KER_size_1_reg_939_reg[13]_i_10_n_10 ),
        .I1(\KER_size_1_reg_939_reg[9]_i_2_n_7 ),
        .O(\KER_size_1_reg_939[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[17]_i_16 
       (.I0(\KER_size_1_reg_939_reg[13]_i_10_n_7 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_10 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_30_n_8 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_30_n_7 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_28_n_10 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_29_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_939[17]_i_17 
       (.I0(\KER_size_1_reg_939_reg[21]_i_30_n_9 ),
        .I1(\KER_size_1_reg_939_reg[13]_i_10_n_8 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_30_n_8 ),
        .I3(\KER_size_1_reg_939_reg[13]_i_10_n_7 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_29_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[17]_i_18 
       (.I0(\KER_size_1_reg_939_reg[21]_i_30_n_10 ),
        .I1(\KER_size_1_reg_939_reg[13]_i_10_n_9 ),
        .I2(\KER_size_1_reg_939_reg[13]_i_10_n_8 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_30_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[17]_i_19 
       (.I0(\KER_size_1_reg_939_reg[9]_i_2_n_7 ),
        .I1(\KER_size_1_reg_939_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_939_reg[13]_i_10_n_9 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_30_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_2 
       (.I0(\KER_size_1_reg_939_reg[21]_i_11_n_10 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_10_n_7 ),
        .O(\KER_size_1_reg_939[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[17]_i_20 
       (.I0(\KER_size_1_reg_939_reg[21]_i_33_n_8 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_10 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_15_n_7 ),
        .O(\KER_size_1_reg_939[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[17]_i_21 
       (.I0(\KER_size_1_reg_939_reg[21]_i_33_n_9 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_15_n_8 ),
        .O(\KER_size_1_reg_939[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[17]_i_22 
       (.I0(\KER_size_1_reg_939_reg[21]_i_33_n_10 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_15_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[17]_i_23 
       (.I0(\KER_size_1_reg_939_reg[8]_i_10_n_7 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_15_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[17]_i_24 
       (.I0(\KER_size_1_reg_939_reg[8]_i_15_n_7 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_10 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_33_n_8 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_33_n_7 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_31_n_10 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_32_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[17]_i_25 
       (.I0(\KER_size_1_reg_939_reg[8]_i_15_n_8 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_33_n_9 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_33_n_8 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_15_n_7 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_32_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[17]_i_26 
       (.I0(\KER_size_1_reg_939_reg[8]_i_15_n_9 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_33_n_10 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_33_n_9 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_15_n_8 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_11_n_7 ),
        .O(\KER_size_1_reg_939[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[17]_i_27 
       (.I0(\KER_size_1_reg_939_reg[8]_i_15_n_10 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_10_n_7 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_33_n_10 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_15_n_9 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_11_n_8 ),
        .O(\KER_size_1_reg_939[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_3 
       (.I0(\KER_size_1_reg_939_reg[17]_i_11_n_7 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_10_n_8 ),
        .O(\KER_size_1_reg_939[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_4 
       (.I0(\KER_size_1_reg_939_reg[17]_i_11_n_8 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_10_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[17]_i_5 
       (.I0(\KER_size_1_reg_939_reg[17]_i_11_n_9 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_10_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[17]_i_6 
       (.I0(\KER_size_1_reg_939_reg[17]_i_10_n_7 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_11_n_9 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_10_n_10 ),
        .O(\KER_size_1_reg_939[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[17]_i_7 
       (.I0(\KER_size_1_reg_939_reg[17]_i_10_n_8 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_11_n_10 ),
        .I3(\KER_size_1_reg_939_reg[17]_i_10_n_7 ),
        .O(\KER_size_1_reg_939[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[17]_i_8 
       (.I0(\KER_size_1_reg_939_reg[17]_i_10_n_9 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[17]_i_11_n_7 ),
        .I3(\KER_size_1_reg_939_reg[17]_i_10_n_8 ),
        .O(\KER_size_1_reg_939[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[17]_i_9 
       (.I0(\KER_size_1_reg_939_reg[17]_i_10_n_10 ),
        .I1(\KER_size_1_reg_939_reg[17]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[17]_i_11_n_8 ),
        .I3(\KER_size_1_reg_939_reg[17]_i_10_n_9 ),
        .O(\KER_size_1_reg_939[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_100 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_12 
       (.I0(\KER_size_1_reg_939_reg[25]_i_47_n_8 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_10 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_28_n_7 ),
        .O(\KER_size_1_reg_939[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_13 
       (.I0(\KER_size_1_reg_939_reg[25]_i_47_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_7 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_28_n_8 ),
        .O(\KER_size_1_reg_939[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_14 
       (.I0(\KER_size_1_reg_939_reg[25]_i_47_n_10 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_8 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_28_n_9 ),
        .O(\KER_size_1_reg_939[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_15 
       (.I0(\KER_size_1_reg_939_reg[21]_i_30_n_7 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_9 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_28_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_16 
       (.I0(\KER_size_1_reg_939_reg[21]_i_28_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_47_n_8 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_47_n_7 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_45_n_10 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_46_n_9 ),
        .O(\KER_size_1_reg_939[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_17 
       (.I0(\KER_size_1_reg_939_reg[21]_i_28_n_8 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_7 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_47_n_9 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_47_n_8 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_28_n_7 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_46_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_18 
       (.I0(\KER_size_1_reg_939_reg[21]_i_28_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_8 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_47_n_10 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_47_n_9 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_28_n_8 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_29_n_7 ),
        .O(\KER_size_1_reg_939[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_19 
       (.I0(\KER_size_1_reg_939_reg[21]_i_28_n_10 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_29_n_9 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_30_n_7 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_47_n_10 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_28_n_9 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_29_n_8 ),
        .O(\KER_size_1_reg_939[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_2 
       (.I0(\KER_size_1_reg_939_reg[21]_i_10_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_12_n_8 ),
        .O(\KER_size_1_reg_939[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_20 
       (.I0(\KER_size_1_reg_939_reg[25]_i_50_n_8 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_10 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_31_n_7 ),
        .O(\KER_size_1_reg_939[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_21 
       (.I0(\KER_size_1_reg_939_reg[25]_i_50_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_7 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_31_n_8 ),
        .O(\KER_size_1_reg_939[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_22 
       (.I0(\KER_size_1_reg_939_reg[25]_i_50_n_10 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_8 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_31_n_9 ),
        .O(\KER_size_1_reg_939[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_23 
       (.I0(\KER_size_1_reg_939_reg[21]_i_33_n_7 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_9 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_31_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_24 
       (.I0(\KER_size_1_reg_939_reg[21]_i_31_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_50_n_8 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_50_n_7 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_48_n_10 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_49_n_9 ),
        .O(\KER_size_1_reg_939[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_25 
       (.I0(\KER_size_1_reg_939_reg[21]_i_31_n_8 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_7 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_50_n_9 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_50_n_8 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_31_n_7 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_49_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_26 
       (.I0(\KER_size_1_reg_939_reg[21]_i_31_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_8 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_50_n_10 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_50_n_9 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_31_n_8 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_32_n_7 ),
        .O(\KER_size_1_reg_939[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_27 
       (.I0(\KER_size_1_reg_939_reg[21]_i_31_n_10 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_32_n_9 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_33_n_7 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_50_n_10 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_31_n_9 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_32_n_8 ),
        .O(\KER_size_1_reg_939[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_3 
       (.I0(\KER_size_1_reg_939_reg[21]_i_10_n_8 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_12_n_9 ),
        .O(\KER_size_1_reg_939[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_34 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_35 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_36 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_37 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_38 
       (.I0(\KER_size_1_reg_939[21]_i_34_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_81_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_39 
       (.I0(\KER_size_1_reg_939[21]_i_35_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_82_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[21]_i_4 
       (.I0(\KER_size_1_reg_939_reg[21]_i_10_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_12_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_40 
       (.I0(\KER_size_1_reg_939[21]_i_36_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_83_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_41 
       (.I0(\KER_size_1_reg_939[21]_i_37_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_84_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[21]_i_43 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .O(\KER_size_1_reg_939[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[21]_i_45 
       (.I0(\KER_size_1_reg_939[21]_i_42_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_939[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[21]_i_47 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .O(\KER_size_1_reg_939[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[21]_i_5 
       (.I0(\KER_size_1_reg_939_reg[21]_i_11_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_10_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_52 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_53 
       (.I0(\KER_size_1_reg_939[21]_i_49_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_85_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_54 
       (.I0(\KER_size_1_reg_939[21]_i_50_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_86_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_55 
       (.I0(\KER_size_1_reg_939[21]_i_51_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_87_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_56 
       (.I0(\KER_size_1_reg_939[21]_i_52_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_88_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_939[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_939[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_939[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_6 
       (.I0(\KER_size_1_reg_939_reg[25]_i_12_n_8 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_10_n_7 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_10_n_10 ),
        .I4(\KER_size_1_reg_939[25]_i_14_n_3 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_11_n_9 ),
        .O(\KER_size_1_reg_939[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_61 
       (.I0(\KER_size_1_reg_939[21]_i_57_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_89_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_62 
       (.I0(\KER_size_1_reg_939[21]_i_58_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_90_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_63 
       (.I0(\KER_size_1_reg_939[21]_i_59_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_91_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_64 
       (.I0(\KER_size_1_reg_939[21]_i_60_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_92_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_69 
       (.I0(\KER_size_1_reg_939[21]_i_65_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_93_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_7 
       (.I0(\KER_size_1_reg_939_reg[25]_i_12_n_9 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_10_n_8 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_10_n_7 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_12_n_8 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_11_n_10 ),
        .O(\KER_size_1_reg_939[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_70 
       (.I0(\KER_size_1_reg_939[21]_i_66_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_94_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_71 
       (.I0(\KER_size_1_reg_939[21]_i_67_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_95_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_72 
       (.I0(\KER_size_1_reg_939[21]_i_68_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_96_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_939[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_939[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_939[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_77 
       (.I0(\KER_size_1_reg_939[21]_i_73_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_97_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_78 
       (.I0(\KER_size_1_reg_939[21]_i_74_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_98_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_79 
       (.I0(\KER_size_1_reg_939[21]_i_75_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_99_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[21]_i_8 
       (.I0(\KER_size_1_reg_939_reg[25]_i_12_n_10 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_10_n_9 ),
        .I3(\KER_size_1_reg_939_reg[21]_i_10_n_8 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_12_n_9 ),
        .I5(\KER_size_1_reg_939_reg[21]_i_11_n_7 ),
        .O(\KER_size_1_reg_939[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[21]_i_80 
       (.I0(\KER_size_1_reg_939[21]_i_76_n_3 ),
        .I1(\KER_size_1_reg_939[21]_i_100_n_3 ),
        .O(\KER_size_1_reg_939[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_939[21]_i_9 
       (.I0(\KER_size_1_reg_939_reg[21]_i_10_n_10 ),
        .I1(\KER_size_1_reg_939_reg[21]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[21]_i_10_n_9 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_12_n_10 ),
        .I4(\KER_size_1_reg_939_reg[21]_i_11_n_8 ),
        .O(\KER_size_1_reg_939[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_97 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_98 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[21]_i_99 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_119 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_120 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_121 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_122 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_14 
       (.I0(\KER_size_1_reg_939_reg[25]_i_12_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_13_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_15 
       (.I0(\KER_size_1_reg_939_reg[29]_i_39_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_45_n_7 ),
        .O(\KER_size_1_reg_939[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_16 
       (.I0(\KER_size_1_reg_939_reg[29]_i_39_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_7 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_45_n_8 ),
        .O(\KER_size_1_reg_939[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_17 
       (.I0(\KER_size_1_reg_939_reg[29]_i_39_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_8 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_45_n_9 ),
        .O(\KER_size_1_reg_939[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_18 
       (.I0(\KER_size_1_reg_939_reg[25]_i_47_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_45_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_19 
       (.I0(\KER_size_1_reg_939_reg[25]_i_45_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_39_n_8 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_39_n_7 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_37_n_10 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_38_n_9 ),
        .O(\KER_size_1_reg_939[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_2 
       (.I0(\KER_size_1_reg_939_reg[25]_i_10_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_12_n_8 ),
        .O(\KER_size_1_reg_939[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_20 
       (.I0(\KER_size_1_reg_939_reg[25]_i_45_n_8 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_39_n_9 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_39_n_8 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_45_n_7 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_38_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_21 
       (.I0(\KER_size_1_reg_939_reg[25]_i_45_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_39_n_10 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_39_n_9 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_45_n_8 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_46_n_7 ),
        .O(\KER_size_1_reg_939[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_22 
       (.I0(\KER_size_1_reg_939_reg[25]_i_45_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_46_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_47_n_7 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_39_n_10 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_45_n_9 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_46_n_8 ),
        .O(\KER_size_1_reg_939[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_23 
       (.I0(\KER_size_1_reg_939_reg[29]_i_44_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_48_n_7 ),
        .O(\KER_size_1_reg_939[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_24 
       (.I0(\KER_size_1_reg_939_reg[29]_i_44_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_7 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_48_n_8 ),
        .O(\KER_size_1_reg_939[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_25 
       (.I0(\KER_size_1_reg_939_reg[29]_i_44_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_8 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_48_n_9 ),
        .O(\KER_size_1_reg_939[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_26 
       (.I0(\KER_size_1_reg_939_reg[25]_i_50_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_48_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_27 
       (.I0(\KER_size_1_reg_939_reg[25]_i_48_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_44_n_8 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_44_n_7 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_42_n_10 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_43_n_9 ),
        .O(\KER_size_1_reg_939[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_28 
       (.I0(\KER_size_1_reg_939_reg[25]_i_48_n_8 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_44_n_9 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_44_n_8 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_48_n_7 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_43_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_29 
       (.I0(\KER_size_1_reg_939_reg[25]_i_48_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_44_n_10 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_44_n_9 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_48_n_8 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_49_n_7 ),
        .O(\KER_size_1_reg_939[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_3 
       (.I0(\KER_size_1_reg_939_reg[25]_i_10_n_8 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_12_n_9 ),
        .O(\KER_size_1_reg_939[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_30 
       (.I0(\KER_size_1_reg_939_reg[25]_i_48_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_49_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_50_n_7 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_44_n_10 ),
        .I4(\KER_size_1_reg_939_reg[25]_i_48_n_9 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_49_n_8 ),
        .O(\KER_size_1_reg_939[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[25]_i_32 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .O(\KER_size_1_reg_939[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[25]_i_34 
       (.I0(\KER_size_1_reg_939[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[25]_i_36 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .O(\KER_size_1_reg_939[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[25]_i_39 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[25]_i_4 
       (.I0(\KER_size_1_reg_939_reg[25]_i_10_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_12_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .O(\KER_size_1_reg_939[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[25]_i_41 
       (.I0(\KER_size_1_reg_939[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[25]_i_43 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .O(\KER_size_1_reg_939[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_size_1_reg_939[25]_i_5 
       (.I0(\KER_size_1_reg_939_reg[25]_i_10_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_12_n_7 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_13_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_53 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_54 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_55 
       (.I0(\KER_size_1_reg_939[25]_i_51_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_99_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_56 
       (.I0(\KER_size_1_reg_939[25]_i_52_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_100_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_57 
       (.I0(\KER_size_1_reg_939[25]_i_53_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_101_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_58 
       (.I0(\KER_size_1_reg_939[25]_i_54_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_102_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_59 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_6 
       (.I0(\KER_size_1_reg_939_reg[29]_i_12_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_10_n_7 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_10_n_10 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_12_n_7 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_11_n_9 ),
        .O(\KER_size_1_reg_939[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_60 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_61 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_62 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_63 
       (.I0(\KER_size_1_reg_939[25]_i_59_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_103_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_64 
       (.I0(\KER_size_1_reg_939[25]_i_60_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_104_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_65 
       (.I0(\KER_size_1_reg_939[25]_i_61_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_105_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_66 
       (.I0(\KER_size_1_reg_939[25]_i_62_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_106_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_7 
       (.I0(\KER_size_1_reg_939_reg[29]_i_12_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_7 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_10_n_8 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_10_n_7 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_12_n_8 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_11_n_10 ),
        .O(\KER_size_1_reg_939[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_71 
       (.I0(\KER_size_1_reg_939[25]_i_67_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_107_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_72 
       (.I0(\KER_size_1_reg_939[25]_i_68_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_108_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_73 
       (.I0(\KER_size_1_reg_939[25]_i_69_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_109_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_74 
       (.I0(\KER_size_1_reg_939[25]_i_70_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_110_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_939[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_939[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_939[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_939[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_79 
       (.I0(\KER_size_1_reg_939[25]_i_75_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_111_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_8 
       (.I0(\KER_size_1_reg_939_reg[29]_i_12_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_8 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_10_n_9 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_10_n_8 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_12_n_9 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_11_n_7 ),
        .O(\KER_size_1_reg_939[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_80 
       (.I0(\KER_size_1_reg_939[25]_i_76_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_112_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_81 
       (.I0(\KER_size_1_reg_939[25]_i_77_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_113_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_82 
       (.I0(\KER_size_1_reg_939[25]_i_78_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_114_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_939[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_939[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_939[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_87 
       (.I0(\KER_size_1_reg_939[25]_i_83_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_115_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_88 
       (.I0(\KER_size_1_reg_939[25]_i_84_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_116_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_89 
       (.I0(\KER_size_1_reg_939[25]_i_85_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_117_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[25]_i_9 
       (.I0(\KER_size_1_reg_939[25]_i_14_n_3 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_10_n_10 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_10_n_9 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_12_n_10 ),
        .I5(\KER_size_1_reg_939_reg[25]_i_11_n_8 ),
        .O(\KER_size_1_reg_939[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_90 
       (.I0(\KER_size_1_reg_939[25]_i_86_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_118_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_939[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_939[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_939[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_939[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_95 
       (.I0(\KER_size_1_reg_939[25]_i_91_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_119_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_96 
       (.I0(\KER_size_1_reg_939[25]_i_92_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_120_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_97 
       (.I0(\KER_size_1_reg_939[25]_i_93_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_121_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[25]_i_98 
       (.I0(\KER_size_1_reg_939[25]_i_94_n_3 ),
        .I1(\KER_size_1_reg_939[25]_i_122_n_3 ),
        .O(\KER_size_1_reg_939[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_100 
       (.I0(\KER_size_1_reg_939[29]_i_96_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_144_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_101 
       (.I0(\KER_size_1_reg_939[29]_i_97_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_145_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_939[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_939[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_939[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_939[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_106 
       (.I0(\KER_size_1_reg_939[29]_i_102_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_146_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_107 
       (.I0(\KER_size_1_reg_939[29]_i_103_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_147_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_108 
       (.I0(\KER_size_1_reg_939[29]_i_104_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_148_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_109 
       (.I0(\KER_size_1_reg_939[29]_i_105_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_149_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_1_reg_939[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_939[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_1_reg_939[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_939[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_114 
       (.I0(\KER_size_1_reg_939[29]_i_110_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_150_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_115 
       (.I0(\KER_size_1_reg_939[29]_i_111_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_151_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_116 
       (.I0(\KER_size_1_reg_939[29]_i_112_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_152_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_117 
       (.I0(\KER_size_1_reg_939[29]_i_113_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_153_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_13 
       (.I0(\KER_size_1_reg_939_reg[31]_i_36_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_34_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_37_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_130 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_131 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_132 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_133 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_14 
       (.I0(\KER_size_1_reg_939_reg[31]_i_36_n_9 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_37_n_8 ),
        .O(\KER_size_1_reg_939[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_146 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_147 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_148 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_149 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_15 
       (.I0(\KER_size_1_reg_939_reg[31]_i_36_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_37_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_16 
       (.I0(\KER_size_1_reg_939_reg[29]_i_39_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_37_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_17 
       (.I0(\KER_size_1_reg_939_reg[29]_i_37_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_34_n_10 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_36_n_8 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_36_n_7 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_35_n_10 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_34_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_18 
       (.I0(\KER_size_1_reg_939_reg[29]_i_37_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_36_n_9 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_36_n_8 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_37_n_7 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_34_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_19 
       (.I0(\KER_size_1_reg_939_reg[29]_i_37_n_9 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_36_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_36_n_9 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_37_n_8 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_38_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_2 
       (.I0(\KER_size_1_reg_939_reg[29]_i_10_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_7_n_8 ),
        .O(\KER_size_1_reg_939[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_20 
       (.I0(\KER_size_1_reg_939_reg[29]_i_37_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_38_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_39_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_36_n_10 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_37_n_9 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_38_n_8 ),
        .O(\KER_size_1_reg_939[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_21 
       (.I0(\KER_size_1_reg_939_reg[29]_i_40_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_42_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_22 
       (.I0(\KER_size_1_reg_939_reg[29]_i_40_n_9 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_42_n_8 ),
        .O(\KER_size_1_reg_939[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_23 
       (.I0(\KER_size_1_reg_939_reg[29]_i_40_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_42_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_24 
       (.I0(\KER_size_1_reg_939_reg[29]_i_44_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_42_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_25 
       (.I0(\KER_size_1_reg_939_reg[29]_i_42_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_40_n_8 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_40_n_7 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_45_n_10 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_41_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_26 
       (.I0(\KER_size_1_reg_939_reg[29]_i_42_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_40_n_9 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_40_n_8 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_42_n_7 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_41_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_27 
       (.I0(\KER_size_1_reg_939_reg[29]_i_42_n_9 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_40_n_10 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_40_n_9 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_42_n_8 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_43_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_28 
       (.I0(\KER_size_1_reg_939_reg[29]_i_42_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_43_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_44_n_7 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_40_n_10 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_42_n_9 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_43_n_8 ),
        .O(\KER_size_1_reg_939[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_29 
       (.I0(\KER_size_1_reg_939_reg[31]_i_51_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_13_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_3 
       (.I0(\KER_size_1_reg_939_reg[29]_i_10_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_7_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[29]_i_30 
       (.I0(\KER_size_1_reg_939_reg[25]_i_13_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_51_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[29]_i_31 
       (.I0(\KER_size_1_reg_939_reg[25]_i_13_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_51_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[29]_i_32 
       (.I0(\KER_size_1_reg_939_reg[25]_i_13_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_12_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_33 
       (.I0(\KER_size_1_reg_939_reg[25]_i_13_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_10 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_51_n_8 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_51_n_7 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_49_n_10 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_50_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_939[29]_i_34 
       (.I0(\KER_size_1_reg_939_reg[31]_i_51_n_9 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_13_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_51_n_8 ),
        .I3(\KER_size_1_reg_939_reg[25]_i_13_n_7 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_50_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[29]_i_35 
       (.I0(\KER_size_1_reg_939_reg[31]_i_51_n_10 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_13_n_9 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_13_n_8 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_51_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[29]_i_36 
       (.I0(\KER_size_1_reg_939_reg[25]_i_12_n_7 ),
        .I1(\KER_size_1_reg_939_reg[25]_i_13_n_10 ),
        .I2(\KER_size_1_reg_939_reg[25]_i_13_n_9 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_51_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_4 
       (.I0(\KER_size_1_reg_939_reg[29]_i_10_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_10 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_7_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_939[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_939[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_939[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[29]_i_5 
       (.I0(\KER_size_1_reg_939_reg[29]_i_10_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_12_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_50 
       (.I0(\KER_size_1_reg_939[29]_i_46_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_118_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_51 
       (.I0(\KER_size_1_reg_939[29]_i_47_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_119_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_52 
       (.I0(\KER_size_1_reg_939[29]_i_48_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_120_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_53 
       (.I0(\KER_size_1_reg_939[29]_i_49_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_121_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_54 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_55 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_56 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_57 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_58 
       (.I0(\KER_size_1_reg_939[29]_i_54_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_122_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_59 
       (.I0(\KER_size_1_reg_939[29]_i_55_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_123_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_6 
       (.I0(\KER_size_1_reg_939_reg[31]_i_7_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_10_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_5_n_10 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_7_n_7 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_6_n_7 ),
        .O(\KER_size_1_reg_939[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_60 
       (.I0(\KER_size_1_reg_939[29]_i_56_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_124_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_61 
       (.I0(\KER_size_1_reg_939[29]_i_57_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_125_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_939[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_939[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_939[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_66 
       (.I0(\KER_size_1_reg_939[29]_i_62_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_126_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_67 
       (.I0(\KER_size_1_reg_939[29]_i_63_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_127_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_68 
       (.I0(\KER_size_1_reg_939[29]_i_64_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_128_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_69 
       (.I0(\KER_size_1_reg_939[29]_i_65_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_129_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_7 
       (.I0(\KER_size_1_reg_939_reg[31]_i_7_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_10_n_8 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_10_n_7 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_7_n_8 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_6_n_8 ),
        .O(\KER_size_1_reg_939[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_1_reg_939[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_939[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_1_reg_939[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_939[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_74 
       (.I0(\KER_size_1_reg_939[29]_i_70_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_130_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_75 
       (.I0(\KER_size_1_reg_939[29]_i_71_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_131_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_76 
       (.I0(\KER_size_1_reg_939[29]_i_72_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_132_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_77 
       (.I0(\KER_size_1_reg_939[29]_i_73_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_133_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_939[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_939[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_8 
       (.I0(\KER_size_1_reg_939_reg[31]_i_7_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_10 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_10_n_9 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_10_n_8 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_7_n_9 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_6_n_9 ),
        .O(\KER_size_1_reg_939[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_939[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_939[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_82 
       (.I0(\KER_size_1_reg_939[29]_i_78_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_134_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_83 
       (.I0(\KER_size_1_reg_939[29]_i_79_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_135_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_84 
       (.I0(\KER_size_1_reg_939[29]_i_80_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_136_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_85 
       (.I0(\KER_size_1_reg_939[29]_i_81_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_137_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_939[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_939[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_939[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_939[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[29]_i_9 
       (.I0(\KER_size_1_reg_939_reg[29]_i_12_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_11_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_10_n_10 ),
        .I3(\KER_size_1_reg_939_reg[29]_i_10_n_9 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_7_n_10 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_6_n_10 ),
        .O(\KER_size_1_reg_939[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_90 
       (.I0(\KER_size_1_reg_939[29]_i_86_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_138_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_91 
       (.I0(\KER_size_1_reg_939[29]_i_87_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_139_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_92 
       (.I0(\KER_size_1_reg_939[29]_i_88_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_140_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_93 
       (.I0(\KER_size_1_reg_939[29]_i_89_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_141_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_939[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_939[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_939[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_939[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_98 
       (.I0(\KER_size_1_reg_939[29]_i_94_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_142_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[29]_i_99 
       (.I0(\KER_size_1_reg_939[29]_i_95_n_3 ),
        .I1(\KER_size_1_reg_939[29]_i_143_n_3 ),
        .O(\KER_size_1_reg_939[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[2]_i_2 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[2]_i_3 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .O(\KER_size_1_reg_939[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[2]_i_5 
       (.I0(\KER_size_1_reg_939[2]_i_2_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_939[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[2]_i_7 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .O(\KER_size_1_reg_939[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_10 
       (.I0(\KER_size_1_reg_939_reg[31]_i_33_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_34_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_35_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_100 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_939[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_101 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_939[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I2(\KER_size_1_reg_939[31]_i_170_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_103 
       (.I0(\KER_size_1_reg_939[31]_i_99_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_171_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_104 
       (.I0(\KER_size_1_reg_939[31]_i_100_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_172_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_105 
       (.I0(\KER_size_1_reg_939[31]_i_101_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_173_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_106 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_939[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_107 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_939[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_108 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_939[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_109 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_939[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_11 
       (.I0(\KER_size_1_reg_939_reg[31]_i_36_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_34_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_35_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_110 
       (.I0(\KER_size_1_reg_939[31]_i_106_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_174_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_111 
       (.I0(\KER_size_1_reg_939[31]_i_107_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_175_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_112 
       (.I0(\KER_size_1_reg_939[31]_i_108_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_176_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_113 
       (.I0(\KER_size_1_reg_939[31]_i_109_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_177_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_939[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[31]_i_115 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .O(\KER_size_1_reg_939[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[31]_i_117 
       (.I0(\KER_size_1_reg_939[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_939[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[31]_i_119 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_12 
       (.I0(\KER_size_1_reg_939_reg[31]_i_33_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_35_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_34_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_33_n_8 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_35_n_7 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_37_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .O(\KER_size_1_reg_939[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_121 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_122 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_123 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_124 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_125 
       (.I0(\KER_size_1_reg_939[31]_i_121_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_178_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_126 
       (.I0(\KER_size_1_reg_939[31]_i_122_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_179_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_127 
       (.I0(\KER_size_1_reg_939[31]_i_123_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_180_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_128 
       (.I0(\KER_size_1_reg_939[31]_i_124_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_181_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_129 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_939[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_13 
       (.I0(\KER_size_1_reg_939_reg[31]_i_35_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_34_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_33_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_33_n_9 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_35_n_8 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_34_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_130 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_939[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(\KER_size_1_reg_939[31]_i_182_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_132 
       (.I0(\KER_size_1_reg_939[31]_i_129_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_183_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_133 
       (.I0(\KER_size_1_reg_939[31]_i_130_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_184_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_134 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(\KER_size_1_reg_939[31]_i_185_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_136 
       (.I0(\KER_size_1_reg_939[31]_i_134_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_186_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[31]_i_137 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_138 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [29]),
        .O(\KER_size_1_reg_939[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_14 
       (.I0(\KER_size_1_reg_939_reg[31]_i_35_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_34_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_36_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_33_n_10 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_35_n_9 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_34_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_939[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_939[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_size_1_reg_939[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_size_1_reg_939[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_939[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_939[31]_i_158 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_size_1_reg_939[31]_i_187_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_159 
       (.I0(\KER_size_1_reg_939[31]_i_155_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_188_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_size_1_reg_939[31]_i_16 
       (.I0(\KER_size_1_reg_939[31]_i_45_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .I3(\KER_size_1_reg_939[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_size_1_reg_939_reg[31]_i_15_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_160 
       (.I0(\KER_size_1_reg_939[31]_i_156_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_189_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_161 
       (.I0(\KER_size_1_reg_939[31]_i_157_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_190_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_939[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_939[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(\KER_size_1_reg_939[31]_i_191_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_164 
       (.I0(\KER_size_1_reg_939[31]_i_162_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_192_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(\KER_size_1_reg_939[31]_i_193_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_size_1_reg_939[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I4(\KER_size_1_reg_939_reg[31]_i_15_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_170 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_939[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_939[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_939[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_939[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_939[31]_i_18 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_size_1_reg_939_reg[29]_i_11_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_182 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_939[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_939[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_188 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_189 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_19 
       (.I0(\KER_size_1_reg_939_reg[31]_i_47_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_48_n_10 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_49_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_190 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_939[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_2 
       (.I0(\KER_size_1_reg_939_reg[31]_i_5_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_7_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_20 
       (.I0(\KER_size_1_reg_939_reg[31]_i_47_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_49_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_21 
       (.I0(\KER_size_1_reg_939_reg[31]_i_47_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_49_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_22 
       (.I0(\KER_size_1_reg_939_reg[31]_i_51_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_49_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_23 
       (.I0(\KER_size_1_reg_939_reg[31]_i_49_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_48_n_10 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_47_n_8 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_47_n_7 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_52_n_10 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_48_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_24 
       (.I0(\KER_size_1_reg_939_reg[31]_i_49_n_8 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_47_n_9 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_47_n_8 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_49_n_7 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_48_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_25 
       (.I0(\KER_size_1_reg_939_reg[31]_i_49_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_47_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_47_n_9 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_49_n_8 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_50_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_26 
       (.I0(\KER_size_1_reg_939_reg[31]_i_49_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_50_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_51_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_47_n_10 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_49_n_9 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_50_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_27 
       (.I0(\KER_size_1_reg_939_reg[31]_i_47_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_48_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_52_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_28 
       (.I0(\KER_size_1_reg_939_reg[31]_i_53_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_52_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_48_n_8 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_53_n_9 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_52_n_8 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_48_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_29 
       (.I0(\KER_size_1_reg_939_reg[31]_i_52_n_10 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_48_n_9 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_47_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_53_n_10 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_52_n_9 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_48_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_3 
       (.I0(\KER_size_1_reg_939_reg[31]_i_5_n_9 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_8_n_10 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_9_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_5_n_8 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_8_n_9 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_9_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_939[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [30]),
        .I2(\KER_size_1_reg_939_reg[31]_i_15_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_size_1_reg_939[31]_i_31 
       (.I0(\KER_size_1_reg_939_reg[31]_i_15_n_8 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_939[31]_i_54_n_3 ),
        .I4(\KER_size_1_reg_939[31]_i_55_n_3 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_15_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_size_1_reg_939[31]_i_32 
       (.I0(\KER_size_1_reg_939_reg[31]_i_15_n_8 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_939[31]_i_56_n_3 ),
        .I4(\KER_size_1_reg_939[31]_i_57_n_3 ),
        .I5(\KER_size_1_reg_939[31]_i_58_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_38 
       (.I0(\KER_size_1_reg_939_reg[31]_i_88_n_9 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_7 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_45_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_39 
       (.I0(\KER_size_1_reg_939_reg[31]_i_88_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_8 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_45_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_4 
       (.I0(\KER_size_1_reg_939_reg[31]_i_7_n_7 ),
        .I1(\KER_size_1_reg_939_reg[31]_i_6_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_5_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_5_n_9 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_8_n_10 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_9_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[31]_i_40 
       (.I0(\KER_size_1_reg_939_reg[29]_i_40_n_7 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_45_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_41 
       (.I0(\KER_size_1_reg_939_reg[31]_i_88_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_45_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_89_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_88_n_7 ),
        .I4(\KER_size_1_reg_939_reg[31]_i_90_n_10 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_89_n_9 ),
        .O(\KER_size_1_reg_939[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_42 
       (.I0(\KER_size_1_reg_939_reg[29]_i_45_n_8 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_7 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_88_n_9 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_88_n_8 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_45_n_7 ),
        .I5(\KER_size_1_reg_939_reg[31]_i_89_n_10 ),
        .O(\KER_size_1_reg_939[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_43 
       (.I0(\KER_size_1_reg_939_reg[29]_i_45_n_9 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_8 ),
        .I2(\KER_size_1_reg_939_reg[31]_i_88_n_10 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_88_n_9 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_45_n_8 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_41_n_7 ),
        .O(\KER_size_1_reg_939[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[31]_i_44 
       (.I0(\KER_size_1_reg_939_reg[29]_i_45_n_10 ),
        .I1(\KER_size_1_reg_939_reg[29]_i_41_n_9 ),
        .I2(\KER_size_1_reg_939_reg[29]_i_40_n_7 ),
        .I3(\KER_size_1_reg_939_reg[31]_i_88_n_10 ),
        .I4(\KER_size_1_reg_939_reg[29]_i_45_n_9 ),
        .I5(\KER_size_1_reg_939_reg[29]_i_41_n_8 ),
        .O(\KER_size_1_reg_939[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_size_1_reg_939[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .O(\KER_size_1_reg_939[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_size_1_reg_939[31]_i_54 
       (.I0(\KER_size_1_reg_939[31]_i_137_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_138_n_3 ),
        .I2(\KER_size_1_reg_939[31]_i_57_n_3 ),
        .I3(\KER_size_1_reg_939[31]_i_58_n_3 ),
        .I4(\KER_size_1_reg_939[31]_i_56_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_size_1_reg_939[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [31]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [30]),
        .O(\KER_size_1_reg_939[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_size_1_reg_939[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .O(\KER_size_1_reg_939[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[31]_i_57 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_size_1_reg_939[31]_i_58 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [29]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_939[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_939[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(\KER_size_1_reg_939[31]_i_139_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_62 
       (.I0(\KER_size_1_reg_939[31]_i_59_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_140_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_63 
       (.I0(\KER_size_1_reg_939[31]_i_60_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_141_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_939[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_939[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_66 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_939[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_67 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_939[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_68 
       (.I0(\KER_size_1_reg_939[31]_i_64_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_142_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_69 
       (.I0(\KER_size_1_reg_939[31]_i_65_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_143_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_70 
       (.I0(\KER_size_1_reg_939[31]_i_66_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_144_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_71 
       (.I0(\KER_size_1_reg_939[31]_i_67_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_145_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_939[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_939[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_939[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [12]),
        .I2(\KER_size_1_reg_939[31]_i_146_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_76 
       (.I0(\KER_size_1_reg_939[31]_i_72_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_147_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_77 
       (.I0(\KER_size_1_reg_939[31]_i_73_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_148_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_78 
       (.I0(\KER_size_1_reg_939[31]_i_74_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_149_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_939[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_939[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_939[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_939[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_83 
       (.I0(\KER_size_1_reg_939[31]_i_79_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_150_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_84 
       (.I0(\KER_size_1_reg_939[31]_i_80_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_151_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_85 
       (.I0(\KER_size_1_reg_939[31]_i_81_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_152_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_86 
       (.I0(\KER_size_1_reg_939[31]_i_82_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_153_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_939[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [15]),
        .I2(\KER_size_1_reg_939[31]_i_154_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_91 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_92 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_93 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_94 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_95 
       (.I0(\KER_size_1_reg_939[31]_i_91_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_166_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_96 
       (.I0(\KER_size_1_reg_939[31]_i_92_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_167_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_97 
       (.I0(\KER_size_1_reg_939[31]_i_93_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_168_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[31]_i_98 
       (.I0(\KER_size_1_reg_939[31]_i_94_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_169_n_3 ),
        .O(\KER_size_1_reg_939[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[31]_i_99 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_939[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[3]_i_1 
       (.I0(\KER_size_1_reg_939_reg[2]_i_1_n_7 ),
        .I1(\KER_size_1_reg_939_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[3]_i_4 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .O(\KER_size_1_reg_939[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[3]_i_6 
       (.I0(\KER_size_1_reg_939[3]_i_3_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_939[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[3]_i_8 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .O(\KER_size_1_reg_939[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[7]_i_2 
       (.I0(\KER_size_1_reg_939_reg[8]_i_14_n_8 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_10 ),
        .I2(\KER_size_1_reg_939_reg[3]_i_2_n_7 ),
        .O(\KER_size_1_reg_939[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[7]_i_3 
       (.I0(\KER_size_1_reg_939_reg[3]_i_2_n_8 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_14_n_9 ),
        .O(\KER_size_1_reg_939[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[7]_i_4 
       (.I0(\KER_size_1_reg_939_reg[3]_i_2_n_9 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_14_n_10 ),
        .O(\KER_size_1_reg_939[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[7]_i_5 
       (.I0(\KER_size_1_reg_939_reg[3]_i_2_n_10 ),
        .I1(\KER_size_1_reg_939_reg[2]_i_1_n_7 ),
        .O(\KER_size_1_reg_939[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[7]_i_6 
       (.I0(\KER_size_1_reg_939_reg[3]_i_2_n_7 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_10 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_14_n_8 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_14_n_7 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_12_n_10 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_13_n_9 ),
        .O(\KER_size_1_reg_939[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_939[7]_i_7 
       (.I0(\KER_size_1_reg_939_reg[8]_i_14_n_9 ),
        .I1(\KER_size_1_reg_939_reg[3]_i_2_n_8 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_14_n_8 ),
        .I3(\KER_size_1_reg_939_reg[3]_i_2_n_7 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_13_n_10 ),
        .O(\KER_size_1_reg_939[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[7]_i_8 
       (.I0(\KER_size_1_reg_939_reg[8]_i_14_n_10 ),
        .I1(\KER_size_1_reg_939_reg[3]_i_2_n_9 ),
        .I2(\KER_size_1_reg_939_reg[3]_i_2_n_8 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_14_n_9 ),
        .O(\KER_size_1_reg_939[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_939[7]_i_9 
       (.I0(\KER_size_1_reg_939_reg[2]_i_1_n_7 ),
        .I1(\KER_size_1_reg_939_reg[3]_i_2_n_10 ),
        .I2(\KER_size_1_reg_939_reg[3]_i_2_n_9 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_14_n_10 ),
        .O(\KER_size_1_reg_939[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[8]_i_2 
       (.I0(\KER_size_1_reg_939_reg[8]_i_10_n_8 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_12_n_7 ),
        .O(\KER_size_1_reg_939[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_20 
       (.I0(\KER_size_1_reg_939[8]_i_16_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_63_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_21 
       (.I0(\KER_size_1_reg_939[8]_i_17_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_64_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_22 
       (.I0(\KER_size_1_reg_939[8]_i_18_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_65_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_23 
       (.I0(\KER_size_1_reg_939[8]_i_19_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_66_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_28 
       (.I0(\KER_size_1_reg_939[8]_i_24_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_67_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_29 
       (.I0(\KER_size_1_reg_939[8]_i_25_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_68_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[8]_i_3 
       (.I0(\KER_size_1_reg_939_reg[8]_i_10_n_9 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_7 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_12_n_8 ),
        .O(\KER_size_1_reg_939[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_30 
       (.I0(\KER_size_1_reg_939[8]_i_26_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_69_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_31 
       (.I0(\KER_size_1_reg_939[8]_i_27_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_70_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_36 
       (.I0(\KER_size_1_reg_939[8]_i_32_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_71_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_37 
       (.I0(\KER_size_1_reg_939[8]_i_33_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_72_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_38 
       (.I0(\KER_size_1_reg_939[8]_i_34_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_73_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_39 
       (.I0(\KER_size_1_reg_939[8]_i_35_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_74_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[8]_i_4 
       (.I0(\KER_size_1_reg_939_reg[8]_i_10_n_10 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_8 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_12_n_9 ),
        .O(\KER_size_1_reg_939[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[8]_i_41 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .O(\KER_size_1_reg_939[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[8]_i_43 
       (.I0(\KER_size_1_reg_939[8]_i_40_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_939[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[8]_i_45 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .O(\KER_size_1_reg_939[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_939[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_939[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_939[8]_i_5 
       (.I0(\KER_size_1_reg_939_reg[8]_i_14_n_7 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_9 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_12_n_10 ),
        .O(\KER_size_1_reg_939[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_939[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_51 
       (.I0(\KER_size_1_reg_939[8]_i_47_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_75_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_52 
       (.I0(\KER_size_1_reg_939[8]_i_48_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_76_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_53 
       (.I0(\KER_size_1_reg_939[8]_i_49_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_77_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_54 
       (.I0(\KER_size_1_reg_939[8]_i_50_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_78_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_939[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_939[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_939[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_939[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_939[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_59 
       (.I0(\KER_size_1_reg_939[8]_i_55_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_79_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[8]_i_6 
       (.I0(\KER_size_1_reg_939_reg[8]_i_12_n_7 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_11_n_10 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_10_n_8 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_10_n_7 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_15_n_10 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_11_n_9 ),
        .O(\KER_size_1_reg_939[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_60 
       (.I0(\KER_size_1_reg_939[8]_i_56_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_80_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_61 
       (.I0(\KER_size_1_reg_939[8]_i_57_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_81_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[8]_i_62 
       (.I0(\KER_size_1_reg_939[8]_i_58_n_3 ),
        .I1(\KER_size_1_reg_939[8]_i_82_n_3 ),
        .O(\KER_size_1_reg_939[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_63 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_64 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_65 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_66 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[8]_i_7 
       (.I0(\KER_size_1_reg_939_reg[8]_i_12_n_8 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_7 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_10_n_9 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_10_n_8 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_12_n_7 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_11_n_10 ),
        .O(\KER_size_1_reg_939[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_939[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_75 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_76 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_77 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_78 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_939[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[8]_i_8 
       (.I0(\KER_size_1_reg_939_reg[8]_i_12_n_9 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_8 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_10_n_10 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_10_n_9 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_12_n_8 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_13_n_7 ),
        .O(\KER_size_1_reg_939[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_939[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_939[8]_i_9 
       (.I0(\KER_size_1_reg_939_reg[8]_i_12_n_10 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_13_n_9 ),
        .I2(\KER_size_1_reg_939_reg[8]_i_14_n_7 ),
        .I3(\KER_size_1_reg_939_reg[8]_i_10_n_10 ),
        .I4(\KER_size_1_reg_939_reg[8]_i_12_n_9 ),
        .I5(\KER_size_1_reg_939_reg[8]_i_13_n_8 ),
        .O(\KER_size_1_reg_939[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_939[9]_i_1 
       (.I0(\KER_size_1_reg_939_reg[9]_i_2_n_10 ),
        .I1(\KER_size_1_reg_939_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_939[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_939[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[9]_i_4 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .O(\KER_size_1_reg_939[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_939[9]_i_6 
       (.I0(\KER_size_1_reg_939[9]_i_3_n_3 ),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_939[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_939[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I4(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_939[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_939[9]_i_8 
       (.I0(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_939[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_939[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_939[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_939[31]_i_31_0 [9]),
        .O(\KER_size_1_reg_939[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[13]_i_1_n_3 ,\KER_size_1_reg_939_reg[13]_i_1_n_4 ,\KER_size_1_reg_939_reg[13]_i_1_n_5 ,\KER_size_1_reg_939_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[13]_i_2_n_3 ,\KER_size_1_reg_939[13]_i_3_n_3 ,\KER_size_1_reg_939[13]_i_4_n_3 ,\KER_size_1_reg_939[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_size_1_reg_939[13]_i_6_n_3 ,\KER_size_1_reg_939[13]_i_7_n_3 ,\KER_size_1_reg_939[13]_i_8_n_3 ,\KER_size_1_reg_939[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[13]_i_10_n_3 ,\KER_size_1_reg_939_reg[13]_i_10_n_4 ,\KER_size_1_reg_939_reg[13]_i_10_n_5 ,\KER_size_1_reg_939_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[13]_i_11_n_3 ,\KER_size_1_reg_939[13]_i_12_n_3 ,\KER_size_1_reg_939[13]_i_13_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[13]_i_10_n_7 ,\KER_size_1_reg_939_reg[13]_i_10_n_8 ,\KER_size_1_reg_939_reg[13]_i_10_n_9 ,\KER_size_1_reg_939_reg[13]_i_10_n_10 }),
        .S({\KER_size_1_reg_939[13]_i_14_n_3 ,\KER_size_1_reg_939[13]_i_15_n_3 ,\KER_size_1_reg_939[13]_i_16_n_3 ,\KER_size_1_reg_939[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[17]_i_1 
       (.CI(\KER_size_1_reg_939_reg[13]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[17]_i_1_n_3 ,\KER_size_1_reg_939_reg[17]_i_1_n_4 ,\KER_size_1_reg_939_reg[17]_i_1_n_5 ,\KER_size_1_reg_939_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[17]_i_2_n_3 ,\KER_size_1_reg_939[17]_i_3_n_3 ,\KER_size_1_reg_939[17]_i_4_n_3 ,\KER_size_1_reg_939[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_size_1_reg_939[17]_i_6_n_3 ,\KER_size_1_reg_939[17]_i_7_n_3 ,\KER_size_1_reg_939[17]_i_8_n_3 ,\KER_size_1_reg_939[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[17]_i_10_n_3 ,\KER_size_1_reg_939_reg[17]_i_10_n_4 ,\KER_size_1_reg_939_reg[17]_i_10_n_5 ,\KER_size_1_reg_939_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[17]_i_12_n_3 ,\KER_size_1_reg_939[17]_i_13_n_3 ,\KER_size_1_reg_939[17]_i_14_n_3 ,\KER_size_1_reg_939[17]_i_15_n_3 }),
        .O({\KER_size_1_reg_939_reg[17]_i_10_n_7 ,\KER_size_1_reg_939_reg[17]_i_10_n_8 ,\KER_size_1_reg_939_reg[17]_i_10_n_9 ,\KER_size_1_reg_939_reg[17]_i_10_n_10 }),
        .S({\KER_size_1_reg_939[17]_i_16_n_3 ,\KER_size_1_reg_939[17]_i_17_n_3 ,\KER_size_1_reg_939[17]_i_18_n_3 ,\KER_size_1_reg_939[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[17]_i_11 
       (.CI(\KER_size_1_reg_939_reg[8]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[17]_i_11_n_3 ,\KER_size_1_reg_939_reg[17]_i_11_n_4 ,\KER_size_1_reg_939_reg[17]_i_11_n_5 ,\KER_size_1_reg_939_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[17]_i_20_n_3 ,\KER_size_1_reg_939[17]_i_21_n_3 ,\KER_size_1_reg_939[17]_i_22_n_3 ,\KER_size_1_reg_939[17]_i_23_n_3 }),
        .O({\KER_size_1_reg_939_reg[17]_i_11_n_7 ,\KER_size_1_reg_939_reg[17]_i_11_n_8 ,\KER_size_1_reg_939_reg[17]_i_11_n_9 ,\KER_size_1_reg_939_reg[17]_i_11_n_10 }),
        .S({\KER_size_1_reg_939[17]_i_24_n_3 ,\KER_size_1_reg_939[17]_i_25_n_3 ,\KER_size_1_reg_939[17]_i_26_n_3 ,\KER_size_1_reg_939[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_1 
       (.CI(\KER_size_1_reg_939_reg[17]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_1_n_3 ,\KER_size_1_reg_939_reg[21]_i_1_n_4 ,\KER_size_1_reg_939_reg[21]_i_1_n_5 ,\KER_size_1_reg_939_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_2_n_3 ,\KER_size_1_reg_939[21]_i_3_n_3 ,\KER_size_1_reg_939[21]_i_4_n_3 ,\KER_size_1_reg_939[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_size_1_reg_939[21]_i_6_n_3 ,\KER_size_1_reg_939[21]_i_7_n_3 ,\KER_size_1_reg_939[21]_i_8_n_3 ,\KER_size_1_reg_939[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_10 
       (.CI(\KER_size_1_reg_939_reg[17]_i_10_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_10_n_3 ,\KER_size_1_reg_939_reg[21]_i_10_n_4 ,\KER_size_1_reg_939_reg[21]_i_10_n_5 ,\KER_size_1_reg_939_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_12_n_3 ,\KER_size_1_reg_939[21]_i_13_n_3 ,\KER_size_1_reg_939[21]_i_14_n_3 ,\KER_size_1_reg_939[21]_i_15_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_10_n_7 ,\KER_size_1_reg_939_reg[21]_i_10_n_8 ,\KER_size_1_reg_939_reg[21]_i_10_n_9 ,\KER_size_1_reg_939_reg[21]_i_10_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_16_n_3 ,\KER_size_1_reg_939[21]_i_17_n_3 ,\KER_size_1_reg_939[21]_i_18_n_3 ,\KER_size_1_reg_939[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_11 
       (.CI(\KER_size_1_reg_939_reg[17]_i_11_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_11_n_3 ,\KER_size_1_reg_939_reg[21]_i_11_n_4 ,\KER_size_1_reg_939_reg[21]_i_11_n_5 ,\KER_size_1_reg_939_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_20_n_3 ,\KER_size_1_reg_939[21]_i_21_n_3 ,\KER_size_1_reg_939[21]_i_22_n_3 ,\KER_size_1_reg_939[21]_i_23_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_11_n_7 ,\KER_size_1_reg_939_reg[21]_i_11_n_8 ,\KER_size_1_reg_939_reg[21]_i_11_n_9 ,\KER_size_1_reg_939_reg[21]_i_11_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_24_n_3 ,\KER_size_1_reg_939[21]_i_25_n_3 ,\KER_size_1_reg_939[21]_i_26_n_3 ,\KER_size_1_reg_939[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_28 
       (.CI(\KER_size_1_reg_939_reg[13]_i_10_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_28_n_3 ,\KER_size_1_reg_939_reg[21]_i_28_n_4 ,\KER_size_1_reg_939_reg[21]_i_28_n_5 ,\KER_size_1_reg_939_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_34_n_3 ,\KER_size_1_reg_939[21]_i_35_n_3 ,\KER_size_1_reg_939[21]_i_36_n_3 ,\KER_size_1_reg_939[21]_i_37_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_28_n_7 ,\KER_size_1_reg_939_reg[21]_i_28_n_8 ,\KER_size_1_reg_939_reg[21]_i_28_n_9 ,\KER_size_1_reg_939_reg[21]_i_28_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_38_n_3 ,\KER_size_1_reg_939[21]_i_39_n_3 ,\KER_size_1_reg_939[21]_i_40_n_3 ,\KER_size_1_reg_939[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[21]_i_29_n_3 ,\KER_size_1_reg_939_reg[21]_i_29_n_4 ,\KER_size_1_reg_939_reg[21]_i_29_n_5 ,\KER_size_1_reg_939_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_42_n_3 ,\KER_size_1_reg_939[21]_i_43_n_3 ,\KER_size_1_reg_939[21]_i_44_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[21]_i_29_n_7 ,\KER_size_1_reg_939_reg[21]_i_29_n_8 ,\KER_size_1_reg_939_reg[21]_i_29_n_9 ,\KER_size_1_reg_939_reg[21]_i_29_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_45_n_3 ,\KER_size_1_reg_939[21]_i_46_n_3 ,\KER_size_1_reg_939[21]_i_47_n_3 ,\KER_size_1_reg_939[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_30 
       (.CI(\KER_size_1_reg_939_reg[9]_i_2_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_30_n_3 ,\KER_size_1_reg_939_reg[21]_i_30_n_4 ,\KER_size_1_reg_939_reg[21]_i_30_n_5 ,\KER_size_1_reg_939_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_49_n_3 ,\KER_size_1_reg_939[21]_i_50_n_3 ,\KER_size_1_reg_939[21]_i_51_n_3 ,\KER_size_1_reg_939[21]_i_52_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_30_n_7 ,\KER_size_1_reg_939_reg[21]_i_30_n_8 ,\KER_size_1_reg_939_reg[21]_i_30_n_9 ,\KER_size_1_reg_939_reg[21]_i_30_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_53_n_3 ,\KER_size_1_reg_939[21]_i_54_n_3 ,\KER_size_1_reg_939[21]_i_55_n_3 ,\KER_size_1_reg_939[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_31 
       (.CI(\KER_size_1_reg_939_reg[8]_i_15_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_31_n_3 ,\KER_size_1_reg_939_reg[21]_i_31_n_4 ,\KER_size_1_reg_939_reg[21]_i_31_n_5 ,\KER_size_1_reg_939_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_57_n_3 ,\KER_size_1_reg_939[21]_i_58_n_3 ,\KER_size_1_reg_939[21]_i_59_n_3 ,\KER_size_1_reg_939[21]_i_60_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_31_n_7 ,\KER_size_1_reg_939_reg[21]_i_31_n_8 ,\KER_size_1_reg_939_reg[21]_i_31_n_9 ,\KER_size_1_reg_939_reg[21]_i_31_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_61_n_3 ,\KER_size_1_reg_939[21]_i_62_n_3 ,\KER_size_1_reg_939[21]_i_63_n_3 ,\KER_size_1_reg_939[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_32 
       (.CI(\KER_size_1_reg_939_reg[8]_i_11_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_32_n_3 ,\KER_size_1_reg_939_reg[21]_i_32_n_4 ,\KER_size_1_reg_939_reg[21]_i_32_n_5 ,\KER_size_1_reg_939_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_65_n_3 ,\KER_size_1_reg_939[21]_i_66_n_3 ,\KER_size_1_reg_939[21]_i_67_n_3 ,\KER_size_1_reg_939[21]_i_68_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_32_n_7 ,\KER_size_1_reg_939_reg[21]_i_32_n_8 ,\KER_size_1_reg_939_reg[21]_i_32_n_9 ,\KER_size_1_reg_939_reg[21]_i_32_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_69_n_3 ,\KER_size_1_reg_939[21]_i_70_n_3 ,\KER_size_1_reg_939[21]_i_71_n_3 ,\KER_size_1_reg_939[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[21]_i_33 
       (.CI(\KER_size_1_reg_939_reg[8]_i_10_n_3 ),
        .CO({\KER_size_1_reg_939_reg[21]_i_33_n_3 ,\KER_size_1_reg_939_reg[21]_i_33_n_4 ,\KER_size_1_reg_939_reg[21]_i_33_n_5 ,\KER_size_1_reg_939_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[21]_i_73_n_3 ,\KER_size_1_reg_939[21]_i_74_n_3 ,\KER_size_1_reg_939[21]_i_75_n_3 ,\KER_size_1_reg_939[21]_i_76_n_3 }),
        .O({\KER_size_1_reg_939_reg[21]_i_33_n_7 ,\KER_size_1_reg_939_reg[21]_i_33_n_8 ,\KER_size_1_reg_939_reg[21]_i_33_n_9 ,\KER_size_1_reg_939_reg[21]_i_33_n_10 }),
        .S({\KER_size_1_reg_939[21]_i_77_n_3 ,\KER_size_1_reg_939[21]_i_78_n_3 ,\KER_size_1_reg_939[21]_i_79_n_3 ,\KER_size_1_reg_939[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_1 
       (.CI(\KER_size_1_reg_939_reg[21]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_1_n_3 ,\KER_size_1_reg_939_reg[25]_i_1_n_4 ,\KER_size_1_reg_939_reg[25]_i_1_n_5 ,\KER_size_1_reg_939_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_2_n_3 ,\KER_size_1_reg_939[25]_i_3_n_3 ,\KER_size_1_reg_939[25]_i_4_n_3 ,\KER_size_1_reg_939[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_size_1_reg_939[25]_i_6_n_3 ,\KER_size_1_reg_939[25]_i_7_n_3 ,\KER_size_1_reg_939[25]_i_8_n_3 ,\KER_size_1_reg_939[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_10 
       (.CI(\KER_size_1_reg_939_reg[21]_i_10_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_10_n_3 ,\KER_size_1_reg_939_reg[25]_i_10_n_4 ,\KER_size_1_reg_939_reg[25]_i_10_n_5 ,\KER_size_1_reg_939_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_15_n_3 ,\KER_size_1_reg_939[25]_i_16_n_3 ,\KER_size_1_reg_939[25]_i_17_n_3 ,\KER_size_1_reg_939[25]_i_18_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_10_n_7 ,\KER_size_1_reg_939_reg[25]_i_10_n_8 ,\KER_size_1_reg_939_reg[25]_i_10_n_9 ,\KER_size_1_reg_939_reg[25]_i_10_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_19_n_3 ,\KER_size_1_reg_939[25]_i_20_n_3 ,\KER_size_1_reg_939[25]_i_21_n_3 ,\KER_size_1_reg_939[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_11 
       (.CI(\KER_size_1_reg_939_reg[21]_i_11_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_11_n_3 ,\KER_size_1_reg_939_reg[25]_i_11_n_4 ,\KER_size_1_reg_939_reg[25]_i_11_n_5 ,\KER_size_1_reg_939_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_23_n_3 ,\KER_size_1_reg_939[25]_i_24_n_3 ,\KER_size_1_reg_939[25]_i_25_n_3 ,\KER_size_1_reg_939[25]_i_26_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_11_n_7 ,\KER_size_1_reg_939_reg[25]_i_11_n_8 ,\KER_size_1_reg_939_reg[25]_i_11_n_9 ,\KER_size_1_reg_939_reg[25]_i_11_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_27_n_3 ,\KER_size_1_reg_939[25]_i_28_n_3 ,\KER_size_1_reg_939[25]_i_29_n_3 ,\KER_size_1_reg_939[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[25]_i_12_n_3 ,\KER_size_1_reg_939_reg[25]_i_12_n_4 ,\KER_size_1_reg_939_reg[25]_i_12_n_5 ,\KER_size_1_reg_939_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_31_n_3 ,\KER_size_1_reg_939[25]_i_32_n_3 ,\KER_size_1_reg_939[25]_i_33_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[25]_i_12_n_7 ,\KER_size_1_reg_939_reg[25]_i_12_n_8 ,\KER_size_1_reg_939_reg[25]_i_12_n_9 ,\KER_size_1_reg_939_reg[25]_i_12_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_34_n_3 ,\KER_size_1_reg_939[25]_i_35_n_3 ,\KER_size_1_reg_939[25]_i_36_n_3 ,\KER_size_1_reg_939[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[25]_i_13_n_3 ,\KER_size_1_reg_939_reg[25]_i_13_n_4 ,\KER_size_1_reg_939_reg[25]_i_13_n_5 ,\KER_size_1_reg_939_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_38_n_3 ,\KER_size_1_reg_939[25]_i_39_n_3 ,\KER_size_1_reg_939[25]_i_40_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[25]_i_13_n_7 ,\KER_size_1_reg_939_reg[25]_i_13_n_8 ,\KER_size_1_reg_939_reg[25]_i_13_n_9 ,\KER_size_1_reg_939_reg[25]_i_13_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_41_n_3 ,\KER_size_1_reg_939[25]_i_42_n_3 ,\KER_size_1_reg_939[25]_i_43_n_3 ,\KER_size_1_reg_939[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_45 
       (.CI(\KER_size_1_reg_939_reg[21]_i_28_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_45_n_3 ,\KER_size_1_reg_939_reg[25]_i_45_n_4 ,\KER_size_1_reg_939_reg[25]_i_45_n_5 ,\KER_size_1_reg_939_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_51_n_3 ,\KER_size_1_reg_939[25]_i_52_n_3 ,\KER_size_1_reg_939[25]_i_53_n_3 ,\KER_size_1_reg_939[25]_i_54_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_45_n_7 ,\KER_size_1_reg_939_reg[25]_i_45_n_8 ,\KER_size_1_reg_939_reg[25]_i_45_n_9 ,\KER_size_1_reg_939_reg[25]_i_45_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_55_n_3 ,\KER_size_1_reg_939[25]_i_56_n_3 ,\KER_size_1_reg_939[25]_i_57_n_3 ,\KER_size_1_reg_939[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_46 
       (.CI(\KER_size_1_reg_939_reg[21]_i_29_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_46_n_3 ,\KER_size_1_reg_939_reg[25]_i_46_n_4 ,\KER_size_1_reg_939_reg[25]_i_46_n_5 ,\KER_size_1_reg_939_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_59_n_3 ,\KER_size_1_reg_939[25]_i_60_n_3 ,\KER_size_1_reg_939[25]_i_61_n_3 ,\KER_size_1_reg_939[25]_i_62_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_46_n_7 ,\KER_size_1_reg_939_reg[25]_i_46_n_8 ,\KER_size_1_reg_939_reg[25]_i_46_n_9 ,\KER_size_1_reg_939_reg[25]_i_46_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_63_n_3 ,\KER_size_1_reg_939[25]_i_64_n_3 ,\KER_size_1_reg_939[25]_i_65_n_3 ,\KER_size_1_reg_939[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_47 
       (.CI(\KER_size_1_reg_939_reg[21]_i_30_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_47_n_3 ,\KER_size_1_reg_939_reg[25]_i_47_n_4 ,\KER_size_1_reg_939_reg[25]_i_47_n_5 ,\KER_size_1_reg_939_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_67_n_3 ,\KER_size_1_reg_939[25]_i_68_n_3 ,\KER_size_1_reg_939[25]_i_69_n_3 ,\KER_size_1_reg_939[25]_i_70_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_47_n_7 ,\KER_size_1_reg_939_reg[25]_i_47_n_8 ,\KER_size_1_reg_939_reg[25]_i_47_n_9 ,\KER_size_1_reg_939_reg[25]_i_47_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_71_n_3 ,\KER_size_1_reg_939[25]_i_72_n_3 ,\KER_size_1_reg_939[25]_i_73_n_3 ,\KER_size_1_reg_939[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_48 
       (.CI(\KER_size_1_reg_939_reg[21]_i_31_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_48_n_3 ,\KER_size_1_reg_939_reg[25]_i_48_n_4 ,\KER_size_1_reg_939_reg[25]_i_48_n_5 ,\KER_size_1_reg_939_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_75_n_3 ,\KER_size_1_reg_939[25]_i_76_n_3 ,\KER_size_1_reg_939[25]_i_77_n_3 ,\KER_size_1_reg_939[25]_i_78_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_48_n_7 ,\KER_size_1_reg_939_reg[25]_i_48_n_8 ,\KER_size_1_reg_939_reg[25]_i_48_n_9 ,\KER_size_1_reg_939_reg[25]_i_48_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_79_n_3 ,\KER_size_1_reg_939[25]_i_80_n_3 ,\KER_size_1_reg_939[25]_i_81_n_3 ,\KER_size_1_reg_939[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_49 
       (.CI(\KER_size_1_reg_939_reg[21]_i_32_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_49_n_3 ,\KER_size_1_reg_939_reg[25]_i_49_n_4 ,\KER_size_1_reg_939_reg[25]_i_49_n_5 ,\KER_size_1_reg_939_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_83_n_3 ,\KER_size_1_reg_939[25]_i_84_n_3 ,\KER_size_1_reg_939[25]_i_85_n_3 ,\KER_size_1_reg_939[25]_i_86_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_49_n_7 ,\KER_size_1_reg_939_reg[25]_i_49_n_8 ,\KER_size_1_reg_939_reg[25]_i_49_n_9 ,\KER_size_1_reg_939_reg[25]_i_49_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_87_n_3 ,\KER_size_1_reg_939[25]_i_88_n_3 ,\KER_size_1_reg_939[25]_i_89_n_3 ,\KER_size_1_reg_939[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[25]_i_50 
       (.CI(\KER_size_1_reg_939_reg[21]_i_33_n_3 ),
        .CO({\KER_size_1_reg_939_reg[25]_i_50_n_3 ,\KER_size_1_reg_939_reg[25]_i_50_n_4 ,\KER_size_1_reg_939_reg[25]_i_50_n_5 ,\KER_size_1_reg_939_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[25]_i_91_n_3 ,\KER_size_1_reg_939[25]_i_92_n_3 ,\KER_size_1_reg_939[25]_i_93_n_3 ,\KER_size_1_reg_939[25]_i_94_n_3 }),
        .O({\KER_size_1_reg_939_reg[25]_i_50_n_7 ,\KER_size_1_reg_939_reg[25]_i_50_n_8 ,\KER_size_1_reg_939_reg[25]_i_50_n_9 ,\KER_size_1_reg_939_reg[25]_i_50_n_10 }),
        .S({\KER_size_1_reg_939[25]_i_95_n_3 ,\KER_size_1_reg_939[25]_i_96_n_3 ,\KER_size_1_reg_939[25]_i_97_n_3 ,\KER_size_1_reg_939[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_1 
       (.CI(\KER_size_1_reg_939_reg[25]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_1_n_3 ,\KER_size_1_reg_939_reg[29]_i_1_n_4 ,\KER_size_1_reg_939_reg[29]_i_1_n_5 ,\KER_size_1_reg_939_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_2_n_3 ,\KER_size_1_reg_939[29]_i_3_n_3 ,\KER_size_1_reg_939[29]_i_4_n_3 ,\KER_size_1_reg_939[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_size_1_reg_939[29]_i_6_n_3 ,\KER_size_1_reg_939[29]_i_7_n_3 ,\KER_size_1_reg_939[29]_i_8_n_3 ,\KER_size_1_reg_939[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_10 
       (.CI(\KER_size_1_reg_939_reg[25]_i_10_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_10_n_3 ,\KER_size_1_reg_939_reg[29]_i_10_n_4 ,\KER_size_1_reg_939_reg[29]_i_10_n_5 ,\KER_size_1_reg_939_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_13_n_3 ,\KER_size_1_reg_939[29]_i_14_n_3 ,\KER_size_1_reg_939[29]_i_15_n_3 ,\KER_size_1_reg_939[29]_i_16_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_10_n_7 ,\KER_size_1_reg_939_reg[29]_i_10_n_8 ,\KER_size_1_reg_939_reg[29]_i_10_n_9 ,\KER_size_1_reg_939_reg[29]_i_10_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_17_n_3 ,\KER_size_1_reg_939[29]_i_18_n_3 ,\KER_size_1_reg_939[29]_i_19_n_3 ,\KER_size_1_reg_939[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_11 
       (.CI(\KER_size_1_reg_939_reg[25]_i_11_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_11_n_3 ,\KER_size_1_reg_939_reg[29]_i_11_n_4 ,\KER_size_1_reg_939_reg[29]_i_11_n_5 ,\KER_size_1_reg_939_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_21_n_3 ,\KER_size_1_reg_939[29]_i_22_n_3 ,\KER_size_1_reg_939[29]_i_23_n_3 ,\KER_size_1_reg_939[29]_i_24_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_11_n_7 ,\KER_size_1_reg_939_reg[29]_i_11_n_8 ,\KER_size_1_reg_939_reg[29]_i_11_n_9 ,\KER_size_1_reg_939_reg[29]_i_11_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_25_n_3 ,\KER_size_1_reg_939[29]_i_26_n_3 ,\KER_size_1_reg_939[29]_i_27_n_3 ,\KER_size_1_reg_939[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[29]_i_12_n_3 ,\KER_size_1_reg_939_reg[29]_i_12_n_4 ,\KER_size_1_reg_939_reg[29]_i_12_n_5 ,\KER_size_1_reg_939_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_29_n_3 ,\KER_size_1_reg_939[29]_i_30_n_3 ,\KER_size_1_reg_939[29]_i_31_n_3 ,\KER_size_1_reg_939[29]_i_32_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_12_n_7 ,\KER_size_1_reg_939_reg[29]_i_12_n_8 ,\KER_size_1_reg_939_reg[29]_i_12_n_9 ,\KER_size_1_reg_939_reg[29]_i_12_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_33_n_3 ,\KER_size_1_reg_939[29]_i_34_n_3 ,\KER_size_1_reg_939[29]_i_35_n_3 ,\KER_size_1_reg_939[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_37 
       (.CI(\KER_size_1_reg_939_reg[25]_i_45_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_37_n_3 ,\KER_size_1_reg_939_reg[29]_i_37_n_4 ,\KER_size_1_reg_939_reg[29]_i_37_n_5 ,\KER_size_1_reg_939_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_46_n_3 ,\KER_size_1_reg_939[29]_i_47_n_3 ,\KER_size_1_reg_939[29]_i_48_n_3 ,\KER_size_1_reg_939[29]_i_49_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_37_n_7 ,\KER_size_1_reg_939_reg[29]_i_37_n_8 ,\KER_size_1_reg_939_reg[29]_i_37_n_9 ,\KER_size_1_reg_939_reg[29]_i_37_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_50_n_3 ,\KER_size_1_reg_939[29]_i_51_n_3 ,\KER_size_1_reg_939[29]_i_52_n_3 ,\KER_size_1_reg_939[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_38 
       (.CI(\KER_size_1_reg_939_reg[25]_i_46_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_38_n_3 ,\KER_size_1_reg_939_reg[29]_i_38_n_4 ,\KER_size_1_reg_939_reg[29]_i_38_n_5 ,\KER_size_1_reg_939_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_54_n_3 ,\KER_size_1_reg_939[29]_i_55_n_3 ,\KER_size_1_reg_939[29]_i_56_n_3 ,\KER_size_1_reg_939[29]_i_57_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_38_n_7 ,\KER_size_1_reg_939_reg[29]_i_38_n_8 ,\KER_size_1_reg_939_reg[29]_i_38_n_9 ,\KER_size_1_reg_939_reg[29]_i_38_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_58_n_3 ,\KER_size_1_reg_939[29]_i_59_n_3 ,\KER_size_1_reg_939[29]_i_60_n_3 ,\KER_size_1_reg_939[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_39 
       (.CI(\KER_size_1_reg_939_reg[25]_i_47_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_39_n_3 ,\KER_size_1_reg_939_reg[29]_i_39_n_4 ,\KER_size_1_reg_939_reg[29]_i_39_n_5 ,\KER_size_1_reg_939_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_62_n_3 ,\KER_size_1_reg_939[29]_i_63_n_3 ,\KER_size_1_reg_939[29]_i_64_n_3 ,\KER_size_1_reg_939[29]_i_65_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_39_n_7 ,\KER_size_1_reg_939_reg[29]_i_39_n_8 ,\KER_size_1_reg_939_reg[29]_i_39_n_9 ,\KER_size_1_reg_939_reg[29]_i_39_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_66_n_3 ,\KER_size_1_reg_939[29]_i_67_n_3 ,\KER_size_1_reg_939[29]_i_68_n_3 ,\KER_size_1_reg_939[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_40 
       (.CI(\KER_size_1_reg_939_reg[29]_i_44_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_40_n_3 ,\KER_size_1_reg_939_reg[29]_i_40_n_4 ,\KER_size_1_reg_939_reg[29]_i_40_n_5 ,\KER_size_1_reg_939_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_70_n_3 ,\KER_size_1_reg_939[29]_i_71_n_3 ,\KER_size_1_reg_939[29]_i_72_n_3 ,\KER_size_1_reg_939[29]_i_73_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_40_n_7 ,\KER_size_1_reg_939_reg[29]_i_40_n_8 ,\KER_size_1_reg_939_reg[29]_i_40_n_9 ,\KER_size_1_reg_939_reg[29]_i_40_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_74_n_3 ,\KER_size_1_reg_939[29]_i_75_n_3 ,\KER_size_1_reg_939[29]_i_76_n_3 ,\KER_size_1_reg_939[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_41 
       (.CI(\KER_size_1_reg_939_reg[29]_i_43_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_41_n_3 ,\KER_size_1_reg_939_reg[29]_i_41_n_4 ,\KER_size_1_reg_939_reg[29]_i_41_n_5 ,\KER_size_1_reg_939_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_78_n_3 ,\KER_size_1_reg_939[29]_i_79_n_3 ,\KER_size_1_reg_939[29]_i_80_n_3 ,\KER_size_1_reg_939[29]_i_81_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_41_n_7 ,\KER_size_1_reg_939_reg[29]_i_41_n_8 ,\KER_size_1_reg_939_reg[29]_i_41_n_9 ,\KER_size_1_reg_939_reg[29]_i_41_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_82_n_3 ,\KER_size_1_reg_939[29]_i_83_n_3 ,\KER_size_1_reg_939[29]_i_84_n_3 ,\KER_size_1_reg_939[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_42 
       (.CI(\KER_size_1_reg_939_reg[25]_i_48_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_42_n_3 ,\KER_size_1_reg_939_reg[29]_i_42_n_4 ,\KER_size_1_reg_939_reg[29]_i_42_n_5 ,\KER_size_1_reg_939_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_86_n_3 ,\KER_size_1_reg_939[29]_i_87_n_3 ,\KER_size_1_reg_939[29]_i_88_n_3 ,\KER_size_1_reg_939[29]_i_89_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_42_n_7 ,\KER_size_1_reg_939_reg[29]_i_42_n_8 ,\KER_size_1_reg_939_reg[29]_i_42_n_9 ,\KER_size_1_reg_939_reg[29]_i_42_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_90_n_3 ,\KER_size_1_reg_939[29]_i_91_n_3 ,\KER_size_1_reg_939[29]_i_92_n_3 ,\KER_size_1_reg_939[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_43 
       (.CI(\KER_size_1_reg_939_reg[25]_i_49_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_43_n_3 ,\KER_size_1_reg_939_reg[29]_i_43_n_4 ,\KER_size_1_reg_939_reg[29]_i_43_n_5 ,\KER_size_1_reg_939_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_94_n_3 ,\KER_size_1_reg_939[29]_i_95_n_3 ,\KER_size_1_reg_939[29]_i_96_n_3 ,\KER_size_1_reg_939[29]_i_97_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_43_n_7 ,\KER_size_1_reg_939_reg[29]_i_43_n_8 ,\KER_size_1_reg_939_reg[29]_i_43_n_9 ,\KER_size_1_reg_939_reg[29]_i_43_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_98_n_3 ,\KER_size_1_reg_939[29]_i_99_n_3 ,\KER_size_1_reg_939[29]_i_100_n_3 ,\KER_size_1_reg_939[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_44 
       (.CI(\KER_size_1_reg_939_reg[25]_i_50_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_44_n_3 ,\KER_size_1_reg_939_reg[29]_i_44_n_4 ,\KER_size_1_reg_939_reg[29]_i_44_n_5 ,\KER_size_1_reg_939_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_102_n_3 ,\KER_size_1_reg_939[29]_i_103_n_3 ,\KER_size_1_reg_939[29]_i_104_n_3 ,\KER_size_1_reg_939[29]_i_105_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_44_n_7 ,\KER_size_1_reg_939_reg[29]_i_44_n_8 ,\KER_size_1_reg_939_reg[29]_i_44_n_9 ,\KER_size_1_reg_939_reg[29]_i_44_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_106_n_3 ,\KER_size_1_reg_939[29]_i_107_n_3 ,\KER_size_1_reg_939[29]_i_108_n_3 ,\KER_size_1_reg_939[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[29]_i_45 
       (.CI(\KER_size_1_reg_939_reg[29]_i_42_n_3 ),
        .CO({\KER_size_1_reg_939_reg[29]_i_45_n_3 ,\KER_size_1_reg_939_reg[29]_i_45_n_4 ,\KER_size_1_reg_939_reg[29]_i_45_n_5 ,\KER_size_1_reg_939_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[29]_i_110_n_3 ,\KER_size_1_reg_939[29]_i_111_n_3 ,\KER_size_1_reg_939[29]_i_112_n_3 ,\KER_size_1_reg_939[29]_i_113_n_3 }),
        .O({\KER_size_1_reg_939_reg[29]_i_45_n_7 ,\KER_size_1_reg_939_reg[29]_i_45_n_8 ,\KER_size_1_reg_939_reg[29]_i_45_n_9 ,\KER_size_1_reg_939_reg[29]_i_45_n_10 }),
        .S({\KER_size_1_reg_939[29]_i_114_n_3 ,\KER_size_1_reg_939[29]_i_115_n_3 ,\KER_size_1_reg_939[29]_i_116_n_3 ,\KER_size_1_reg_939[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[2]_i_1_n_3 ,\KER_size_1_reg_939_reg[2]_i_1_n_4 ,\KER_size_1_reg_939_reg[2]_i_1_n_5 ,\KER_size_1_reg_939_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[2]_i_2_n_3 ,\KER_size_1_reg_939[2]_i_3_n_3 ,\KER_size_1_reg_939[2]_i_4_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_size_1_reg_939[2]_i_5_n_3 ,\KER_size_1_reg_939[2]_i_6_n_3 ,\KER_size_1_reg_939[2]_i_7_n_3 ,\KER_size_1_reg_939[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_1 
       (.CI(\KER_size_1_reg_939_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_2_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_size_1_reg_939[31]_i_3_n_3 ,\KER_size_1_reg_939[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_15 
       (.CI(\KER_size_1_reg_939_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_15_CO_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_15_n_4 ,\KER_size_1_reg_939_reg[31]_i_15_n_5 ,\KER_size_1_reg_939_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_939[31]_i_38_n_3 ,\KER_size_1_reg_939[31]_i_39_n_3 ,\KER_size_1_reg_939[31]_i_40_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_15_n_7 ,\KER_size_1_reg_939_reg[31]_i_15_n_8 ,\KER_size_1_reg_939_reg[31]_i_15_n_9 ,\KER_size_1_reg_939_reg[31]_i_15_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_41_n_3 ,\KER_size_1_reg_939[31]_i_42_n_3 ,\KER_size_1_reg_939[31]_i_43_n_3 ,\KER_size_1_reg_939[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_33 
       (.CI(\KER_size_1_reg_939_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_33_n_5 ,\KER_size_1_reg_939_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_939[31]_i_59_n_3 ,\KER_size_1_reg_939[31]_i_60_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_33_O_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_33_n_8 ,\KER_size_1_reg_939_reg[31]_i_33_n_9 ,\KER_size_1_reg_939_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_size_1_reg_939[31]_i_61_n_3 ,\KER_size_1_reg_939[31]_i_62_n_3 ,\KER_size_1_reg_939[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_34 
       (.CI(\KER_size_1_reg_939_reg[29]_i_38_n_3 ),
        .CO({\KER_size_1_reg_939_reg[31]_i_34_n_3 ,\KER_size_1_reg_939_reg[31]_i_34_n_4 ,\KER_size_1_reg_939_reg[31]_i_34_n_5 ,\KER_size_1_reg_939_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_64_n_3 ,\KER_size_1_reg_939[31]_i_65_n_3 ,\KER_size_1_reg_939[31]_i_66_n_3 ,\KER_size_1_reg_939[31]_i_67_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_34_n_7 ,\KER_size_1_reg_939_reg[31]_i_34_n_8 ,\KER_size_1_reg_939_reg[31]_i_34_n_9 ,\KER_size_1_reg_939_reg[31]_i_34_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_68_n_3 ,\KER_size_1_reg_939[31]_i_69_n_3 ,\KER_size_1_reg_939[31]_i_70_n_3 ,\KER_size_1_reg_939[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_35 
       (.CI(\KER_size_1_reg_939_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_35_CO_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_35_n_4 ,\KER_size_1_reg_939_reg[31]_i_35_n_5 ,\KER_size_1_reg_939_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_939[31]_i_72_n_3 ,\KER_size_1_reg_939[31]_i_73_n_3 ,\KER_size_1_reg_939[31]_i_74_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_35_n_7 ,\KER_size_1_reg_939_reg[31]_i_35_n_8 ,\KER_size_1_reg_939_reg[31]_i_35_n_9 ,\KER_size_1_reg_939_reg[31]_i_35_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_75_n_3 ,\KER_size_1_reg_939[31]_i_76_n_3 ,\KER_size_1_reg_939[31]_i_77_n_3 ,\KER_size_1_reg_939[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_36 
       (.CI(\KER_size_1_reg_939_reg[29]_i_39_n_3 ),
        .CO({\KER_size_1_reg_939_reg[31]_i_36_n_3 ,\KER_size_1_reg_939_reg[31]_i_36_n_4 ,\KER_size_1_reg_939_reg[31]_i_36_n_5 ,\KER_size_1_reg_939_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_79_n_3 ,\KER_size_1_reg_939[31]_i_80_n_3 ,\KER_size_1_reg_939[31]_i_81_n_3 ,\KER_size_1_reg_939[31]_i_82_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_36_n_7 ,\KER_size_1_reg_939_reg[31]_i_36_n_8 ,\KER_size_1_reg_939_reg[31]_i_36_n_9 ,\KER_size_1_reg_939_reg[31]_i_36_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_83_n_3 ,\KER_size_1_reg_939[31]_i_84_n_3 ,\KER_size_1_reg_939[31]_i_85_n_3 ,\KER_size_1_reg_939[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_37 
       (.CI(\KER_size_1_reg_939_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_size_1_reg_939_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_47 
       (.CI(\KER_size_1_reg_939_reg[31]_i_51_n_3 ),
        .CO({\KER_size_1_reg_939_reg[31]_i_47_n_3 ,\KER_size_1_reg_939_reg[31]_i_47_n_4 ,\KER_size_1_reg_939_reg[31]_i_47_n_5 ,\KER_size_1_reg_939_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_91_n_3 ,\KER_size_1_reg_939[31]_i_92_n_3 ,\KER_size_1_reg_939[31]_i_93_n_3 ,\KER_size_1_reg_939[31]_i_94_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_47_n_7 ,\KER_size_1_reg_939_reg[31]_i_47_n_8 ,\KER_size_1_reg_939_reg[31]_i_47_n_9 ,\KER_size_1_reg_939_reg[31]_i_47_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_95_n_3 ,\KER_size_1_reg_939[31]_i_96_n_3 ,\KER_size_1_reg_939[31]_i_97_n_3 ,\KER_size_1_reg_939[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_48 
       (.CI(\KER_size_1_reg_939_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_48_CO_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_48_n_4 ,\KER_size_1_reg_939_reg[31]_i_48_n_5 ,\KER_size_1_reg_939_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_939[31]_i_99_n_3 ,\KER_size_1_reg_939[31]_i_100_n_3 ,\KER_size_1_reg_939[31]_i_101_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_48_n_7 ,\KER_size_1_reg_939_reg[31]_i_48_n_8 ,\KER_size_1_reg_939_reg[31]_i_48_n_9 ,\KER_size_1_reg_939_reg[31]_i_48_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_102_n_3 ,\KER_size_1_reg_939[31]_i_103_n_3 ,\KER_size_1_reg_939[31]_i_104_n_3 ,\KER_size_1_reg_939[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_49 
       (.CI(\KER_size_1_reg_939_reg[25]_i_13_n_3 ),
        .CO({\KER_size_1_reg_939_reg[31]_i_49_n_3 ,\KER_size_1_reg_939_reg[31]_i_49_n_4 ,\KER_size_1_reg_939_reg[31]_i_49_n_5 ,\KER_size_1_reg_939_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_106_n_3 ,\KER_size_1_reg_939[31]_i_107_n_3 ,\KER_size_1_reg_939[31]_i_108_n_3 ,\KER_size_1_reg_939[31]_i_109_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_49_n_7 ,\KER_size_1_reg_939_reg[31]_i_49_n_8 ,\KER_size_1_reg_939_reg[31]_i_49_n_9 ,\KER_size_1_reg_939_reg[31]_i_49_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_110_n_3 ,\KER_size_1_reg_939[31]_i_111_n_3 ,\KER_size_1_reg_939[31]_i_112_n_3 ,\KER_size_1_reg_939[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_5 
       (.CI(\KER_size_1_reg_939_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_5_n_5 ,\KER_size_1_reg_939_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_939[31]_i_10_n_3 ,\KER_size_1_reg_939[31]_i_11_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_5_O_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_5_n_8 ,\KER_size_1_reg_939_reg[31]_i_5_n_9 ,\KER_size_1_reg_939_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_size_1_reg_939[31]_i_12_n_3 ,\KER_size_1_reg_939[31]_i_13_n_3 ,\KER_size_1_reg_939[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[31]_i_50_n_3 ,\KER_size_1_reg_939_reg[31]_i_50_n_4 ,\KER_size_1_reg_939_reg[31]_i_50_n_5 ,\KER_size_1_reg_939_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_114_n_3 ,\KER_size_1_reg_939[31]_i_115_n_3 ,\KER_size_1_reg_939[31]_i_116_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[31]_i_50_n_7 ,\KER_size_1_reg_939_reg[31]_i_50_n_8 ,\KER_size_1_reg_939_reg[31]_i_50_n_9 ,\KER_size_1_reg_939_reg[31]_i_50_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_117_n_3 ,\KER_size_1_reg_939[31]_i_118_n_3 ,\KER_size_1_reg_939[31]_i_119_n_3 ,\KER_size_1_reg_939[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_51 
       (.CI(\KER_size_1_reg_939_reg[25]_i_12_n_3 ),
        .CO({\KER_size_1_reg_939_reg[31]_i_51_n_3 ,\KER_size_1_reg_939_reg[31]_i_51_n_4 ,\KER_size_1_reg_939_reg[31]_i_51_n_5 ,\KER_size_1_reg_939_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_121_n_3 ,\KER_size_1_reg_939[31]_i_122_n_3 ,\KER_size_1_reg_939[31]_i_123_n_3 ,\KER_size_1_reg_939[31]_i_124_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_51_n_7 ,\KER_size_1_reg_939_reg[31]_i_51_n_8 ,\KER_size_1_reg_939_reg[31]_i_51_n_9 ,\KER_size_1_reg_939_reg[31]_i_51_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_125_n_3 ,\KER_size_1_reg_939[31]_i_126_n_3 ,\KER_size_1_reg_939[31]_i_127_n_3 ,\KER_size_1_reg_939[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_52 
       (.CI(\KER_size_1_reg_939_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_52_n_5 ,\KER_size_1_reg_939_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_939[31]_i_129_n_3 ,\KER_size_1_reg_939[31]_i_130_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_52_O_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_52_n_8 ,\KER_size_1_reg_939_reg[31]_i_52_n_9 ,\KER_size_1_reg_939_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_size_1_reg_939[31]_i_131_n_3 ,\KER_size_1_reg_939[31]_i_132_n_3 ,\KER_size_1_reg_939[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_53 
       (.CI(\KER_size_1_reg_939_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_134_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_53_n_9 ,\KER_size_1_reg_939_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_939[31]_i_135_n_3 ,\KER_size_1_reg_939[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[31]_i_6_n_3 ,\KER_size_1_reg_939_reg[31]_i_6_n_4 ,\KER_size_1_reg_939_reg[31]_i_6_n_5 ,\KER_size_1_reg_939_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939_reg[31]_i_15_n_9 ,\KER_size_1_reg_939_reg[31]_i_15_n_10 ,\KER_size_1_reg_939_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[31]_i_6_n_7 ,\KER_size_1_reg_939_reg[31]_i_6_n_8 ,\KER_size_1_reg_939_reg[31]_i_6_n_9 ,\KER_size_1_reg_939_reg[31]_i_6_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_16_n_3 ,\KER_size_1_reg_939[31]_i_17_n_3 ,\KER_size_1_reg_939[31]_i_18_n_3 ,\KER_size_1_reg_939_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_7 
       (.CI(\KER_size_1_reg_939_reg[29]_i_12_n_3 ),
        .CO({\KER_size_1_reg_939_reg[31]_i_7_n_3 ,\KER_size_1_reg_939_reg[31]_i_7_n_4 ,\KER_size_1_reg_939_reg[31]_i_7_n_5 ,\KER_size_1_reg_939_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[31]_i_19_n_3 ,\KER_size_1_reg_939[31]_i_20_n_3 ,\KER_size_1_reg_939[31]_i_21_n_3 ,\KER_size_1_reg_939[31]_i_22_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_7_n_7 ,\KER_size_1_reg_939_reg[31]_i_7_n_8 ,\KER_size_1_reg_939_reg[31]_i_7_n_9 ,\KER_size_1_reg_939_reg[31]_i_7_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_23_n_3 ,\KER_size_1_reg_939[31]_i_24_n_3 ,\KER_size_1_reg_939[31]_i_25_n_3 ,\KER_size_1_reg_939[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_8 
       (.CI(\KER_size_1_reg_939_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_27_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_8_n_9 ,\KER_size_1_reg_939_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_939[31]_i_28_n_3 ,\KER_size_1_reg_939[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_88 
       (.CI(\KER_size_1_reg_939_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_88_CO_UNCONNECTED [3],\KER_size_1_reg_939_reg[31]_i_88_n_4 ,\KER_size_1_reg_939_reg[31]_i_88_n_5 ,\KER_size_1_reg_939_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_939[31]_i_155_n_3 ,\KER_size_1_reg_939[31]_i_156_n_3 ,\KER_size_1_reg_939[31]_i_157_n_3 }),
        .O({\KER_size_1_reg_939_reg[31]_i_88_n_7 ,\KER_size_1_reg_939_reg[31]_i_88_n_8 ,\KER_size_1_reg_939_reg[31]_i_88_n_9 ,\KER_size_1_reg_939_reg[31]_i_88_n_10 }),
        .S({\KER_size_1_reg_939[31]_i_158_n_3 ,\KER_size_1_reg_939[31]_i_159_n_3 ,\KER_size_1_reg_939[31]_i_160_n_3 ,\KER_size_1_reg_939[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_89 
       (.CI(\KER_size_1_reg_939_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_162_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_89_n_9 ,\KER_size_1_reg_939_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_939[31]_i_163_n_3 ,\KER_size_1_reg_939[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_9 
       (.CI(\KER_size_1_reg_939_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_size_1_reg_939_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_30_n_3 }),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_size_1_reg_939_reg[31]_i_9_n_9 ,\KER_size_1_reg_939_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_939[31]_i_31_n_3 ,\KER_size_1_reg_939[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[31]_i_90 
       (.CI(\KER_size_1_reg_939_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_size_1_reg_939_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_1_reg_939_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_size_1_reg_939_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_1_reg_939[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[3]_i_2_n_3 ,\KER_size_1_reg_939_reg[3]_i_2_n_4 ,\KER_size_1_reg_939_reg[3]_i_2_n_5 ,\KER_size_1_reg_939_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[3]_i_3_n_3 ,\KER_size_1_reg_939[3]_i_4_n_3 ,\KER_size_1_reg_939[3]_i_5_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[3]_i_2_n_7 ,\KER_size_1_reg_939_reg[3]_i_2_n_8 ,\KER_size_1_reg_939_reg[3]_i_2_n_9 ,\KER_size_1_reg_939_reg[3]_i_2_n_10 }),
        .S({\KER_size_1_reg_939[3]_i_6_n_3 ,\KER_size_1_reg_939[3]_i_7_n_3 ,\KER_size_1_reg_939[3]_i_8_n_3 ,\KER_size_1_reg_939[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[7]_i_1_n_3 ,\KER_size_1_reg_939_reg[7]_i_1_n_4 ,\KER_size_1_reg_939_reg[7]_i_1_n_5 ,\KER_size_1_reg_939_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[7]_i_2_n_3 ,\KER_size_1_reg_939[7]_i_3_n_3 ,\KER_size_1_reg_939[7]_i_4_n_3 ,\KER_size_1_reg_939[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_size_1_reg_939[7]_i_6_n_3 ,\KER_size_1_reg_939[7]_i_7_n_3 ,\KER_size_1_reg_939[7]_i_8_n_3 ,\KER_size_1_reg_939[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_1 
       (.CI(\KER_size_1_reg_939_reg[7]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[8]_i_1_n_3 ,\KER_size_1_reg_939_reg[8]_i_1_n_4 ,\KER_size_1_reg_939_reg[8]_i_1_n_5 ,\KER_size_1_reg_939_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_2_n_3 ,\KER_size_1_reg_939[8]_i_3_n_3 ,\KER_size_1_reg_939[8]_i_4_n_3 ,\KER_size_1_reg_939[8]_i_5_n_3 }),
        .O({\KER_size_1_reg_939_reg[8]_i_1_n_7 ,\KER_size_1_reg_939_reg[8]_i_1_n_8 ,\KER_size_1_reg_939_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_size_1_reg_939[8]_i_6_n_3 ,\KER_size_1_reg_939[8]_i_7_n_3 ,\KER_size_1_reg_939[8]_i_8_n_3 ,\KER_size_1_reg_939[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_10 
       (.CI(\KER_size_1_reg_939_reg[8]_i_14_n_3 ),
        .CO({\KER_size_1_reg_939_reg[8]_i_10_n_3 ,\KER_size_1_reg_939_reg[8]_i_10_n_4 ,\KER_size_1_reg_939_reg[8]_i_10_n_5 ,\KER_size_1_reg_939_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_16_n_3 ,\KER_size_1_reg_939[8]_i_17_n_3 ,\KER_size_1_reg_939[8]_i_18_n_3 ,\KER_size_1_reg_939[8]_i_19_n_3 }),
        .O({\KER_size_1_reg_939_reg[8]_i_10_n_7 ,\KER_size_1_reg_939_reg[8]_i_10_n_8 ,\KER_size_1_reg_939_reg[8]_i_10_n_9 ,\KER_size_1_reg_939_reg[8]_i_10_n_10 }),
        .S({\KER_size_1_reg_939[8]_i_20_n_3 ,\KER_size_1_reg_939[8]_i_21_n_3 ,\KER_size_1_reg_939[8]_i_22_n_3 ,\KER_size_1_reg_939[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_11 
       (.CI(\KER_size_1_reg_939_reg[8]_i_13_n_3 ),
        .CO({\KER_size_1_reg_939_reg[8]_i_11_n_3 ,\KER_size_1_reg_939_reg[8]_i_11_n_4 ,\KER_size_1_reg_939_reg[8]_i_11_n_5 ,\KER_size_1_reg_939_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_24_n_3 ,\KER_size_1_reg_939[8]_i_25_n_3 ,\KER_size_1_reg_939[8]_i_26_n_3 ,\KER_size_1_reg_939[8]_i_27_n_3 }),
        .O({\KER_size_1_reg_939_reg[8]_i_11_n_7 ,\KER_size_1_reg_939_reg[8]_i_11_n_8 ,\KER_size_1_reg_939_reg[8]_i_11_n_9 ,\KER_size_1_reg_939_reg[8]_i_11_n_10 }),
        .S({\KER_size_1_reg_939[8]_i_28_n_3 ,\KER_size_1_reg_939[8]_i_29_n_3 ,\KER_size_1_reg_939[8]_i_30_n_3 ,\KER_size_1_reg_939[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_12 
       (.CI(\KER_size_1_reg_939_reg[3]_i_2_n_3 ),
        .CO({\KER_size_1_reg_939_reg[8]_i_12_n_3 ,\KER_size_1_reg_939_reg[8]_i_12_n_4 ,\KER_size_1_reg_939_reg[8]_i_12_n_5 ,\KER_size_1_reg_939_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_32_n_3 ,\KER_size_1_reg_939[8]_i_33_n_3 ,\KER_size_1_reg_939[8]_i_34_n_3 ,\KER_size_1_reg_939[8]_i_35_n_3 }),
        .O({\KER_size_1_reg_939_reg[8]_i_12_n_7 ,\KER_size_1_reg_939_reg[8]_i_12_n_8 ,\KER_size_1_reg_939_reg[8]_i_12_n_9 ,\KER_size_1_reg_939_reg[8]_i_12_n_10 }),
        .S({\KER_size_1_reg_939[8]_i_36_n_3 ,\KER_size_1_reg_939[8]_i_37_n_3 ,\KER_size_1_reg_939[8]_i_38_n_3 ,\KER_size_1_reg_939[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[8]_i_13_n_3 ,\KER_size_1_reg_939_reg[8]_i_13_n_4 ,\KER_size_1_reg_939_reg[8]_i_13_n_5 ,\KER_size_1_reg_939_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_40_n_3 ,\KER_size_1_reg_939[8]_i_41_n_3 ,\KER_size_1_reg_939[8]_i_42_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[8]_i_13_n_7 ,\KER_size_1_reg_939_reg[8]_i_13_n_8 ,\KER_size_1_reg_939_reg[8]_i_13_n_9 ,\KER_size_1_reg_939_reg[8]_i_13_n_10 }),
        .S({\KER_size_1_reg_939[8]_i_43_n_3 ,\KER_size_1_reg_939[8]_i_44_n_3 ,\KER_size_1_reg_939[8]_i_45_n_3 ,\KER_size_1_reg_939[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_14 
       (.CI(\KER_size_1_reg_939_reg[2]_i_1_n_3 ),
        .CO({\KER_size_1_reg_939_reg[8]_i_14_n_3 ,\KER_size_1_reg_939_reg[8]_i_14_n_4 ,\KER_size_1_reg_939_reg[8]_i_14_n_5 ,\KER_size_1_reg_939_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_47_n_3 ,\KER_size_1_reg_939[8]_i_48_n_3 ,\KER_size_1_reg_939[8]_i_49_n_3 ,\KER_size_1_reg_939[8]_i_50_n_3 }),
        .O({\KER_size_1_reg_939_reg[8]_i_14_n_7 ,\KER_size_1_reg_939_reg[8]_i_14_n_8 ,\KER_size_1_reg_939_reg[8]_i_14_n_9 ,\KER_size_1_reg_939_reg[8]_i_14_n_10 }),
        .S({\KER_size_1_reg_939[8]_i_51_n_3 ,\KER_size_1_reg_939[8]_i_52_n_3 ,\KER_size_1_reg_939[8]_i_53_n_3 ,\KER_size_1_reg_939[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[8]_i_15 
       (.CI(\KER_size_1_reg_939_reg[8]_i_12_n_3 ),
        .CO({\KER_size_1_reg_939_reg[8]_i_15_n_3 ,\KER_size_1_reg_939_reg[8]_i_15_n_4 ,\KER_size_1_reg_939_reg[8]_i_15_n_5 ,\KER_size_1_reg_939_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[8]_i_55_n_3 ,\KER_size_1_reg_939[8]_i_56_n_3 ,\KER_size_1_reg_939[8]_i_57_n_3 ,\KER_size_1_reg_939[8]_i_58_n_3 }),
        .O({\KER_size_1_reg_939_reg[8]_i_15_n_7 ,\KER_size_1_reg_939_reg[8]_i_15_n_8 ,\KER_size_1_reg_939_reg[8]_i_15_n_9 ,\KER_size_1_reg_939_reg[8]_i_15_n_10 }),
        .S({\KER_size_1_reg_939[8]_i_59_n_3 ,\KER_size_1_reg_939[8]_i_60_n_3 ,\KER_size_1_reg_939[8]_i_61_n_3 ,\KER_size_1_reg_939[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_939_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_939_reg[9]_i_2_n_3 ,\KER_size_1_reg_939_reg[9]_i_2_n_4 ,\KER_size_1_reg_939_reg[9]_i_2_n_5 ,\KER_size_1_reg_939_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_939[9]_i_3_n_3 ,\KER_size_1_reg_939[9]_i_4_n_3 ,\KER_size_1_reg_939[9]_i_5_n_3 ,1'b0}),
        .O({\KER_size_1_reg_939_reg[9]_i_2_n_7 ,\KER_size_1_reg_939_reg[9]_i_2_n_8 ,\KER_size_1_reg_939_reg[9]_i_2_n_9 ,\KER_size_1_reg_939_reg[9]_i_2_n_10 }),
        .S({\KER_size_1_reg_939[9]_i_6_n_3 ,\KER_size_1_reg_939[9]_i_7_n_3 ,\KER_size_1_reg_939[9]_i_8_n_3 ,\KER_size_1_reg_939[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_mul_32s_32s_32_1_1" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_mul_32s_32s_32_1_1_8
   (D,
    Q,
    \KER_bound_reg_944[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_bound_reg_944[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_bound_reg_944[13]_i_11_n_3 ;
  wire \KER_bound_reg_944[13]_i_12_n_3 ;
  wire \KER_bound_reg_944[13]_i_13_n_3 ;
  wire \KER_bound_reg_944[13]_i_14_n_3 ;
  wire \KER_bound_reg_944[13]_i_15_n_3 ;
  wire \KER_bound_reg_944[13]_i_16_n_3 ;
  wire \KER_bound_reg_944[13]_i_17_n_3 ;
  wire \KER_bound_reg_944[13]_i_2_n_3 ;
  wire \KER_bound_reg_944[13]_i_3_n_3 ;
  wire \KER_bound_reg_944[13]_i_4_n_3 ;
  wire \KER_bound_reg_944[13]_i_5_n_3 ;
  wire \KER_bound_reg_944[13]_i_6_n_3 ;
  wire \KER_bound_reg_944[13]_i_7_n_3 ;
  wire \KER_bound_reg_944[13]_i_8_n_3 ;
  wire \KER_bound_reg_944[13]_i_9_n_3 ;
  wire \KER_bound_reg_944[17]_i_12_n_3 ;
  wire \KER_bound_reg_944[17]_i_13_n_3 ;
  wire \KER_bound_reg_944[17]_i_14_n_3 ;
  wire \KER_bound_reg_944[17]_i_15_n_3 ;
  wire \KER_bound_reg_944[17]_i_16_n_3 ;
  wire \KER_bound_reg_944[17]_i_17_n_3 ;
  wire \KER_bound_reg_944[17]_i_18_n_3 ;
  wire \KER_bound_reg_944[17]_i_19_n_3 ;
  wire \KER_bound_reg_944[17]_i_20_n_3 ;
  wire \KER_bound_reg_944[17]_i_21_n_3 ;
  wire \KER_bound_reg_944[17]_i_22_n_3 ;
  wire \KER_bound_reg_944[17]_i_23_n_3 ;
  wire \KER_bound_reg_944[17]_i_24_n_3 ;
  wire \KER_bound_reg_944[17]_i_25_n_3 ;
  wire \KER_bound_reg_944[17]_i_26_n_3 ;
  wire \KER_bound_reg_944[17]_i_27_n_3 ;
  wire \KER_bound_reg_944[17]_i_2_n_3 ;
  wire \KER_bound_reg_944[17]_i_3_n_3 ;
  wire \KER_bound_reg_944[17]_i_4_n_3 ;
  wire \KER_bound_reg_944[17]_i_5_n_3 ;
  wire \KER_bound_reg_944[17]_i_6_n_3 ;
  wire \KER_bound_reg_944[17]_i_7_n_3 ;
  wire \KER_bound_reg_944[17]_i_8_n_3 ;
  wire \KER_bound_reg_944[17]_i_9_n_3 ;
  wire \KER_bound_reg_944[21]_i_100_n_3 ;
  wire \KER_bound_reg_944[21]_i_12_n_3 ;
  wire \KER_bound_reg_944[21]_i_13_n_3 ;
  wire \KER_bound_reg_944[21]_i_14_n_3 ;
  wire \KER_bound_reg_944[21]_i_15_n_3 ;
  wire \KER_bound_reg_944[21]_i_16_n_3 ;
  wire \KER_bound_reg_944[21]_i_17_n_3 ;
  wire \KER_bound_reg_944[21]_i_18_n_3 ;
  wire \KER_bound_reg_944[21]_i_19_n_3 ;
  wire \KER_bound_reg_944[21]_i_20_n_3 ;
  wire \KER_bound_reg_944[21]_i_21_n_3 ;
  wire \KER_bound_reg_944[21]_i_22_n_3 ;
  wire \KER_bound_reg_944[21]_i_23_n_3 ;
  wire \KER_bound_reg_944[21]_i_24_n_3 ;
  wire \KER_bound_reg_944[21]_i_25_n_3 ;
  wire \KER_bound_reg_944[21]_i_26_n_3 ;
  wire \KER_bound_reg_944[21]_i_27_n_3 ;
  wire \KER_bound_reg_944[21]_i_2_n_3 ;
  wire \KER_bound_reg_944[21]_i_34_n_3 ;
  wire \KER_bound_reg_944[21]_i_35_n_3 ;
  wire \KER_bound_reg_944[21]_i_36_n_3 ;
  wire \KER_bound_reg_944[21]_i_37_n_3 ;
  wire \KER_bound_reg_944[21]_i_38_n_3 ;
  wire \KER_bound_reg_944[21]_i_39_n_3 ;
  wire \KER_bound_reg_944[21]_i_3_n_3 ;
  wire \KER_bound_reg_944[21]_i_40_n_3 ;
  wire \KER_bound_reg_944[21]_i_41_n_3 ;
  wire \KER_bound_reg_944[21]_i_42_n_3 ;
  wire \KER_bound_reg_944[21]_i_43_n_3 ;
  wire \KER_bound_reg_944[21]_i_44_n_3 ;
  wire \KER_bound_reg_944[21]_i_45_n_3 ;
  wire \KER_bound_reg_944[21]_i_46_n_3 ;
  wire \KER_bound_reg_944[21]_i_47_n_3 ;
  wire \KER_bound_reg_944[21]_i_48_n_3 ;
  wire \KER_bound_reg_944[21]_i_49_n_3 ;
  wire \KER_bound_reg_944[21]_i_4_n_3 ;
  wire \KER_bound_reg_944[21]_i_50_n_3 ;
  wire \KER_bound_reg_944[21]_i_51_n_3 ;
  wire \KER_bound_reg_944[21]_i_52_n_3 ;
  wire \KER_bound_reg_944[21]_i_53_n_3 ;
  wire \KER_bound_reg_944[21]_i_54_n_3 ;
  wire \KER_bound_reg_944[21]_i_55_n_3 ;
  wire \KER_bound_reg_944[21]_i_56_n_3 ;
  wire \KER_bound_reg_944[21]_i_57_n_3 ;
  wire \KER_bound_reg_944[21]_i_58_n_3 ;
  wire \KER_bound_reg_944[21]_i_59_n_3 ;
  wire \KER_bound_reg_944[21]_i_5_n_3 ;
  wire \KER_bound_reg_944[21]_i_60_n_3 ;
  wire \KER_bound_reg_944[21]_i_61_n_3 ;
  wire \KER_bound_reg_944[21]_i_62_n_3 ;
  wire \KER_bound_reg_944[21]_i_63_n_3 ;
  wire \KER_bound_reg_944[21]_i_64_n_3 ;
  wire \KER_bound_reg_944[21]_i_65_n_3 ;
  wire \KER_bound_reg_944[21]_i_66_n_3 ;
  wire \KER_bound_reg_944[21]_i_67_n_3 ;
  wire \KER_bound_reg_944[21]_i_68_n_3 ;
  wire \KER_bound_reg_944[21]_i_69_n_3 ;
  wire \KER_bound_reg_944[21]_i_6_n_3 ;
  wire \KER_bound_reg_944[21]_i_70_n_3 ;
  wire \KER_bound_reg_944[21]_i_71_n_3 ;
  wire \KER_bound_reg_944[21]_i_72_n_3 ;
  wire \KER_bound_reg_944[21]_i_73_n_3 ;
  wire \KER_bound_reg_944[21]_i_74_n_3 ;
  wire \KER_bound_reg_944[21]_i_75_n_3 ;
  wire \KER_bound_reg_944[21]_i_76_n_3 ;
  wire \KER_bound_reg_944[21]_i_77_n_3 ;
  wire \KER_bound_reg_944[21]_i_78_n_3 ;
  wire \KER_bound_reg_944[21]_i_79_n_3 ;
  wire \KER_bound_reg_944[21]_i_7_n_3 ;
  wire \KER_bound_reg_944[21]_i_80_n_3 ;
  wire \KER_bound_reg_944[21]_i_81_n_3 ;
  wire \KER_bound_reg_944[21]_i_82_n_3 ;
  wire \KER_bound_reg_944[21]_i_83_n_3 ;
  wire \KER_bound_reg_944[21]_i_84_n_3 ;
  wire \KER_bound_reg_944[21]_i_85_n_3 ;
  wire \KER_bound_reg_944[21]_i_86_n_3 ;
  wire \KER_bound_reg_944[21]_i_87_n_3 ;
  wire \KER_bound_reg_944[21]_i_88_n_3 ;
  wire \KER_bound_reg_944[21]_i_89_n_3 ;
  wire \KER_bound_reg_944[21]_i_8_n_3 ;
  wire \KER_bound_reg_944[21]_i_90_n_3 ;
  wire \KER_bound_reg_944[21]_i_91_n_3 ;
  wire \KER_bound_reg_944[21]_i_92_n_3 ;
  wire \KER_bound_reg_944[21]_i_93_n_3 ;
  wire \KER_bound_reg_944[21]_i_94_n_3 ;
  wire \KER_bound_reg_944[21]_i_95_n_3 ;
  wire \KER_bound_reg_944[21]_i_96_n_3 ;
  wire \KER_bound_reg_944[21]_i_97_n_3 ;
  wire \KER_bound_reg_944[21]_i_98_n_3 ;
  wire \KER_bound_reg_944[21]_i_99_n_3 ;
  wire \KER_bound_reg_944[21]_i_9_n_3 ;
  wire \KER_bound_reg_944[25]_i_100_n_3 ;
  wire \KER_bound_reg_944[25]_i_101_n_3 ;
  wire \KER_bound_reg_944[25]_i_102_n_3 ;
  wire \KER_bound_reg_944[25]_i_103_n_3 ;
  wire \KER_bound_reg_944[25]_i_104_n_3 ;
  wire \KER_bound_reg_944[25]_i_105_n_3 ;
  wire \KER_bound_reg_944[25]_i_106_n_3 ;
  wire \KER_bound_reg_944[25]_i_107_n_3 ;
  wire \KER_bound_reg_944[25]_i_108_n_3 ;
  wire \KER_bound_reg_944[25]_i_109_n_3 ;
  wire \KER_bound_reg_944[25]_i_110_n_3 ;
  wire \KER_bound_reg_944[25]_i_111_n_3 ;
  wire \KER_bound_reg_944[25]_i_112_n_3 ;
  wire \KER_bound_reg_944[25]_i_113_n_3 ;
  wire \KER_bound_reg_944[25]_i_114_n_3 ;
  wire \KER_bound_reg_944[25]_i_115_n_3 ;
  wire \KER_bound_reg_944[25]_i_116_n_3 ;
  wire \KER_bound_reg_944[25]_i_117_n_3 ;
  wire \KER_bound_reg_944[25]_i_118_n_3 ;
  wire \KER_bound_reg_944[25]_i_119_n_3 ;
  wire \KER_bound_reg_944[25]_i_120_n_3 ;
  wire \KER_bound_reg_944[25]_i_121_n_3 ;
  wire \KER_bound_reg_944[25]_i_122_n_3 ;
  wire \KER_bound_reg_944[25]_i_14_n_3 ;
  wire \KER_bound_reg_944[25]_i_15_n_3 ;
  wire \KER_bound_reg_944[25]_i_16_n_3 ;
  wire \KER_bound_reg_944[25]_i_17_n_3 ;
  wire \KER_bound_reg_944[25]_i_18_n_3 ;
  wire \KER_bound_reg_944[25]_i_19_n_3 ;
  wire \KER_bound_reg_944[25]_i_20_n_3 ;
  wire \KER_bound_reg_944[25]_i_21_n_3 ;
  wire \KER_bound_reg_944[25]_i_22_n_3 ;
  wire \KER_bound_reg_944[25]_i_23_n_3 ;
  wire \KER_bound_reg_944[25]_i_24_n_3 ;
  wire \KER_bound_reg_944[25]_i_25_n_3 ;
  wire \KER_bound_reg_944[25]_i_26_n_3 ;
  wire \KER_bound_reg_944[25]_i_27_n_3 ;
  wire \KER_bound_reg_944[25]_i_28_n_3 ;
  wire \KER_bound_reg_944[25]_i_29_n_3 ;
  wire \KER_bound_reg_944[25]_i_2_n_3 ;
  wire \KER_bound_reg_944[25]_i_30_n_3 ;
  wire \KER_bound_reg_944[25]_i_31_n_3 ;
  wire \KER_bound_reg_944[25]_i_32_n_3 ;
  wire \KER_bound_reg_944[25]_i_33_n_3 ;
  wire \KER_bound_reg_944[25]_i_34_n_3 ;
  wire \KER_bound_reg_944[25]_i_35_n_3 ;
  wire \KER_bound_reg_944[25]_i_36_n_3 ;
  wire \KER_bound_reg_944[25]_i_37_n_3 ;
  wire \KER_bound_reg_944[25]_i_38_n_3 ;
  wire \KER_bound_reg_944[25]_i_39_n_3 ;
  wire \KER_bound_reg_944[25]_i_3_n_3 ;
  wire \KER_bound_reg_944[25]_i_40_n_3 ;
  wire \KER_bound_reg_944[25]_i_41_n_3 ;
  wire \KER_bound_reg_944[25]_i_42_n_3 ;
  wire \KER_bound_reg_944[25]_i_43_n_3 ;
  wire \KER_bound_reg_944[25]_i_44_n_3 ;
  wire \KER_bound_reg_944[25]_i_4_n_3 ;
  wire \KER_bound_reg_944[25]_i_51_n_3 ;
  wire \KER_bound_reg_944[25]_i_52_n_3 ;
  wire \KER_bound_reg_944[25]_i_53_n_3 ;
  wire \KER_bound_reg_944[25]_i_54_n_3 ;
  wire \KER_bound_reg_944[25]_i_55_n_3 ;
  wire \KER_bound_reg_944[25]_i_56_n_3 ;
  wire \KER_bound_reg_944[25]_i_57_n_3 ;
  wire \KER_bound_reg_944[25]_i_58_n_3 ;
  wire \KER_bound_reg_944[25]_i_59_n_3 ;
  wire \KER_bound_reg_944[25]_i_5_n_3 ;
  wire \KER_bound_reg_944[25]_i_60_n_3 ;
  wire \KER_bound_reg_944[25]_i_61_n_3 ;
  wire \KER_bound_reg_944[25]_i_62_n_3 ;
  wire \KER_bound_reg_944[25]_i_63_n_3 ;
  wire \KER_bound_reg_944[25]_i_64_n_3 ;
  wire \KER_bound_reg_944[25]_i_65_n_3 ;
  wire \KER_bound_reg_944[25]_i_66_n_3 ;
  wire \KER_bound_reg_944[25]_i_67_n_3 ;
  wire \KER_bound_reg_944[25]_i_68_n_3 ;
  wire \KER_bound_reg_944[25]_i_69_n_3 ;
  wire \KER_bound_reg_944[25]_i_6_n_3 ;
  wire \KER_bound_reg_944[25]_i_70_n_3 ;
  wire \KER_bound_reg_944[25]_i_71_n_3 ;
  wire \KER_bound_reg_944[25]_i_72_n_3 ;
  wire \KER_bound_reg_944[25]_i_73_n_3 ;
  wire \KER_bound_reg_944[25]_i_74_n_3 ;
  wire \KER_bound_reg_944[25]_i_75_n_3 ;
  wire \KER_bound_reg_944[25]_i_76_n_3 ;
  wire \KER_bound_reg_944[25]_i_77_n_3 ;
  wire \KER_bound_reg_944[25]_i_78_n_3 ;
  wire \KER_bound_reg_944[25]_i_79_n_3 ;
  wire \KER_bound_reg_944[25]_i_7_n_3 ;
  wire \KER_bound_reg_944[25]_i_80_n_3 ;
  wire \KER_bound_reg_944[25]_i_81_n_3 ;
  wire \KER_bound_reg_944[25]_i_82_n_3 ;
  wire \KER_bound_reg_944[25]_i_83_n_3 ;
  wire \KER_bound_reg_944[25]_i_84_n_3 ;
  wire \KER_bound_reg_944[25]_i_85_n_3 ;
  wire \KER_bound_reg_944[25]_i_86_n_3 ;
  wire \KER_bound_reg_944[25]_i_87_n_3 ;
  wire \KER_bound_reg_944[25]_i_88_n_3 ;
  wire \KER_bound_reg_944[25]_i_89_n_3 ;
  wire \KER_bound_reg_944[25]_i_8_n_3 ;
  wire \KER_bound_reg_944[25]_i_90_n_3 ;
  wire \KER_bound_reg_944[25]_i_91_n_3 ;
  wire \KER_bound_reg_944[25]_i_92_n_3 ;
  wire \KER_bound_reg_944[25]_i_93_n_3 ;
  wire \KER_bound_reg_944[25]_i_94_n_3 ;
  wire \KER_bound_reg_944[25]_i_95_n_3 ;
  wire \KER_bound_reg_944[25]_i_96_n_3 ;
  wire \KER_bound_reg_944[25]_i_97_n_3 ;
  wire \KER_bound_reg_944[25]_i_98_n_3 ;
  wire \KER_bound_reg_944[25]_i_99_n_3 ;
  wire \KER_bound_reg_944[25]_i_9_n_3 ;
  wire \KER_bound_reg_944[29]_i_100_n_3 ;
  wire \KER_bound_reg_944[29]_i_101_n_3 ;
  wire \KER_bound_reg_944[29]_i_102_n_3 ;
  wire \KER_bound_reg_944[29]_i_103_n_3 ;
  wire \KER_bound_reg_944[29]_i_104_n_3 ;
  wire \KER_bound_reg_944[29]_i_105_n_3 ;
  wire \KER_bound_reg_944[29]_i_106_n_3 ;
  wire \KER_bound_reg_944[29]_i_107_n_3 ;
  wire \KER_bound_reg_944[29]_i_108_n_3 ;
  wire \KER_bound_reg_944[29]_i_109_n_3 ;
  wire \KER_bound_reg_944[29]_i_110_n_3 ;
  wire \KER_bound_reg_944[29]_i_111_n_3 ;
  wire \KER_bound_reg_944[29]_i_112_n_3 ;
  wire \KER_bound_reg_944[29]_i_113_n_3 ;
  wire \KER_bound_reg_944[29]_i_114_n_3 ;
  wire \KER_bound_reg_944[29]_i_115_n_3 ;
  wire \KER_bound_reg_944[29]_i_116_n_3 ;
  wire \KER_bound_reg_944[29]_i_117_n_3 ;
  wire \KER_bound_reg_944[29]_i_118_n_3 ;
  wire \KER_bound_reg_944[29]_i_119_n_3 ;
  wire \KER_bound_reg_944[29]_i_120_n_3 ;
  wire \KER_bound_reg_944[29]_i_121_n_3 ;
  wire \KER_bound_reg_944[29]_i_122_n_3 ;
  wire \KER_bound_reg_944[29]_i_123_n_3 ;
  wire \KER_bound_reg_944[29]_i_124_n_3 ;
  wire \KER_bound_reg_944[29]_i_125_n_3 ;
  wire \KER_bound_reg_944[29]_i_126_n_3 ;
  wire \KER_bound_reg_944[29]_i_127_n_3 ;
  wire \KER_bound_reg_944[29]_i_128_n_3 ;
  wire \KER_bound_reg_944[29]_i_129_n_3 ;
  wire \KER_bound_reg_944[29]_i_130_n_3 ;
  wire \KER_bound_reg_944[29]_i_131_n_3 ;
  wire \KER_bound_reg_944[29]_i_132_n_3 ;
  wire \KER_bound_reg_944[29]_i_133_n_3 ;
  wire \KER_bound_reg_944[29]_i_134_n_3 ;
  wire \KER_bound_reg_944[29]_i_135_n_3 ;
  wire \KER_bound_reg_944[29]_i_136_n_3 ;
  wire \KER_bound_reg_944[29]_i_137_n_3 ;
  wire \KER_bound_reg_944[29]_i_138_n_3 ;
  wire \KER_bound_reg_944[29]_i_139_n_3 ;
  wire \KER_bound_reg_944[29]_i_13_n_3 ;
  wire \KER_bound_reg_944[29]_i_140_n_3 ;
  wire \KER_bound_reg_944[29]_i_141_n_3 ;
  wire \KER_bound_reg_944[29]_i_142_n_3 ;
  wire \KER_bound_reg_944[29]_i_143_n_3 ;
  wire \KER_bound_reg_944[29]_i_144_n_3 ;
  wire \KER_bound_reg_944[29]_i_145_n_3 ;
  wire \KER_bound_reg_944[29]_i_146_n_3 ;
  wire \KER_bound_reg_944[29]_i_147_n_3 ;
  wire \KER_bound_reg_944[29]_i_148_n_3 ;
  wire \KER_bound_reg_944[29]_i_149_n_3 ;
  wire \KER_bound_reg_944[29]_i_14_n_3 ;
  wire \KER_bound_reg_944[29]_i_150_n_3 ;
  wire \KER_bound_reg_944[29]_i_151_n_3 ;
  wire \KER_bound_reg_944[29]_i_152_n_3 ;
  wire \KER_bound_reg_944[29]_i_153_n_3 ;
  wire \KER_bound_reg_944[29]_i_15_n_3 ;
  wire \KER_bound_reg_944[29]_i_16_n_3 ;
  wire \KER_bound_reg_944[29]_i_17_n_3 ;
  wire \KER_bound_reg_944[29]_i_18_n_3 ;
  wire \KER_bound_reg_944[29]_i_19_n_3 ;
  wire \KER_bound_reg_944[29]_i_20_n_3 ;
  wire \KER_bound_reg_944[29]_i_21_n_3 ;
  wire \KER_bound_reg_944[29]_i_22_n_3 ;
  wire \KER_bound_reg_944[29]_i_23_n_3 ;
  wire \KER_bound_reg_944[29]_i_24_n_3 ;
  wire \KER_bound_reg_944[29]_i_25_n_3 ;
  wire \KER_bound_reg_944[29]_i_26_n_3 ;
  wire \KER_bound_reg_944[29]_i_27_n_3 ;
  wire \KER_bound_reg_944[29]_i_28_n_3 ;
  wire \KER_bound_reg_944[29]_i_29_n_3 ;
  wire \KER_bound_reg_944[29]_i_2_n_3 ;
  wire \KER_bound_reg_944[29]_i_30_n_3 ;
  wire \KER_bound_reg_944[29]_i_31_n_3 ;
  wire \KER_bound_reg_944[29]_i_32_n_3 ;
  wire \KER_bound_reg_944[29]_i_33_n_3 ;
  wire \KER_bound_reg_944[29]_i_34_n_3 ;
  wire \KER_bound_reg_944[29]_i_35_n_3 ;
  wire \KER_bound_reg_944[29]_i_36_n_3 ;
  wire \KER_bound_reg_944[29]_i_3_n_3 ;
  wire \KER_bound_reg_944[29]_i_46_n_3 ;
  wire \KER_bound_reg_944[29]_i_47_n_3 ;
  wire \KER_bound_reg_944[29]_i_48_n_3 ;
  wire \KER_bound_reg_944[29]_i_49_n_3 ;
  wire \KER_bound_reg_944[29]_i_4_n_3 ;
  wire \KER_bound_reg_944[29]_i_50_n_3 ;
  wire \KER_bound_reg_944[29]_i_51_n_3 ;
  wire \KER_bound_reg_944[29]_i_52_n_3 ;
  wire \KER_bound_reg_944[29]_i_53_n_3 ;
  wire \KER_bound_reg_944[29]_i_54_n_3 ;
  wire \KER_bound_reg_944[29]_i_55_n_3 ;
  wire \KER_bound_reg_944[29]_i_56_n_3 ;
  wire \KER_bound_reg_944[29]_i_57_n_3 ;
  wire \KER_bound_reg_944[29]_i_58_n_3 ;
  wire \KER_bound_reg_944[29]_i_59_n_3 ;
  wire \KER_bound_reg_944[29]_i_5_n_3 ;
  wire \KER_bound_reg_944[29]_i_60_n_3 ;
  wire \KER_bound_reg_944[29]_i_61_n_3 ;
  wire \KER_bound_reg_944[29]_i_62_n_3 ;
  wire \KER_bound_reg_944[29]_i_63_n_3 ;
  wire \KER_bound_reg_944[29]_i_64_n_3 ;
  wire \KER_bound_reg_944[29]_i_65_n_3 ;
  wire \KER_bound_reg_944[29]_i_66_n_3 ;
  wire \KER_bound_reg_944[29]_i_67_n_3 ;
  wire \KER_bound_reg_944[29]_i_68_n_3 ;
  wire \KER_bound_reg_944[29]_i_69_n_3 ;
  wire \KER_bound_reg_944[29]_i_6_n_3 ;
  wire \KER_bound_reg_944[29]_i_70_n_3 ;
  wire \KER_bound_reg_944[29]_i_71_n_3 ;
  wire \KER_bound_reg_944[29]_i_72_n_3 ;
  wire \KER_bound_reg_944[29]_i_73_n_3 ;
  wire \KER_bound_reg_944[29]_i_74_n_3 ;
  wire \KER_bound_reg_944[29]_i_75_n_3 ;
  wire \KER_bound_reg_944[29]_i_76_n_3 ;
  wire \KER_bound_reg_944[29]_i_77_n_3 ;
  wire \KER_bound_reg_944[29]_i_78_n_3 ;
  wire \KER_bound_reg_944[29]_i_79_n_3 ;
  wire \KER_bound_reg_944[29]_i_7_n_3 ;
  wire \KER_bound_reg_944[29]_i_80_n_3 ;
  wire \KER_bound_reg_944[29]_i_81_n_3 ;
  wire \KER_bound_reg_944[29]_i_82_n_3 ;
  wire \KER_bound_reg_944[29]_i_83_n_3 ;
  wire \KER_bound_reg_944[29]_i_84_n_3 ;
  wire \KER_bound_reg_944[29]_i_85_n_3 ;
  wire \KER_bound_reg_944[29]_i_86_n_3 ;
  wire \KER_bound_reg_944[29]_i_87_n_3 ;
  wire \KER_bound_reg_944[29]_i_88_n_3 ;
  wire \KER_bound_reg_944[29]_i_89_n_3 ;
  wire \KER_bound_reg_944[29]_i_8_n_3 ;
  wire \KER_bound_reg_944[29]_i_90_n_3 ;
  wire \KER_bound_reg_944[29]_i_91_n_3 ;
  wire \KER_bound_reg_944[29]_i_92_n_3 ;
  wire \KER_bound_reg_944[29]_i_93_n_3 ;
  wire \KER_bound_reg_944[29]_i_94_n_3 ;
  wire \KER_bound_reg_944[29]_i_95_n_3 ;
  wire \KER_bound_reg_944[29]_i_96_n_3 ;
  wire \KER_bound_reg_944[29]_i_97_n_3 ;
  wire \KER_bound_reg_944[29]_i_98_n_3 ;
  wire \KER_bound_reg_944[29]_i_99_n_3 ;
  wire \KER_bound_reg_944[29]_i_9_n_3 ;
  wire \KER_bound_reg_944[2]_i_2_n_3 ;
  wire \KER_bound_reg_944[2]_i_3_n_3 ;
  wire \KER_bound_reg_944[2]_i_4_n_3 ;
  wire \KER_bound_reg_944[2]_i_5_n_3 ;
  wire \KER_bound_reg_944[2]_i_6_n_3 ;
  wire \KER_bound_reg_944[2]_i_7_n_3 ;
  wire \KER_bound_reg_944[2]_i_8_n_3 ;
  wire \KER_bound_reg_944[31]_i_100_n_3 ;
  wire \KER_bound_reg_944[31]_i_101_n_3 ;
  wire \KER_bound_reg_944[31]_i_102_n_3 ;
  wire \KER_bound_reg_944[31]_i_103_n_3 ;
  wire \KER_bound_reg_944[31]_i_104_n_3 ;
  wire \KER_bound_reg_944[31]_i_105_n_3 ;
  wire \KER_bound_reg_944[31]_i_106_n_3 ;
  wire \KER_bound_reg_944[31]_i_107_n_3 ;
  wire \KER_bound_reg_944[31]_i_108_n_3 ;
  wire \KER_bound_reg_944[31]_i_109_n_3 ;
  wire \KER_bound_reg_944[31]_i_10_n_3 ;
  wire \KER_bound_reg_944[31]_i_110_n_3 ;
  wire \KER_bound_reg_944[31]_i_111_n_3 ;
  wire \KER_bound_reg_944[31]_i_112_n_3 ;
  wire \KER_bound_reg_944[31]_i_113_n_3 ;
  wire \KER_bound_reg_944[31]_i_114_n_3 ;
  wire \KER_bound_reg_944[31]_i_115_n_3 ;
  wire \KER_bound_reg_944[31]_i_116_n_3 ;
  wire \KER_bound_reg_944[31]_i_117_n_3 ;
  wire \KER_bound_reg_944[31]_i_118_n_3 ;
  wire \KER_bound_reg_944[31]_i_119_n_3 ;
  wire \KER_bound_reg_944[31]_i_11_n_3 ;
  wire \KER_bound_reg_944[31]_i_120_n_3 ;
  wire \KER_bound_reg_944[31]_i_121_n_3 ;
  wire \KER_bound_reg_944[31]_i_122_n_3 ;
  wire \KER_bound_reg_944[31]_i_123_n_3 ;
  wire \KER_bound_reg_944[31]_i_124_n_3 ;
  wire \KER_bound_reg_944[31]_i_125_n_3 ;
  wire \KER_bound_reg_944[31]_i_126_n_3 ;
  wire \KER_bound_reg_944[31]_i_127_n_3 ;
  wire \KER_bound_reg_944[31]_i_128_n_3 ;
  wire \KER_bound_reg_944[31]_i_129_n_3 ;
  wire \KER_bound_reg_944[31]_i_12_n_3 ;
  wire \KER_bound_reg_944[31]_i_130_n_3 ;
  wire \KER_bound_reg_944[31]_i_131_n_3 ;
  wire \KER_bound_reg_944[31]_i_132_n_3 ;
  wire \KER_bound_reg_944[31]_i_133_n_3 ;
  wire \KER_bound_reg_944[31]_i_134_n_3 ;
  wire \KER_bound_reg_944[31]_i_135_n_3 ;
  wire \KER_bound_reg_944[31]_i_136_n_3 ;
  wire \KER_bound_reg_944[31]_i_137_n_3 ;
  wire \KER_bound_reg_944[31]_i_138_n_3 ;
  wire \KER_bound_reg_944[31]_i_139_n_3 ;
  wire \KER_bound_reg_944[31]_i_13_n_3 ;
  wire \KER_bound_reg_944[31]_i_140_n_3 ;
  wire \KER_bound_reg_944[31]_i_141_n_3 ;
  wire \KER_bound_reg_944[31]_i_142_n_3 ;
  wire \KER_bound_reg_944[31]_i_143_n_3 ;
  wire \KER_bound_reg_944[31]_i_144_n_3 ;
  wire \KER_bound_reg_944[31]_i_145_n_3 ;
  wire \KER_bound_reg_944[31]_i_146_n_3 ;
  wire \KER_bound_reg_944[31]_i_147_n_3 ;
  wire \KER_bound_reg_944[31]_i_148_n_3 ;
  wire \KER_bound_reg_944[31]_i_149_n_3 ;
  wire \KER_bound_reg_944[31]_i_14_n_3 ;
  wire \KER_bound_reg_944[31]_i_150_n_3 ;
  wire \KER_bound_reg_944[31]_i_151_n_3 ;
  wire \KER_bound_reg_944[31]_i_152_n_3 ;
  wire \KER_bound_reg_944[31]_i_153_n_3 ;
  wire \KER_bound_reg_944[31]_i_154_n_3 ;
  wire \KER_bound_reg_944[31]_i_155_n_3 ;
  wire \KER_bound_reg_944[31]_i_156_n_3 ;
  wire \KER_bound_reg_944[31]_i_157_n_3 ;
  wire \KER_bound_reg_944[31]_i_158_n_3 ;
  wire \KER_bound_reg_944[31]_i_159_n_3 ;
  wire \KER_bound_reg_944[31]_i_160_n_3 ;
  wire \KER_bound_reg_944[31]_i_161_n_3 ;
  wire \KER_bound_reg_944[31]_i_162_n_3 ;
  wire \KER_bound_reg_944[31]_i_163_n_3 ;
  wire \KER_bound_reg_944[31]_i_164_n_3 ;
  wire \KER_bound_reg_944[31]_i_165_n_3 ;
  wire \KER_bound_reg_944[31]_i_166_n_3 ;
  wire \KER_bound_reg_944[31]_i_167_n_3 ;
  wire \KER_bound_reg_944[31]_i_168_n_3 ;
  wire \KER_bound_reg_944[31]_i_169_n_3 ;
  wire \KER_bound_reg_944[31]_i_16_n_3 ;
  wire \KER_bound_reg_944[31]_i_170_n_3 ;
  wire \KER_bound_reg_944[31]_i_171_n_3 ;
  wire \KER_bound_reg_944[31]_i_172_n_3 ;
  wire \KER_bound_reg_944[31]_i_173_n_3 ;
  wire \KER_bound_reg_944[31]_i_174_n_3 ;
  wire \KER_bound_reg_944[31]_i_175_n_3 ;
  wire \KER_bound_reg_944[31]_i_176_n_3 ;
  wire \KER_bound_reg_944[31]_i_177_n_3 ;
  wire \KER_bound_reg_944[31]_i_178_n_3 ;
  wire \KER_bound_reg_944[31]_i_179_n_3 ;
  wire \KER_bound_reg_944[31]_i_17_n_3 ;
  wire \KER_bound_reg_944[31]_i_180_n_3 ;
  wire \KER_bound_reg_944[31]_i_181_n_3 ;
  wire \KER_bound_reg_944[31]_i_182_n_3 ;
  wire \KER_bound_reg_944[31]_i_183_n_3 ;
  wire \KER_bound_reg_944[31]_i_184_n_3 ;
  wire \KER_bound_reg_944[31]_i_185_n_3 ;
  wire \KER_bound_reg_944[31]_i_186_n_3 ;
  wire \KER_bound_reg_944[31]_i_187_n_3 ;
  wire \KER_bound_reg_944[31]_i_188_n_3 ;
  wire \KER_bound_reg_944[31]_i_189_n_3 ;
  wire \KER_bound_reg_944[31]_i_18_n_3 ;
  wire \KER_bound_reg_944[31]_i_190_n_3 ;
  wire \KER_bound_reg_944[31]_i_191_n_3 ;
  wire \KER_bound_reg_944[31]_i_192_n_3 ;
  wire \KER_bound_reg_944[31]_i_193_n_3 ;
  wire \KER_bound_reg_944[31]_i_19_n_3 ;
  wire \KER_bound_reg_944[31]_i_20_n_3 ;
  wire \KER_bound_reg_944[31]_i_21_n_3 ;
  wire \KER_bound_reg_944[31]_i_22_n_3 ;
  wire \KER_bound_reg_944[31]_i_23_n_3 ;
  wire \KER_bound_reg_944[31]_i_24_n_3 ;
  wire \KER_bound_reg_944[31]_i_25_n_3 ;
  wire \KER_bound_reg_944[31]_i_26_n_3 ;
  wire \KER_bound_reg_944[31]_i_27_n_3 ;
  wire \KER_bound_reg_944[31]_i_28_n_3 ;
  wire \KER_bound_reg_944[31]_i_29_n_3 ;
  wire \KER_bound_reg_944[31]_i_2_n_3 ;
  wire \KER_bound_reg_944[31]_i_30_n_3 ;
  wire [31:0]\KER_bound_reg_944[31]_i_31_0 ;
  wire \KER_bound_reg_944[31]_i_31_n_3 ;
  wire \KER_bound_reg_944[31]_i_32_n_3 ;
  wire \KER_bound_reg_944[31]_i_38_n_3 ;
  wire \KER_bound_reg_944[31]_i_39_n_3 ;
  wire \KER_bound_reg_944[31]_i_3_n_3 ;
  wire \KER_bound_reg_944[31]_i_40_n_3 ;
  wire \KER_bound_reg_944[31]_i_41_n_3 ;
  wire \KER_bound_reg_944[31]_i_42_n_3 ;
  wire \KER_bound_reg_944[31]_i_43_n_3 ;
  wire \KER_bound_reg_944[31]_i_44_n_3 ;
  wire \KER_bound_reg_944[31]_i_45_n_3 ;
  wire \KER_bound_reg_944[31]_i_46_n_3 ;
  wire \KER_bound_reg_944[31]_i_4_n_3 ;
  wire \KER_bound_reg_944[31]_i_54_n_3 ;
  wire \KER_bound_reg_944[31]_i_55_n_3 ;
  wire \KER_bound_reg_944[31]_i_56_n_3 ;
  wire \KER_bound_reg_944[31]_i_57_n_3 ;
  wire \KER_bound_reg_944[31]_i_58_n_3 ;
  wire \KER_bound_reg_944[31]_i_59_n_3 ;
  wire \KER_bound_reg_944[31]_i_60_n_3 ;
  wire \KER_bound_reg_944[31]_i_61_n_3 ;
  wire \KER_bound_reg_944[31]_i_62_n_3 ;
  wire \KER_bound_reg_944[31]_i_63_n_3 ;
  wire \KER_bound_reg_944[31]_i_64_n_3 ;
  wire \KER_bound_reg_944[31]_i_65_n_3 ;
  wire \KER_bound_reg_944[31]_i_66_n_3 ;
  wire \KER_bound_reg_944[31]_i_67_n_3 ;
  wire \KER_bound_reg_944[31]_i_68_n_3 ;
  wire \KER_bound_reg_944[31]_i_69_n_3 ;
  wire \KER_bound_reg_944[31]_i_70_n_3 ;
  wire \KER_bound_reg_944[31]_i_71_n_3 ;
  wire \KER_bound_reg_944[31]_i_72_n_3 ;
  wire \KER_bound_reg_944[31]_i_73_n_3 ;
  wire \KER_bound_reg_944[31]_i_74_n_3 ;
  wire \KER_bound_reg_944[31]_i_75_n_3 ;
  wire \KER_bound_reg_944[31]_i_76_n_3 ;
  wire \KER_bound_reg_944[31]_i_77_n_3 ;
  wire \KER_bound_reg_944[31]_i_78_n_3 ;
  wire \KER_bound_reg_944[31]_i_79_n_3 ;
  wire \KER_bound_reg_944[31]_i_80_n_3 ;
  wire \KER_bound_reg_944[31]_i_81_n_3 ;
  wire \KER_bound_reg_944[31]_i_82_n_3 ;
  wire \KER_bound_reg_944[31]_i_83_n_3 ;
  wire \KER_bound_reg_944[31]_i_84_n_3 ;
  wire \KER_bound_reg_944[31]_i_85_n_3 ;
  wire \KER_bound_reg_944[31]_i_86_n_3 ;
  wire \KER_bound_reg_944[31]_i_87_n_3 ;
  wire \KER_bound_reg_944[31]_i_91_n_3 ;
  wire \KER_bound_reg_944[31]_i_92_n_3 ;
  wire \KER_bound_reg_944[31]_i_93_n_3 ;
  wire \KER_bound_reg_944[31]_i_94_n_3 ;
  wire \KER_bound_reg_944[31]_i_95_n_3 ;
  wire \KER_bound_reg_944[31]_i_96_n_3 ;
  wire \KER_bound_reg_944[31]_i_97_n_3 ;
  wire \KER_bound_reg_944[31]_i_98_n_3 ;
  wire \KER_bound_reg_944[31]_i_99_n_3 ;
  wire \KER_bound_reg_944[3]_i_3_n_3 ;
  wire \KER_bound_reg_944[3]_i_4_n_3 ;
  wire \KER_bound_reg_944[3]_i_5_n_3 ;
  wire \KER_bound_reg_944[3]_i_6_n_3 ;
  wire \KER_bound_reg_944[3]_i_7_n_3 ;
  wire \KER_bound_reg_944[3]_i_8_n_3 ;
  wire \KER_bound_reg_944[3]_i_9_n_3 ;
  wire \KER_bound_reg_944[7]_i_2_n_3 ;
  wire \KER_bound_reg_944[7]_i_3_n_3 ;
  wire \KER_bound_reg_944[7]_i_4_n_3 ;
  wire \KER_bound_reg_944[7]_i_5_n_3 ;
  wire \KER_bound_reg_944[7]_i_6_n_3 ;
  wire \KER_bound_reg_944[7]_i_7_n_3 ;
  wire \KER_bound_reg_944[7]_i_8_n_3 ;
  wire \KER_bound_reg_944[7]_i_9_n_3 ;
  wire \KER_bound_reg_944[8]_i_16_n_3 ;
  wire \KER_bound_reg_944[8]_i_17_n_3 ;
  wire \KER_bound_reg_944[8]_i_18_n_3 ;
  wire \KER_bound_reg_944[8]_i_19_n_3 ;
  wire \KER_bound_reg_944[8]_i_20_n_3 ;
  wire \KER_bound_reg_944[8]_i_21_n_3 ;
  wire \KER_bound_reg_944[8]_i_22_n_3 ;
  wire \KER_bound_reg_944[8]_i_23_n_3 ;
  wire \KER_bound_reg_944[8]_i_24_n_3 ;
  wire \KER_bound_reg_944[8]_i_25_n_3 ;
  wire \KER_bound_reg_944[8]_i_26_n_3 ;
  wire \KER_bound_reg_944[8]_i_27_n_3 ;
  wire \KER_bound_reg_944[8]_i_28_n_3 ;
  wire \KER_bound_reg_944[8]_i_29_n_3 ;
  wire \KER_bound_reg_944[8]_i_2_n_3 ;
  wire \KER_bound_reg_944[8]_i_30_n_3 ;
  wire \KER_bound_reg_944[8]_i_31_n_3 ;
  wire \KER_bound_reg_944[8]_i_32_n_3 ;
  wire \KER_bound_reg_944[8]_i_33_n_3 ;
  wire \KER_bound_reg_944[8]_i_34_n_3 ;
  wire \KER_bound_reg_944[8]_i_35_n_3 ;
  wire \KER_bound_reg_944[8]_i_36_n_3 ;
  wire \KER_bound_reg_944[8]_i_37_n_3 ;
  wire \KER_bound_reg_944[8]_i_38_n_3 ;
  wire \KER_bound_reg_944[8]_i_39_n_3 ;
  wire \KER_bound_reg_944[8]_i_3_n_3 ;
  wire \KER_bound_reg_944[8]_i_40_n_3 ;
  wire \KER_bound_reg_944[8]_i_41_n_3 ;
  wire \KER_bound_reg_944[8]_i_42_n_3 ;
  wire \KER_bound_reg_944[8]_i_43_n_3 ;
  wire \KER_bound_reg_944[8]_i_44_n_3 ;
  wire \KER_bound_reg_944[8]_i_45_n_3 ;
  wire \KER_bound_reg_944[8]_i_46_n_3 ;
  wire \KER_bound_reg_944[8]_i_47_n_3 ;
  wire \KER_bound_reg_944[8]_i_48_n_3 ;
  wire \KER_bound_reg_944[8]_i_49_n_3 ;
  wire \KER_bound_reg_944[8]_i_4_n_3 ;
  wire \KER_bound_reg_944[8]_i_50_n_3 ;
  wire \KER_bound_reg_944[8]_i_51_n_3 ;
  wire \KER_bound_reg_944[8]_i_52_n_3 ;
  wire \KER_bound_reg_944[8]_i_53_n_3 ;
  wire \KER_bound_reg_944[8]_i_54_n_3 ;
  wire \KER_bound_reg_944[8]_i_55_n_3 ;
  wire \KER_bound_reg_944[8]_i_56_n_3 ;
  wire \KER_bound_reg_944[8]_i_57_n_3 ;
  wire \KER_bound_reg_944[8]_i_58_n_3 ;
  wire \KER_bound_reg_944[8]_i_59_n_3 ;
  wire \KER_bound_reg_944[8]_i_5_n_3 ;
  wire \KER_bound_reg_944[8]_i_60_n_3 ;
  wire \KER_bound_reg_944[8]_i_61_n_3 ;
  wire \KER_bound_reg_944[8]_i_62_n_3 ;
  wire \KER_bound_reg_944[8]_i_63_n_3 ;
  wire \KER_bound_reg_944[8]_i_64_n_3 ;
  wire \KER_bound_reg_944[8]_i_65_n_3 ;
  wire \KER_bound_reg_944[8]_i_66_n_3 ;
  wire \KER_bound_reg_944[8]_i_67_n_3 ;
  wire \KER_bound_reg_944[8]_i_68_n_3 ;
  wire \KER_bound_reg_944[8]_i_69_n_3 ;
  wire \KER_bound_reg_944[8]_i_6_n_3 ;
  wire \KER_bound_reg_944[8]_i_70_n_3 ;
  wire \KER_bound_reg_944[8]_i_71_n_3 ;
  wire \KER_bound_reg_944[8]_i_72_n_3 ;
  wire \KER_bound_reg_944[8]_i_73_n_3 ;
  wire \KER_bound_reg_944[8]_i_74_n_3 ;
  wire \KER_bound_reg_944[8]_i_75_n_3 ;
  wire \KER_bound_reg_944[8]_i_76_n_3 ;
  wire \KER_bound_reg_944[8]_i_77_n_3 ;
  wire \KER_bound_reg_944[8]_i_78_n_3 ;
  wire \KER_bound_reg_944[8]_i_79_n_3 ;
  wire \KER_bound_reg_944[8]_i_7_n_3 ;
  wire \KER_bound_reg_944[8]_i_80_n_3 ;
  wire \KER_bound_reg_944[8]_i_81_n_3 ;
  wire \KER_bound_reg_944[8]_i_82_n_3 ;
  wire \KER_bound_reg_944[8]_i_8_n_3 ;
  wire \KER_bound_reg_944[8]_i_9_n_3 ;
  wire \KER_bound_reg_944[9]_i_3_n_3 ;
  wire \KER_bound_reg_944[9]_i_4_n_3 ;
  wire \KER_bound_reg_944[9]_i_5_n_3 ;
  wire \KER_bound_reg_944[9]_i_6_n_3 ;
  wire \KER_bound_reg_944[9]_i_7_n_3 ;
  wire \KER_bound_reg_944[9]_i_8_n_3 ;
  wire \KER_bound_reg_944[9]_i_9_n_3 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_10 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_3 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_4 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_5 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_6 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_7 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_8 ;
  wire \KER_bound_reg_944_reg[13]_i_10_n_9 ;
  wire \KER_bound_reg_944_reg[13]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[13]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[13]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[13]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_10 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_3 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_4 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_5 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_6 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_7 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_8 ;
  wire \KER_bound_reg_944_reg[17]_i_10_n_9 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_10 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_3 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_4 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_5 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_6 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_7 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_8 ;
  wire \KER_bound_reg_944_reg[17]_i_11_n_9 ;
  wire \KER_bound_reg_944_reg[17]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[17]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[17]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[17]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_10_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_11_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_28_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_29_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_30_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_31_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_32_n_9 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_10 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_3 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_4 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_5 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_6 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_7 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_8 ;
  wire \KER_bound_reg_944_reg[21]_i_33_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_10_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_11_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_12_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_13_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_45_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_46_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_47_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_48_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_49_n_9 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_10 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_3 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_4 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_5 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_6 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_7 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_8 ;
  wire \KER_bound_reg_944_reg[25]_i_50_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_10_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_11_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_12_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_37_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_38_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_39_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_40_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_41_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_42_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_43_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_44_n_9 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_10 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_3 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_4 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_5 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_6 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_7 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_8 ;
  wire \KER_bound_reg_944_reg[29]_i_45_n_9 ;
  wire \KER_bound_reg_944_reg[2]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[2]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[2]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[2]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[2]_i_1_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_15_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_33_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_33_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_33_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_33_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_33_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_34_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_35_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_36_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_37_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_47_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_48_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_49_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_50_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_51_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_52_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_52_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_52_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_52_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_52_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_53_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_53_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_53_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_5_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_5_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_5_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_5_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_5_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_6_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_3 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_7_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_4 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_5 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_7 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_8 ;
  wire \KER_bound_reg_944_reg[31]_i_88_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_89_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_89_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_89_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_8_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_8_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_8_n_9 ;
  wire \KER_bound_reg_944_reg[31]_i_90_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_9_n_10 ;
  wire \KER_bound_reg_944_reg[31]_i_9_n_6 ;
  wire \KER_bound_reg_944_reg[31]_i_9_n_9 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_10 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_3 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_4 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_5 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_6 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_7 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_8 ;
  wire \KER_bound_reg_944_reg[3]_i_2_n_9 ;
  wire \KER_bound_reg_944_reg[7]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[7]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[7]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[7]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_10 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_10_n_9 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_10 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_11_n_9 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_10 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_12_n_9 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_10 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_13_n_9 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_10 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_14_n_9 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_10 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_15_n_9 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_3 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_4 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_5 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_6 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_7 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_8 ;
  wire \KER_bound_reg_944_reg[8]_i_1_n_9 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_10 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_3 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_4 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_5 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_6 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_7 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_8 ;
  wire \KER_bound_reg_944_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_bound_reg_944_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_944_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_944_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_bound_reg_944_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_944_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[13]_i_12 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .O(\KER_bound_reg_944[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[13]_i_14 
       (.I0(\KER_bound_reg_944[13]_i_11_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_944[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[13]_i_16 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .O(\KER_bound_reg_944[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_bound_reg_944[13]_i_2 
       (.I0(\KER_bound_reg_944_reg[17]_i_11_n_10 ),
        .I1(\KER_bound_reg_944_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_944_reg[9]_i_2_n_7 ),
        .O(\KER_bound_reg_944[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[13]_i_3 
       (.I0(\KER_bound_reg_944_reg[8]_i_1_n_7 ),
        .I1(\KER_bound_reg_944_reg[9]_i_2_n_8 ),
        .O(\KER_bound_reg_944[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[13]_i_4 
       (.I0(\KER_bound_reg_944_reg[8]_i_1_n_8 ),
        .I1(\KER_bound_reg_944_reg[9]_i_2_n_9 ),
        .O(\KER_bound_reg_944[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[13]_i_5 
       (.I0(\KER_bound_reg_944_reg[8]_i_1_n_9 ),
        .I1(\KER_bound_reg_944_reg[9]_i_2_n_10 ),
        .O(\KER_bound_reg_944[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_bound_reg_944[13]_i_6 
       (.I0(\KER_bound_reg_944_reg[9]_i_2_n_7 ),
        .I1(\KER_bound_reg_944_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_944_reg[17]_i_11_n_10 ),
        .I3(\KER_bound_reg_944_reg[17]_i_11_n_9 ),
        .I4(\KER_bound_reg_944_reg[17]_i_10_n_10 ),
        .O(\KER_bound_reg_944[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_944[13]_i_7 
       (.I0(\KER_bound_reg_944_reg[9]_i_2_n_8 ),
        .I1(\KER_bound_reg_944_reg[8]_i_1_n_7 ),
        .I2(\KER_bound_reg_944_reg[17]_i_11_n_10 ),
        .I3(\KER_bound_reg_944_reg[9]_i_2_n_7 ),
        .I4(\KER_bound_reg_944_reg[13]_i_10_n_10 ),
        .O(\KER_bound_reg_944[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[13]_i_8 
       (.I0(\KER_bound_reg_944_reg[9]_i_2_n_9 ),
        .I1(\KER_bound_reg_944_reg[8]_i_1_n_8 ),
        .I2(\KER_bound_reg_944_reg[8]_i_1_n_7 ),
        .I3(\KER_bound_reg_944_reg[9]_i_2_n_8 ),
        .O(\KER_bound_reg_944[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[13]_i_9 
       (.I0(\KER_bound_reg_944_reg[9]_i_2_n_10 ),
        .I1(\KER_bound_reg_944_reg[8]_i_1_n_9 ),
        .I2(\KER_bound_reg_944_reg[8]_i_1_n_8 ),
        .I3(\KER_bound_reg_944_reg[9]_i_2_n_9 ),
        .O(\KER_bound_reg_944[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[17]_i_12 
       (.I0(\KER_bound_reg_944_reg[21]_i_30_n_8 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_10 ),
        .I2(\KER_bound_reg_944_reg[13]_i_10_n_7 ),
        .O(\KER_bound_reg_944[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_13 
       (.I0(\KER_bound_reg_944_reg[13]_i_10_n_8 ),
        .I1(\KER_bound_reg_944_reg[21]_i_30_n_9 ),
        .O(\KER_bound_reg_944[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_14 
       (.I0(\KER_bound_reg_944_reg[13]_i_10_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_30_n_10 ),
        .O(\KER_bound_reg_944[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_15 
       (.I0(\KER_bound_reg_944_reg[13]_i_10_n_10 ),
        .I1(\KER_bound_reg_944_reg[9]_i_2_n_7 ),
        .O(\KER_bound_reg_944[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[17]_i_16 
       (.I0(\KER_bound_reg_944_reg[13]_i_10_n_7 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_10 ),
        .I2(\KER_bound_reg_944_reg[21]_i_30_n_8 ),
        .I3(\KER_bound_reg_944_reg[21]_i_30_n_7 ),
        .I4(\KER_bound_reg_944_reg[21]_i_28_n_10 ),
        .I5(\KER_bound_reg_944_reg[21]_i_29_n_9 ),
        .O(\KER_bound_reg_944[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_944[17]_i_17 
       (.I0(\KER_bound_reg_944_reg[21]_i_30_n_9 ),
        .I1(\KER_bound_reg_944_reg[13]_i_10_n_8 ),
        .I2(\KER_bound_reg_944_reg[21]_i_30_n_8 ),
        .I3(\KER_bound_reg_944_reg[13]_i_10_n_7 ),
        .I4(\KER_bound_reg_944_reg[21]_i_29_n_10 ),
        .O(\KER_bound_reg_944[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[17]_i_18 
       (.I0(\KER_bound_reg_944_reg[21]_i_30_n_10 ),
        .I1(\KER_bound_reg_944_reg[13]_i_10_n_9 ),
        .I2(\KER_bound_reg_944_reg[13]_i_10_n_8 ),
        .I3(\KER_bound_reg_944_reg[21]_i_30_n_9 ),
        .O(\KER_bound_reg_944[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[17]_i_19 
       (.I0(\KER_bound_reg_944_reg[9]_i_2_n_7 ),
        .I1(\KER_bound_reg_944_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_944_reg[13]_i_10_n_9 ),
        .I3(\KER_bound_reg_944_reg[21]_i_30_n_10 ),
        .O(\KER_bound_reg_944[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_2 
       (.I0(\KER_bound_reg_944_reg[21]_i_11_n_10 ),
        .I1(\KER_bound_reg_944_reg[17]_i_10_n_7 ),
        .O(\KER_bound_reg_944[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[17]_i_20 
       (.I0(\KER_bound_reg_944_reg[21]_i_33_n_8 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_10 ),
        .I2(\KER_bound_reg_944_reg[8]_i_15_n_7 ),
        .O(\KER_bound_reg_944[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[17]_i_21 
       (.I0(\KER_bound_reg_944_reg[21]_i_33_n_9 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[8]_i_15_n_8 ),
        .O(\KER_bound_reg_944[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[17]_i_22 
       (.I0(\KER_bound_reg_944_reg[21]_i_33_n_10 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[8]_i_15_n_9 ),
        .O(\KER_bound_reg_944[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[17]_i_23 
       (.I0(\KER_bound_reg_944_reg[8]_i_10_n_7 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[8]_i_15_n_10 ),
        .O(\KER_bound_reg_944[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[17]_i_24 
       (.I0(\KER_bound_reg_944_reg[8]_i_15_n_7 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_10 ),
        .I2(\KER_bound_reg_944_reg[21]_i_33_n_8 ),
        .I3(\KER_bound_reg_944_reg[21]_i_33_n_7 ),
        .I4(\KER_bound_reg_944_reg[21]_i_31_n_10 ),
        .I5(\KER_bound_reg_944_reg[21]_i_32_n_9 ),
        .O(\KER_bound_reg_944[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[17]_i_25 
       (.I0(\KER_bound_reg_944_reg[8]_i_15_n_8 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[21]_i_33_n_9 ),
        .I3(\KER_bound_reg_944_reg[21]_i_33_n_8 ),
        .I4(\KER_bound_reg_944_reg[8]_i_15_n_7 ),
        .I5(\KER_bound_reg_944_reg[21]_i_32_n_10 ),
        .O(\KER_bound_reg_944[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[17]_i_26 
       (.I0(\KER_bound_reg_944_reg[8]_i_15_n_9 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[21]_i_33_n_10 ),
        .I3(\KER_bound_reg_944_reg[21]_i_33_n_9 ),
        .I4(\KER_bound_reg_944_reg[8]_i_15_n_8 ),
        .I5(\KER_bound_reg_944_reg[8]_i_11_n_7 ),
        .O(\KER_bound_reg_944[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[17]_i_27 
       (.I0(\KER_bound_reg_944_reg[8]_i_15_n_10 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[8]_i_10_n_7 ),
        .I3(\KER_bound_reg_944_reg[21]_i_33_n_10 ),
        .I4(\KER_bound_reg_944_reg[8]_i_15_n_9 ),
        .I5(\KER_bound_reg_944_reg[8]_i_11_n_8 ),
        .O(\KER_bound_reg_944[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_3 
       (.I0(\KER_bound_reg_944_reg[17]_i_11_n_7 ),
        .I1(\KER_bound_reg_944_reg[17]_i_10_n_8 ),
        .O(\KER_bound_reg_944[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_4 
       (.I0(\KER_bound_reg_944_reg[17]_i_11_n_8 ),
        .I1(\KER_bound_reg_944_reg[17]_i_10_n_9 ),
        .O(\KER_bound_reg_944[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[17]_i_5 
       (.I0(\KER_bound_reg_944_reg[17]_i_11_n_9 ),
        .I1(\KER_bound_reg_944_reg[17]_i_10_n_10 ),
        .O(\KER_bound_reg_944[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[17]_i_6 
       (.I0(\KER_bound_reg_944_reg[17]_i_10_n_7 ),
        .I1(\KER_bound_reg_944_reg[21]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[21]_i_11_n_9 ),
        .I3(\KER_bound_reg_944_reg[21]_i_10_n_10 ),
        .O(\KER_bound_reg_944[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[17]_i_7 
       (.I0(\KER_bound_reg_944_reg[17]_i_10_n_8 ),
        .I1(\KER_bound_reg_944_reg[17]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[21]_i_11_n_10 ),
        .I3(\KER_bound_reg_944_reg[17]_i_10_n_7 ),
        .O(\KER_bound_reg_944[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[17]_i_8 
       (.I0(\KER_bound_reg_944_reg[17]_i_10_n_9 ),
        .I1(\KER_bound_reg_944_reg[17]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[17]_i_11_n_7 ),
        .I3(\KER_bound_reg_944_reg[17]_i_10_n_8 ),
        .O(\KER_bound_reg_944[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[17]_i_9 
       (.I0(\KER_bound_reg_944_reg[17]_i_10_n_10 ),
        .I1(\KER_bound_reg_944_reg[17]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[17]_i_11_n_8 ),
        .I3(\KER_bound_reg_944_reg[17]_i_10_n_9 ),
        .O(\KER_bound_reg_944[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_100 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_12 
       (.I0(\KER_bound_reg_944_reg[25]_i_47_n_8 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_10 ),
        .I2(\KER_bound_reg_944_reg[21]_i_28_n_7 ),
        .O(\KER_bound_reg_944[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_13 
       (.I0(\KER_bound_reg_944_reg[25]_i_47_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_7 ),
        .I2(\KER_bound_reg_944_reg[21]_i_28_n_8 ),
        .O(\KER_bound_reg_944[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_14 
       (.I0(\KER_bound_reg_944_reg[25]_i_47_n_10 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_8 ),
        .I2(\KER_bound_reg_944_reg[21]_i_28_n_9 ),
        .O(\KER_bound_reg_944[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_15 
       (.I0(\KER_bound_reg_944_reg[21]_i_30_n_7 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_9 ),
        .I2(\KER_bound_reg_944_reg[21]_i_28_n_10 ),
        .O(\KER_bound_reg_944[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_16 
       (.I0(\KER_bound_reg_944_reg[21]_i_28_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_47_n_8 ),
        .I3(\KER_bound_reg_944_reg[25]_i_47_n_7 ),
        .I4(\KER_bound_reg_944_reg[25]_i_45_n_10 ),
        .I5(\KER_bound_reg_944_reg[25]_i_46_n_9 ),
        .O(\KER_bound_reg_944[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_17 
       (.I0(\KER_bound_reg_944_reg[21]_i_28_n_8 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_7 ),
        .I2(\KER_bound_reg_944_reg[25]_i_47_n_9 ),
        .I3(\KER_bound_reg_944_reg[25]_i_47_n_8 ),
        .I4(\KER_bound_reg_944_reg[21]_i_28_n_7 ),
        .I5(\KER_bound_reg_944_reg[25]_i_46_n_10 ),
        .O(\KER_bound_reg_944[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_18 
       (.I0(\KER_bound_reg_944_reg[21]_i_28_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_8 ),
        .I2(\KER_bound_reg_944_reg[25]_i_47_n_10 ),
        .I3(\KER_bound_reg_944_reg[25]_i_47_n_9 ),
        .I4(\KER_bound_reg_944_reg[21]_i_28_n_8 ),
        .I5(\KER_bound_reg_944_reg[21]_i_29_n_7 ),
        .O(\KER_bound_reg_944[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_19 
       (.I0(\KER_bound_reg_944_reg[21]_i_28_n_10 ),
        .I1(\KER_bound_reg_944_reg[21]_i_29_n_9 ),
        .I2(\KER_bound_reg_944_reg[21]_i_30_n_7 ),
        .I3(\KER_bound_reg_944_reg[25]_i_47_n_10 ),
        .I4(\KER_bound_reg_944_reg[21]_i_28_n_9 ),
        .I5(\KER_bound_reg_944_reg[21]_i_29_n_8 ),
        .O(\KER_bound_reg_944[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_2 
       (.I0(\KER_bound_reg_944_reg[21]_i_10_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_12_n_8 ),
        .O(\KER_bound_reg_944[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_20 
       (.I0(\KER_bound_reg_944_reg[25]_i_50_n_8 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_10 ),
        .I2(\KER_bound_reg_944_reg[21]_i_31_n_7 ),
        .O(\KER_bound_reg_944[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_21 
       (.I0(\KER_bound_reg_944_reg[25]_i_50_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_7 ),
        .I2(\KER_bound_reg_944_reg[21]_i_31_n_8 ),
        .O(\KER_bound_reg_944[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_22 
       (.I0(\KER_bound_reg_944_reg[25]_i_50_n_10 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_8 ),
        .I2(\KER_bound_reg_944_reg[21]_i_31_n_9 ),
        .O(\KER_bound_reg_944[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_23 
       (.I0(\KER_bound_reg_944_reg[21]_i_33_n_7 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_9 ),
        .I2(\KER_bound_reg_944_reg[21]_i_31_n_10 ),
        .O(\KER_bound_reg_944[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_24 
       (.I0(\KER_bound_reg_944_reg[21]_i_31_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_50_n_8 ),
        .I3(\KER_bound_reg_944_reg[25]_i_50_n_7 ),
        .I4(\KER_bound_reg_944_reg[25]_i_48_n_10 ),
        .I5(\KER_bound_reg_944_reg[25]_i_49_n_9 ),
        .O(\KER_bound_reg_944[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_25 
       (.I0(\KER_bound_reg_944_reg[21]_i_31_n_8 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_7 ),
        .I2(\KER_bound_reg_944_reg[25]_i_50_n_9 ),
        .I3(\KER_bound_reg_944_reg[25]_i_50_n_8 ),
        .I4(\KER_bound_reg_944_reg[21]_i_31_n_7 ),
        .I5(\KER_bound_reg_944_reg[25]_i_49_n_10 ),
        .O(\KER_bound_reg_944[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_26 
       (.I0(\KER_bound_reg_944_reg[21]_i_31_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_8 ),
        .I2(\KER_bound_reg_944_reg[25]_i_50_n_10 ),
        .I3(\KER_bound_reg_944_reg[25]_i_50_n_9 ),
        .I4(\KER_bound_reg_944_reg[21]_i_31_n_8 ),
        .I5(\KER_bound_reg_944_reg[21]_i_32_n_7 ),
        .O(\KER_bound_reg_944[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_27 
       (.I0(\KER_bound_reg_944_reg[21]_i_31_n_10 ),
        .I1(\KER_bound_reg_944_reg[21]_i_32_n_9 ),
        .I2(\KER_bound_reg_944_reg[21]_i_33_n_7 ),
        .I3(\KER_bound_reg_944_reg[25]_i_50_n_10 ),
        .I4(\KER_bound_reg_944_reg[21]_i_31_n_9 ),
        .I5(\KER_bound_reg_944_reg[21]_i_32_n_8 ),
        .O(\KER_bound_reg_944[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_3 
       (.I0(\KER_bound_reg_944_reg[21]_i_10_n_8 ),
        .I1(\KER_bound_reg_944_reg[21]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[25]_i_12_n_9 ),
        .O(\KER_bound_reg_944[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_34 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_35 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_36 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_37 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_38 
       (.I0(\KER_bound_reg_944[21]_i_34_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_81_n_3 ),
        .O(\KER_bound_reg_944[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_39 
       (.I0(\KER_bound_reg_944[21]_i_35_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_82_n_3 ),
        .O(\KER_bound_reg_944[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[21]_i_4 
       (.I0(\KER_bound_reg_944_reg[21]_i_10_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[25]_i_12_n_10 ),
        .O(\KER_bound_reg_944[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_40 
       (.I0(\KER_bound_reg_944[21]_i_36_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_83_n_3 ),
        .O(\KER_bound_reg_944[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_41 
       (.I0(\KER_bound_reg_944[21]_i_37_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_84_n_3 ),
        .O(\KER_bound_reg_944[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[21]_i_43 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .O(\KER_bound_reg_944[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[21]_i_45 
       (.I0(\KER_bound_reg_944[21]_i_42_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_944[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[21]_i_47 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .O(\KER_bound_reg_944[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[21]_i_5 
       (.I0(\KER_bound_reg_944_reg[21]_i_11_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_10_n_10 ),
        .O(\KER_bound_reg_944[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_52 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_53 
       (.I0(\KER_bound_reg_944[21]_i_49_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_85_n_3 ),
        .O(\KER_bound_reg_944[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_54 
       (.I0(\KER_bound_reg_944[21]_i_50_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_86_n_3 ),
        .O(\KER_bound_reg_944[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_55 
       (.I0(\KER_bound_reg_944[21]_i_51_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_87_n_3 ),
        .O(\KER_bound_reg_944[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_56 
       (.I0(\KER_bound_reg_944[21]_i_52_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_88_n_3 ),
        .O(\KER_bound_reg_944[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_944[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_944[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_944[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_6 
       (.I0(\KER_bound_reg_944_reg[25]_i_12_n_8 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[21]_i_10_n_7 ),
        .I3(\KER_bound_reg_944_reg[25]_i_10_n_10 ),
        .I4(\KER_bound_reg_944[25]_i_14_n_3 ),
        .I5(\KER_bound_reg_944_reg[25]_i_11_n_9 ),
        .O(\KER_bound_reg_944[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_61 
       (.I0(\KER_bound_reg_944[21]_i_57_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_89_n_3 ),
        .O(\KER_bound_reg_944[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_62 
       (.I0(\KER_bound_reg_944[21]_i_58_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_90_n_3 ),
        .O(\KER_bound_reg_944[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_63 
       (.I0(\KER_bound_reg_944[21]_i_59_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_91_n_3 ),
        .O(\KER_bound_reg_944[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_64 
       (.I0(\KER_bound_reg_944[21]_i_60_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_92_n_3 ),
        .O(\KER_bound_reg_944[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_69 
       (.I0(\KER_bound_reg_944[21]_i_65_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_93_n_3 ),
        .O(\KER_bound_reg_944[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_7 
       (.I0(\KER_bound_reg_944_reg[25]_i_12_n_9 ),
        .I1(\KER_bound_reg_944_reg[21]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[21]_i_10_n_8 ),
        .I3(\KER_bound_reg_944_reg[21]_i_10_n_7 ),
        .I4(\KER_bound_reg_944_reg[25]_i_12_n_8 ),
        .I5(\KER_bound_reg_944_reg[25]_i_11_n_10 ),
        .O(\KER_bound_reg_944[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_70 
       (.I0(\KER_bound_reg_944[21]_i_66_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_94_n_3 ),
        .O(\KER_bound_reg_944[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_71 
       (.I0(\KER_bound_reg_944[21]_i_67_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_95_n_3 ),
        .O(\KER_bound_reg_944[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_72 
       (.I0(\KER_bound_reg_944[21]_i_68_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_96_n_3 ),
        .O(\KER_bound_reg_944[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_944[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_944[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_944[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_77 
       (.I0(\KER_bound_reg_944[21]_i_73_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_97_n_3 ),
        .O(\KER_bound_reg_944[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_78 
       (.I0(\KER_bound_reg_944[21]_i_74_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_98_n_3 ),
        .O(\KER_bound_reg_944[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_79 
       (.I0(\KER_bound_reg_944[21]_i_75_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_99_n_3 ),
        .O(\KER_bound_reg_944[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[21]_i_8 
       (.I0(\KER_bound_reg_944_reg[25]_i_12_n_10 ),
        .I1(\KER_bound_reg_944_reg[21]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[21]_i_10_n_9 ),
        .I3(\KER_bound_reg_944_reg[21]_i_10_n_8 ),
        .I4(\KER_bound_reg_944_reg[25]_i_12_n_9 ),
        .I5(\KER_bound_reg_944_reg[21]_i_11_n_7 ),
        .O(\KER_bound_reg_944[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[21]_i_80 
       (.I0(\KER_bound_reg_944[21]_i_76_n_3 ),
        .I1(\KER_bound_reg_944[21]_i_100_n_3 ),
        .O(\KER_bound_reg_944[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_944[21]_i_9 
       (.I0(\KER_bound_reg_944_reg[21]_i_10_n_10 ),
        .I1(\KER_bound_reg_944_reg[21]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[21]_i_10_n_9 ),
        .I3(\KER_bound_reg_944_reg[25]_i_12_n_10 ),
        .I4(\KER_bound_reg_944_reg[21]_i_11_n_8 ),
        .O(\KER_bound_reg_944[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_97 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_98 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[21]_i_99 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_119 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_120 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_121 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_122 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_14 
       (.I0(\KER_bound_reg_944_reg[25]_i_12_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_13_n_10 ),
        .O(\KER_bound_reg_944[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_15 
       (.I0(\KER_bound_reg_944_reg[29]_i_39_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_45_n_7 ),
        .O(\KER_bound_reg_944[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_16 
       (.I0(\KER_bound_reg_944_reg[29]_i_39_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_7 ),
        .I2(\KER_bound_reg_944_reg[25]_i_45_n_8 ),
        .O(\KER_bound_reg_944[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_17 
       (.I0(\KER_bound_reg_944_reg[29]_i_39_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_8 ),
        .I2(\KER_bound_reg_944_reg[25]_i_45_n_9 ),
        .O(\KER_bound_reg_944[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_18 
       (.I0(\KER_bound_reg_944_reg[25]_i_47_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_45_n_10 ),
        .O(\KER_bound_reg_944[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_19 
       (.I0(\KER_bound_reg_944_reg[25]_i_45_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_39_n_8 ),
        .I3(\KER_bound_reg_944_reg[29]_i_39_n_7 ),
        .I4(\KER_bound_reg_944_reg[29]_i_37_n_10 ),
        .I5(\KER_bound_reg_944_reg[29]_i_38_n_9 ),
        .O(\KER_bound_reg_944[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_2 
       (.I0(\KER_bound_reg_944_reg[25]_i_10_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_12_n_8 ),
        .O(\KER_bound_reg_944[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_20 
       (.I0(\KER_bound_reg_944_reg[25]_i_45_n_8 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_39_n_9 ),
        .I3(\KER_bound_reg_944_reg[29]_i_39_n_8 ),
        .I4(\KER_bound_reg_944_reg[25]_i_45_n_7 ),
        .I5(\KER_bound_reg_944_reg[29]_i_38_n_10 ),
        .O(\KER_bound_reg_944[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_21 
       (.I0(\KER_bound_reg_944_reg[25]_i_45_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_39_n_10 ),
        .I3(\KER_bound_reg_944_reg[29]_i_39_n_9 ),
        .I4(\KER_bound_reg_944_reg[25]_i_45_n_8 ),
        .I5(\KER_bound_reg_944_reg[25]_i_46_n_7 ),
        .O(\KER_bound_reg_944[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_22 
       (.I0(\KER_bound_reg_944_reg[25]_i_45_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_46_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_47_n_7 ),
        .I3(\KER_bound_reg_944_reg[29]_i_39_n_10 ),
        .I4(\KER_bound_reg_944_reg[25]_i_45_n_9 ),
        .I5(\KER_bound_reg_944_reg[25]_i_46_n_8 ),
        .O(\KER_bound_reg_944[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_23 
       (.I0(\KER_bound_reg_944_reg[29]_i_44_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_48_n_7 ),
        .O(\KER_bound_reg_944[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_24 
       (.I0(\KER_bound_reg_944_reg[29]_i_44_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_7 ),
        .I2(\KER_bound_reg_944_reg[25]_i_48_n_8 ),
        .O(\KER_bound_reg_944[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_25 
       (.I0(\KER_bound_reg_944_reg[29]_i_44_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_8 ),
        .I2(\KER_bound_reg_944_reg[25]_i_48_n_9 ),
        .O(\KER_bound_reg_944[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_26 
       (.I0(\KER_bound_reg_944_reg[25]_i_50_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_48_n_10 ),
        .O(\KER_bound_reg_944[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_27 
       (.I0(\KER_bound_reg_944_reg[25]_i_48_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_44_n_8 ),
        .I3(\KER_bound_reg_944_reg[29]_i_44_n_7 ),
        .I4(\KER_bound_reg_944_reg[29]_i_42_n_10 ),
        .I5(\KER_bound_reg_944_reg[29]_i_43_n_9 ),
        .O(\KER_bound_reg_944[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_28 
       (.I0(\KER_bound_reg_944_reg[25]_i_48_n_8 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_44_n_9 ),
        .I3(\KER_bound_reg_944_reg[29]_i_44_n_8 ),
        .I4(\KER_bound_reg_944_reg[25]_i_48_n_7 ),
        .I5(\KER_bound_reg_944_reg[29]_i_43_n_10 ),
        .O(\KER_bound_reg_944[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_29 
       (.I0(\KER_bound_reg_944_reg[25]_i_48_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_44_n_10 ),
        .I3(\KER_bound_reg_944_reg[29]_i_44_n_9 ),
        .I4(\KER_bound_reg_944_reg[25]_i_48_n_8 ),
        .I5(\KER_bound_reg_944_reg[25]_i_49_n_7 ),
        .O(\KER_bound_reg_944[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_3 
       (.I0(\KER_bound_reg_944_reg[25]_i_10_n_8 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_12_n_9 ),
        .O(\KER_bound_reg_944[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_30 
       (.I0(\KER_bound_reg_944_reg[25]_i_48_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_49_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_50_n_7 ),
        .I3(\KER_bound_reg_944_reg[29]_i_44_n_10 ),
        .I4(\KER_bound_reg_944_reg[25]_i_48_n_9 ),
        .I5(\KER_bound_reg_944_reg[25]_i_49_n_8 ),
        .O(\KER_bound_reg_944[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[25]_i_32 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .O(\KER_bound_reg_944[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[25]_i_34 
       (.I0(\KER_bound_reg_944[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[25]_i_36 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .O(\KER_bound_reg_944[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[25]_i_39 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[25]_i_4 
       (.I0(\KER_bound_reg_944_reg[25]_i_10_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_12_n_10 ),
        .O(\KER_bound_reg_944[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .O(\KER_bound_reg_944[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[25]_i_41 
       (.I0(\KER_bound_reg_944[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[25]_i_43 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .O(\KER_bound_reg_944[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_bound_reg_944[25]_i_5 
       (.I0(\KER_bound_reg_944_reg[25]_i_10_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_12_n_7 ),
        .I3(\KER_bound_reg_944_reg[25]_i_13_n_10 ),
        .O(\KER_bound_reg_944[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_53 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_54 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_55 
       (.I0(\KER_bound_reg_944[25]_i_51_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_99_n_3 ),
        .O(\KER_bound_reg_944[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_56 
       (.I0(\KER_bound_reg_944[25]_i_52_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_100_n_3 ),
        .O(\KER_bound_reg_944[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_57 
       (.I0(\KER_bound_reg_944[25]_i_53_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_101_n_3 ),
        .O(\KER_bound_reg_944[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_58 
       (.I0(\KER_bound_reg_944[25]_i_54_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_102_n_3 ),
        .O(\KER_bound_reg_944[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_59 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_6 
       (.I0(\KER_bound_reg_944_reg[29]_i_12_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_10_n_7 ),
        .I3(\KER_bound_reg_944_reg[29]_i_10_n_10 ),
        .I4(\KER_bound_reg_944_reg[29]_i_12_n_7 ),
        .I5(\KER_bound_reg_944_reg[29]_i_11_n_9 ),
        .O(\KER_bound_reg_944[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_60 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_61 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_62 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_63 
       (.I0(\KER_bound_reg_944[25]_i_59_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_103_n_3 ),
        .O(\KER_bound_reg_944[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_64 
       (.I0(\KER_bound_reg_944[25]_i_60_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_104_n_3 ),
        .O(\KER_bound_reg_944[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_65 
       (.I0(\KER_bound_reg_944[25]_i_61_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_105_n_3 ),
        .O(\KER_bound_reg_944[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_66 
       (.I0(\KER_bound_reg_944[25]_i_62_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_106_n_3 ),
        .O(\KER_bound_reg_944[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_7 
       (.I0(\KER_bound_reg_944_reg[29]_i_12_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_7 ),
        .I2(\KER_bound_reg_944_reg[25]_i_10_n_8 ),
        .I3(\KER_bound_reg_944_reg[25]_i_10_n_7 ),
        .I4(\KER_bound_reg_944_reg[29]_i_12_n_8 ),
        .I5(\KER_bound_reg_944_reg[29]_i_11_n_10 ),
        .O(\KER_bound_reg_944[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_71 
       (.I0(\KER_bound_reg_944[25]_i_67_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_107_n_3 ),
        .O(\KER_bound_reg_944[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_72 
       (.I0(\KER_bound_reg_944[25]_i_68_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_108_n_3 ),
        .O(\KER_bound_reg_944[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_73 
       (.I0(\KER_bound_reg_944[25]_i_69_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_109_n_3 ),
        .O(\KER_bound_reg_944[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_74 
       (.I0(\KER_bound_reg_944[25]_i_70_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_110_n_3 ),
        .O(\KER_bound_reg_944[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_944[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_944[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_944[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_944[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_79 
       (.I0(\KER_bound_reg_944[25]_i_75_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_111_n_3 ),
        .O(\KER_bound_reg_944[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_8 
       (.I0(\KER_bound_reg_944_reg[29]_i_12_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_8 ),
        .I2(\KER_bound_reg_944_reg[25]_i_10_n_9 ),
        .I3(\KER_bound_reg_944_reg[25]_i_10_n_8 ),
        .I4(\KER_bound_reg_944_reg[29]_i_12_n_9 ),
        .I5(\KER_bound_reg_944_reg[25]_i_11_n_7 ),
        .O(\KER_bound_reg_944[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_80 
       (.I0(\KER_bound_reg_944[25]_i_76_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_112_n_3 ),
        .O(\KER_bound_reg_944[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_81 
       (.I0(\KER_bound_reg_944[25]_i_77_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_113_n_3 ),
        .O(\KER_bound_reg_944[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_82 
       (.I0(\KER_bound_reg_944[25]_i_78_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_114_n_3 ),
        .O(\KER_bound_reg_944[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_944[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_944[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_944[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_87 
       (.I0(\KER_bound_reg_944[25]_i_83_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_115_n_3 ),
        .O(\KER_bound_reg_944[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_88 
       (.I0(\KER_bound_reg_944[25]_i_84_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_116_n_3 ),
        .O(\KER_bound_reg_944[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_89 
       (.I0(\KER_bound_reg_944[25]_i_85_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_117_n_3 ),
        .O(\KER_bound_reg_944[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[25]_i_9 
       (.I0(\KER_bound_reg_944[25]_i_14_n_3 ),
        .I1(\KER_bound_reg_944_reg[25]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_10_n_10 ),
        .I3(\KER_bound_reg_944_reg[25]_i_10_n_9 ),
        .I4(\KER_bound_reg_944_reg[29]_i_12_n_10 ),
        .I5(\KER_bound_reg_944_reg[25]_i_11_n_8 ),
        .O(\KER_bound_reg_944[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_90 
       (.I0(\KER_bound_reg_944[25]_i_86_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_118_n_3 ),
        .O(\KER_bound_reg_944[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_944[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_944[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_944[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_944[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_95 
       (.I0(\KER_bound_reg_944[25]_i_91_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_119_n_3 ),
        .O(\KER_bound_reg_944[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_96 
       (.I0(\KER_bound_reg_944[25]_i_92_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_120_n_3 ),
        .O(\KER_bound_reg_944[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_97 
       (.I0(\KER_bound_reg_944[25]_i_93_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_121_n_3 ),
        .O(\KER_bound_reg_944[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[25]_i_98 
       (.I0(\KER_bound_reg_944[25]_i_94_n_3 ),
        .I1(\KER_bound_reg_944[25]_i_122_n_3 ),
        .O(\KER_bound_reg_944[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_100 
       (.I0(\KER_bound_reg_944[29]_i_96_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_144_n_3 ),
        .O(\KER_bound_reg_944[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_101 
       (.I0(\KER_bound_reg_944[29]_i_97_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_145_n_3 ),
        .O(\KER_bound_reg_944[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_944[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_944[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_944[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_944[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_106 
       (.I0(\KER_bound_reg_944[29]_i_102_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_146_n_3 ),
        .O(\KER_bound_reg_944[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_107 
       (.I0(\KER_bound_reg_944[29]_i_103_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_147_n_3 ),
        .O(\KER_bound_reg_944[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_108 
       (.I0(\KER_bound_reg_944[29]_i_104_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_148_n_3 ),
        .O(\KER_bound_reg_944[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_109 
       (.I0(\KER_bound_reg_944[29]_i_105_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_149_n_3 ),
        .O(\KER_bound_reg_944[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_bound_reg_944[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_bound_reg_944[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_bound_reg_944[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_944[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_114 
       (.I0(\KER_bound_reg_944[29]_i_110_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_150_n_3 ),
        .O(\KER_bound_reg_944[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_115 
       (.I0(\KER_bound_reg_944[29]_i_111_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_151_n_3 ),
        .O(\KER_bound_reg_944[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_116 
       (.I0(\KER_bound_reg_944[29]_i_112_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_152_n_3 ),
        .O(\KER_bound_reg_944[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_117 
       (.I0(\KER_bound_reg_944[29]_i_113_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_153_n_3 ),
        .O(\KER_bound_reg_944[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_13 
       (.I0(\KER_bound_reg_944_reg[31]_i_36_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_34_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_37_n_7 ),
        .O(\KER_bound_reg_944[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_130 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_131 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_132 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_133 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_14 
       (.I0(\KER_bound_reg_944_reg[31]_i_36_n_9 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_37_n_8 ),
        .O(\KER_bound_reg_944[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_146 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_147 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_148 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_149 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_15 
       (.I0(\KER_bound_reg_944_reg[31]_i_36_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_37_n_9 ),
        .O(\KER_bound_reg_944[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_16 
       (.I0(\KER_bound_reg_944_reg[29]_i_39_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_37_n_10 ),
        .O(\KER_bound_reg_944[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_17 
       (.I0(\KER_bound_reg_944_reg[29]_i_37_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_34_n_10 ),
        .I2(\KER_bound_reg_944_reg[31]_i_36_n_8 ),
        .I3(\KER_bound_reg_944_reg[31]_i_36_n_7 ),
        .I4(\KER_bound_reg_944_reg[31]_i_35_n_10 ),
        .I5(\KER_bound_reg_944_reg[31]_i_34_n_9 ),
        .O(\KER_bound_reg_944[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_18 
       (.I0(\KER_bound_reg_944_reg[29]_i_37_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_36_n_9 ),
        .I3(\KER_bound_reg_944_reg[31]_i_36_n_8 ),
        .I4(\KER_bound_reg_944_reg[29]_i_37_n_7 ),
        .I5(\KER_bound_reg_944_reg[31]_i_34_n_10 ),
        .O(\KER_bound_reg_944[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_19 
       (.I0(\KER_bound_reg_944_reg[29]_i_37_n_9 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_36_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_36_n_9 ),
        .I4(\KER_bound_reg_944_reg[29]_i_37_n_8 ),
        .I5(\KER_bound_reg_944_reg[29]_i_38_n_7 ),
        .O(\KER_bound_reg_944[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_2 
       (.I0(\KER_bound_reg_944_reg[29]_i_10_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_7_n_8 ),
        .O(\KER_bound_reg_944[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_20 
       (.I0(\KER_bound_reg_944_reg[29]_i_37_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_38_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_39_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_36_n_10 ),
        .I4(\KER_bound_reg_944_reg[29]_i_37_n_9 ),
        .I5(\KER_bound_reg_944_reg[29]_i_38_n_8 ),
        .O(\KER_bound_reg_944[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_21 
       (.I0(\KER_bound_reg_944_reg[29]_i_40_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_42_n_7 ),
        .O(\KER_bound_reg_944[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_22 
       (.I0(\KER_bound_reg_944_reg[29]_i_40_n_9 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_42_n_8 ),
        .O(\KER_bound_reg_944[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_23 
       (.I0(\KER_bound_reg_944_reg[29]_i_40_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_42_n_9 ),
        .O(\KER_bound_reg_944[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_24 
       (.I0(\KER_bound_reg_944_reg[29]_i_44_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_42_n_10 ),
        .O(\KER_bound_reg_944[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_25 
       (.I0(\KER_bound_reg_944_reg[29]_i_42_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_40_n_8 ),
        .I3(\KER_bound_reg_944_reg[29]_i_40_n_7 ),
        .I4(\KER_bound_reg_944_reg[29]_i_45_n_10 ),
        .I5(\KER_bound_reg_944_reg[29]_i_41_n_9 ),
        .O(\KER_bound_reg_944[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_26 
       (.I0(\KER_bound_reg_944_reg[29]_i_42_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_40_n_9 ),
        .I3(\KER_bound_reg_944_reg[29]_i_40_n_8 ),
        .I4(\KER_bound_reg_944_reg[29]_i_42_n_7 ),
        .I5(\KER_bound_reg_944_reg[29]_i_41_n_10 ),
        .O(\KER_bound_reg_944[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_27 
       (.I0(\KER_bound_reg_944_reg[29]_i_42_n_9 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_40_n_10 ),
        .I3(\KER_bound_reg_944_reg[29]_i_40_n_9 ),
        .I4(\KER_bound_reg_944_reg[29]_i_42_n_8 ),
        .I5(\KER_bound_reg_944_reg[29]_i_43_n_7 ),
        .O(\KER_bound_reg_944[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_28 
       (.I0(\KER_bound_reg_944_reg[29]_i_42_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_43_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_44_n_7 ),
        .I3(\KER_bound_reg_944_reg[29]_i_40_n_10 ),
        .I4(\KER_bound_reg_944_reg[29]_i_42_n_9 ),
        .I5(\KER_bound_reg_944_reg[29]_i_43_n_8 ),
        .O(\KER_bound_reg_944[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_29 
       (.I0(\KER_bound_reg_944_reg[31]_i_51_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_13_n_7 ),
        .O(\KER_bound_reg_944[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_3 
       (.I0(\KER_bound_reg_944_reg[29]_i_10_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_7_n_9 ),
        .O(\KER_bound_reg_944[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[29]_i_30 
       (.I0(\KER_bound_reg_944_reg[25]_i_13_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_51_n_9 ),
        .O(\KER_bound_reg_944[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[29]_i_31 
       (.I0(\KER_bound_reg_944_reg[25]_i_13_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_51_n_10 ),
        .O(\KER_bound_reg_944[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[29]_i_32 
       (.I0(\KER_bound_reg_944_reg[25]_i_13_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_12_n_7 ),
        .O(\KER_bound_reg_944[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_33 
       (.I0(\KER_bound_reg_944_reg[25]_i_13_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_10 ),
        .I2(\KER_bound_reg_944_reg[31]_i_51_n_8 ),
        .I3(\KER_bound_reg_944_reg[31]_i_51_n_7 ),
        .I4(\KER_bound_reg_944_reg[31]_i_49_n_10 ),
        .I5(\KER_bound_reg_944_reg[31]_i_50_n_9 ),
        .O(\KER_bound_reg_944[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_944[29]_i_34 
       (.I0(\KER_bound_reg_944_reg[31]_i_51_n_9 ),
        .I1(\KER_bound_reg_944_reg[25]_i_13_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_51_n_8 ),
        .I3(\KER_bound_reg_944_reg[25]_i_13_n_7 ),
        .I4(\KER_bound_reg_944_reg[31]_i_50_n_10 ),
        .O(\KER_bound_reg_944[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[29]_i_35 
       (.I0(\KER_bound_reg_944_reg[31]_i_51_n_10 ),
        .I1(\KER_bound_reg_944_reg[25]_i_13_n_9 ),
        .I2(\KER_bound_reg_944_reg[25]_i_13_n_8 ),
        .I3(\KER_bound_reg_944_reg[31]_i_51_n_9 ),
        .O(\KER_bound_reg_944[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[29]_i_36 
       (.I0(\KER_bound_reg_944_reg[25]_i_12_n_7 ),
        .I1(\KER_bound_reg_944_reg[25]_i_13_n_10 ),
        .I2(\KER_bound_reg_944_reg[25]_i_13_n_9 ),
        .I3(\KER_bound_reg_944_reg[31]_i_51_n_10 ),
        .O(\KER_bound_reg_944[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_4 
       (.I0(\KER_bound_reg_944_reg[29]_i_10_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_10 ),
        .I2(\KER_bound_reg_944_reg[31]_i_7_n_10 ),
        .O(\KER_bound_reg_944[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_944[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_944[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_944[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[29]_i_5 
       (.I0(\KER_bound_reg_944_reg[29]_i_10_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_12_n_7 ),
        .O(\KER_bound_reg_944[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_50 
       (.I0(\KER_bound_reg_944[29]_i_46_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_118_n_3 ),
        .O(\KER_bound_reg_944[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_51 
       (.I0(\KER_bound_reg_944[29]_i_47_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_119_n_3 ),
        .O(\KER_bound_reg_944[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_52 
       (.I0(\KER_bound_reg_944[29]_i_48_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_120_n_3 ),
        .O(\KER_bound_reg_944[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_53 
       (.I0(\KER_bound_reg_944[29]_i_49_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_121_n_3 ),
        .O(\KER_bound_reg_944[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_54 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_55 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_56 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_57 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_58 
       (.I0(\KER_bound_reg_944[29]_i_54_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_122_n_3 ),
        .O(\KER_bound_reg_944[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_59 
       (.I0(\KER_bound_reg_944[29]_i_55_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_123_n_3 ),
        .O(\KER_bound_reg_944[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_6 
       (.I0(\KER_bound_reg_944_reg[31]_i_7_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_10_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_5_n_10 ),
        .I4(\KER_bound_reg_944_reg[31]_i_7_n_7 ),
        .I5(\KER_bound_reg_944_reg[31]_i_6_n_7 ),
        .O(\KER_bound_reg_944[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_60 
       (.I0(\KER_bound_reg_944[29]_i_56_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_124_n_3 ),
        .O(\KER_bound_reg_944[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_61 
       (.I0(\KER_bound_reg_944[29]_i_57_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_125_n_3 ),
        .O(\KER_bound_reg_944[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_944[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_944[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_944[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_66 
       (.I0(\KER_bound_reg_944[29]_i_62_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_126_n_3 ),
        .O(\KER_bound_reg_944[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_67 
       (.I0(\KER_bound_reg_944[29]_i_63_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_127_n_3 ),
        .O(\KER_bound_reg_944[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_68 
       (.I0(\KER_bound_reg_944[29]_i_64_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_128_n_3 ),
        .O(\KER_bound_reg_944[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_69 
       (.I0(\KER_bound_reg_944[29]_i_65_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_129_n_3 ),
        .O(\KER_bound_reg_944[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_7 
       (.I0(\KER_bound_reg_944_reg[31]_i_7_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_10_n_8 ),
        .I3(\KER_bound_reg_944_reg[29]_i_10_n_7 ),
        .I4(\KER_bound_reg_944_reg[31]_i_7_n_8 ),
        .I5(\KER_bound_reg_944_reg[31]_i_6_n_8 ),
        .O(\KER_bound_reg_944[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_bound_reg_944[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_bound_reg_944[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_bound_reg_944[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_944[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_74 
       (.I0(\KER_bound_reg_944[29]_i_70_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_130_n_3 ),
        .O(\KER_bound_reg_944[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_75 
       (.I0(\KER_bound_reg_944[29]_i_71_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_131_n_3 ),
        .O(\KER_bound_reg_944[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_76 
       (.I0(\KER_bound_reg_944[29]_i_72_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_132_n_3 ),
        .O(\KER_bound_reg_944[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_77 
       (.I0(\KER_bound_reg_944[29]_i_73_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_133_n_3 ),
        .O(\KER_bound_reg_944[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_944[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_944[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_8 
       (.I0(\KER_bound_reg_944_reg[31]_i_7_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_10 ),
        .I2(\KER_bound_reg_944_reg[29]_i_10_n_9 ),
        .I3(\KER_bound_reg_944_reg[29]_i_10_n_8 ),
        .I4(\KER_bound_reg_944_reg[31]_i_7_n_9 ),
        .I5(\KER_bound_reg_944_reg[31]_i_6_n_9 ),
        .O(\KER_bound_reg_944[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_944[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_944[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_82 
       (.I0(\KER_bound_reg_944[29]_i_78_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_134_n_3 ),
        .O(\KER_bound_reg_944[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_83 
       (.I0(\KER_bound_reg_944[29]_i_79_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_135_n_3 ),
        .O(\KER_bound_reg_944[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_84 
       (.I0(\KER_bound_reg_944[29]_i_80_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_136_n_3 ),
        .O(\KER_bound_reg_944[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_85 
       (.I0(\KER_bound_reg_944[29]_i_81_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_137_n_3 ),
        .O(\KER_bound_reg_944[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_944[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_944[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_944[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_944[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[29]_i_9 
       (.I0(\KER_bound_reg_944_reg[29]_i_12_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_11_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_10_n_10 ),
        .I3(\KER_bound_reg_944_reg[29]_i_10_n_9 ),
        .I4(\KER_bound_reg_944_reg[31]_i_7_n_10 ),
        .I5(\KER_bound_reg_944_reg[31]_i_6_n_10 ),
        .O(\KER_bound_reg_944[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_90 
       (.I0(\KER_bound_reg_944[29]_i_86_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_138_n_3 ),
        .O(\KER_bound_reg_944[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_91 
       (.I0(\KER_bound_reg_944[29]_i_87_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_139_n_3 ),
        .O(\KER_bound_reg_944[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_92 
       (.I0(\KER_bound_reg_944[29]_i_88_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_140_n_3 ),
        .O(\KER_bound_reg_944[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_93 
       (.I0(\KER_bound_reg_944[29]_i_89_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_141_n_3 ),
        .O(\KER_bound_reg_944[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_944[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_944[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_944[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_944[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_98 
       (.I0(\KER_bound_reg_944[29]_i_94_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_142_n_3 ),
        .O(\KER_bound_reg_944[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[29]_i_99 
       (.I0(\KER_bound_reg_944[29]_i_95_n_3 ),
        .I1(\KER_bound_reg_944[29]_i_143_n_3 ),
        .O(\KER_bound_reg_944[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[2]_i_2 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[2]_i_3 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [0]),
        .O(\KER_bound_reg_944[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[2]_i_5 
       (.I0(\KER_bound_reg_944[2]_i_2_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_944[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[2]_i_7 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [0]),
        .O(\KER_bound_reg_944[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_10 
       (.I0(\KER_bound_reg_944_reg[31]_i_33_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_34_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_35_n_9 ),
        .O(\KER_bound_reg_944[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_100 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [26]),
        .O(\KER_bound_reg_944[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_101 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [26]),
        .O(\KER_bound_reg_944[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I2(\KER_bound_reg_944[31]_i_170_n_3 ),
        .O(\KER_bound_reg_944[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_103 
       (.I0(\KER_bound_reg_944[31]_i_99_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_171_n_3 ),
        .O(\KER_bound_reg_944[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_104 
       (.I0(\KER_bound_reg_944[31]_i_100_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_172_n_3 ),
        .O(\KER_bound_reg_944[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_105 
       (.I0(\KER_bound_reg_944[31]_i_101_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_173_n_3 ),
        .O(\KER_bound_reg_944[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_106 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [23]),
        .O(\KER_bound_reg_944[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_107 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [23]),
        .O(\KER_bound_reg_944[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_108 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [23]),
        .O(\KER_bound_reg_944[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_109 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [23]),
        .O(\KER_bound_reg_944[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_11 
       (.I0(\KER_bound_reg_944_reg[31]_i_36_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_34_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_35_n_10 ),
        .O(\KER_bound_reg_944[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_110 
       (.I0(\KER_bound_reg_944[31]_i_106_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_174_n_3 ),
        .O(\KER_bound_reg_944[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_111 
       (.I0(\KER_bound_reg_944[31]_i_107_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_175_n_3 ),
        .O(\KER_bound_reg_944[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_112 
       (.I0(\KER_bound_reg_944[31]_i_108_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_176_n_3 ),
        .O(\KER_bound_reg_944[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_113 
       (.I0(\KER_bound_reg_944[31]_i_109_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_177_n_3 ),
        .O(\KER_bound_reg_944[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [25]),
        .O(\KER_bound_reg_944[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[31]_i_115 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .O(\KER_bound_reg_944[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[31]_i_117 
       (.I0(\KER_bound_reg_944[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [25]),
        .O(\KER_bound_reg_944[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [25]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[31]_i_119 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_12 
       (.I0(\KER_bound_reg_944_reg[31]_i_33_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_35_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_34_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_33_n_8 ),
        .I4(\KER_bound_reg_944_reg[31]_i_35_n_7 ),
        .I5(\KER_bound_reg_944_reg[31]_i_37_n_10 ),
        .O(\KER_bound_reg_944[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .O(\KER_bound_reg_944[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_121 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_122 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_123 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_124 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_125 
       (.I0(\KER_bound_reg_944[31]_i_121_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_178_n_3 ),
        .O(\KER_bound_reg_944[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_126 
       (.I0(\KER_bound_reg_944[31]_i_122_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_179_n_3 ),
        .O(\KER_bound_reg_944[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_127 
       (.I0(\KER_bound_reg_944[31]_i_123_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_180_n_3 ),
        .O(\KER_bound_reg_944[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_128 
       (.I0(\KER_bound_reg_944[31]_i_124_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_181_n_3 ),
        .O(\KER_bound_reg_944[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_129 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [23]),
        .O(\KER_bound_reg_944[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_13 
       (.I0(\KER_bound_reg_944_reg[31]_i_35_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_34_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_33_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_33_n_9 ),
        .I4(\KER_bound_reg_944_reg[31]_i_35_n_8 ),
        .I5(\KER_bound_reg_944_reg[31]_i_34_n_7 ),
        .O(\KER_bound_reg_944[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_130 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [23]),
        .O(\KER_bound_reg_944[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(\KER_bound_reg_944[31]_i_182_n_3 ),
        .O(\KER_bound_reg_944[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_132 
       (.I0(\KER_bound_reg_944[31]_i_129_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_183_n_3 ),
        .O(\KER_bound_reg_944[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_133 
       (.I0(\KER_bound_reg_944[31]_i_130_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_184_n_3 ),
        .O(\KER_bound_reg_944[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_134 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(\KER_bound_reg_944[31]_i_185_n_3 ),
        .O(\KER_bound_reg_944[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_136 
       (.I0(\KER_bound_reg_944[31]_i_134_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_186_n_3 ),
        .O(\KER_bound_reg_944[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[31]_i_137 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [28]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_138 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [29]),
        .O(\KER_bound_reg_944[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_14 
       (.I0(\KER_bound_reg_944_reg[31]_i_35_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_34_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_36_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_33_n_10 ),
        .I4(\KER_bound_reg_944_reg[31]_i_35_n_9 ),
        .I5(\KER_bound_reg_944_reg[31]_i_34_n_8 ),
        .O(\KER_bound_reg_944[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [13]),
        .O(\KER_bound_reg_944[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [16]),
        .O(\KER_bound_reg_944[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_bound_reg_944[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_bound_reg_944[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_bound_reg_944[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_944[31]_i_158 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_bound_reg_944[31]_i_187_n_3 ),
        .O(\KER_bound_reg_944[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_159 
       (.I0(\KER_bound_reg_944[31]_i_155_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_188_n_3 ),
        .O(\KER_bound_reg_944[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_bound_reg_944[31]_i_16 
       (.I0(\KER_bound_reg_944[31]_i_45_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [28]),
        .I3(\KER_bound_reg_944[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_bound_reg_944_reg[31]_i_15_n_9 ),
        .O(\KER_bound_reg_944[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_160 
       (.I0(\KER_bound_reg_944[31]_i_156_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_189_n_3 ),
        .O(\KER_bound_reg_944[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_161 
       (.I0(\KER_bound_reg_944[31]_i_157_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_190_n_3 ),
        .O(\KER_bound_reg_944[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_944[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_944[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(\KER_bound_reg_944[31]_i_191_n_3 ),
        .O(\KER_bound_reg_944[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_164 
       (.I0(\KER_bound_reg_944[31]_i_162_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_192_n_3 ),
        .O(\KER_bound_reg_944[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(\KER_bound_reg_944[31]_i_193_n_3 ),
        .O(\KER_bound_reg_944[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_bound_reg_944[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I4(\KER_bound_reg_944_reg[31]_i_15_n_10 ),
        .O(\KER_bound_reg_944[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_170 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [25]),
        .O(\KER_bound_reg_944[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [25]),
        .O(\KER_bound_reg_944[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [25]),
        .O(\KER_bound_reg_944[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [25]),
        .O(\KER_bound_reg_944[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_944[31]_i_18 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_bound_reg_944_reg[29]_i_11_n_7 ),
        .O(\KER_bound_reg_944[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_182 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [22]),
        .O(\KER_bound_reg_944[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [19]),
        .O(\KER_bound_reg_944[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_188 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_189 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_19 
       (.I0(\KER_bound_reg_944_reg[31]_i_47_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_48_n_10 ),
        .I2(\KER_bound_reg_944_reg[31]_i_49_n_7 ),
        .O(\KER_bound_reg_944[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_190 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_944[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_2 
       (.I0(\KER_bound_reg_944_reg[31]_i_5_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_7_n_7 ),
        .O(\KER_bound_reg_944[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_20 
       (.I0(\KER_bound_reg_944_reg[31]_i_47_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_49_n_8 ),
        .O(\KER_bound_reg_944[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_21 
       (.I0(\KER_bound_reg_944_reg[31]_i_47_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_49_n_9 ),
        .O(\KER_bound_reg_944[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_22 
       (.I0(\KER_bound_reg_944_reg[31]_i_51_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_49_n_10 ),
        .O(\KER_bound_reg_944[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_23 
       (.I0(\KER_bound_reg_944_reg[31]_i_49_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_48_n_10 ),
        .I2(\KER_bound_reg_944_reg[31]_i_47_n_8 ),
        .I3(\KER_bound_reg_944_reg[31]_i_47_n_7 ),
        .I4(\KER_bound_reg_944_reg[31]_i_52_n_10 ),
        .I5(\KER_bound_reg_944_reg[31]_i_48_n_9 ),
        .O(\KER_bound_reg_944[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_24 
       (.I0(\KER_bound_reg_944_reg[31]_i_49_n_8 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_47_n_9 ),
        .I3(\KER_bound_reg_944_reg[31]_i_47_n_8 ),
        .I4(\KER_bound_reg_944_reg[31]_i_49_n_7 ),
        .I5(\KER_bound_reg_944_reg[31]_i_48_n_10 ),
        .O(\KER_bound_reg_944[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_25 
       (.I0(\KER_bound_reg_944_reg[31]_i_49_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_47_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_47_n_9 ),
        .I4(\KER_bound_reg_944_reg[31]_i_49_n_8 ),
        .I5(\KER_bound_reg_944_reg[31]_i_50_n_7 ),
        .O(\KER_bound_reg_944[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_26 
       (.I0(\KER_bound_reg_944_reg[31]_i_49_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_50_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_51_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_47_n_10 ),
        .I4(\KER_bound_reg_944_reg[31]_i_49_n_9 ),
        .I5(\KER_bound_reg_944_reg[31]_i_50_n_8 ),
        .O(\KER_bound_reg_944[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_27 
       (.I0(\KER_bound_reg_944_reg[31]_i_47_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_48_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_52_n_10 ),
        .O(\KER_bound_reg_944[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_28 
       (.I0(\KER_bound_reg_944_reg[31]_i_53_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_52_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_48_n_8 ),
        .I3(\KER_bound_reg_944_reg[31]_i_53_n_9 ),
        .I4(\KER_bound_reg_944_reg[31]_i_52_n_8 ),
        .I5(\KER_bound_reg_944_reg[31]_i_48_n_7 ),
        .O(\KER_bound_reg_944[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_29 
       (.I0(\KER_bound_reg_944_reg[31]_i_52_n_10 ),
        .I1(\KER_bound_reg_944_reg[31]_i_48_n_9 ),
        .I2(\KER_bound_reg_944_reg[31]_i_47_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_53_n_10 ),
        .I4(\KER_bound_reg_944_reg[31]_i_52_n_9 ),
        .I5(\KER_bound_reg_944_reg[31]_i_48_n_8 ),
        .O(\KER_bound_reg_944[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_3 
       (.I0(\KER_bound_reg_944_reg[31]_i_5_n_9 ),
        .I1(\KER_bound_reg_944_reg[31]_i_8_n_10 ),
        .I2(\KER_bound_reg_944_reg[31]_i_9_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_5_n_8 ),
        .I4(\KER_bound_reg_944_reg[31]_i_8_n_9 ),
        .I5(\KER_bound_reg_944_reg[31]_i_9_n_9 ),
        .O(\KER_bound_reg_944[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_944[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [30]),
        .I2(\KER_bound_reg_944_reg[31]_i_15_n_8 ),
        .O(\KER_bound_reg_944[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_bound_reg_944[31]_i_31 
       (.I0(\KER_bound_reg_944_reg[31]_i_15_n_8 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_944[31]_i_54_n_3 ),
        .I4(\KER_bound_reg_944[31]_i_55_n_3 ),
        .I5(\KER_bound_reg_944_reg[31]_i_15_n_7 ),
        .O(\KER_bound_reg_944[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_bound_reg_944[31]_i_32 
       (.I0(\KER_bound_reg_944_reg[31]_i_15_n_8 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_944[31]_i_56_n_3 ),
        .I4(\KER_bound_reg_944[31]_i_57_n_3 ),
        .I5(\KER_bound_reg_944[31]_i_58_n_3 ),
        .O(\KER_bound_reg_944[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_38 
       (.I0(\KER_bound_reg_944_reg[31]_i_88_n_9 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_7 ),
        .I2(\KER_bound_reg_944_reg[29]_i_45_n_8 ),
        .O(\KER_bound_reg_944[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_39 
       (.I0(\KER_bound_reg_944_reg[31]_i_88_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_8 ),
        .I2(\KER_bound_reg_944_reg[29]_i_45_n_9 ),
        .O(\KER_bound_reg_944[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_4 
       (.I0(\KER_bound_reg_944_reg[31]_i_7_n_7 ),
        .I1(\KER_bound_reg_944_reg[31]_i_6_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_5_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_5_n_9 ),
        .I4(\KER_bound_reg_944_reg[31]_i_8_n_10 ),
        .I5(\KER_bound_reg_944_reg[31]_i_9_n_10 ),
        .O(\KER_bound_reg_944[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[31]_i_40 
       (.I0(\KER_bound_reg_944_reg[29]_i_40_n_7 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_45_n_10 ),
        .O(\KER_bound_reg_944[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_41 
       (.I0(\KER_bound_reg_944_reg[31]_i_88_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_45_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_89_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_88_n_7 ),
        .I4(\KER_bound_reg_944_reg[31]_i_90_n_10 ),
        .I5(\KER_bound_reg_944_reg[31]_i_89_n_9 ),
        .O(\KER_bound_reg_944[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_42 
       (.I0(\KER_bound_reg_944_reg[29]_i_45_n_8 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_7 ),
        .I2(\KER_bound_reg_944_reg[31]_i_88_n_9 ),
        .I3(\KER_bound_reg_944_reg[31]_i_88_n_8 ),
        .I4(\KER_bound_reg_944_reg[29]_i_45_n_7 ),
        .I5(\KER_bound_reg_944_reg[31]_i_89_n_10 ),
        .O(\KER_bound_reg_944[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_43 
       (.I0(\KER_bound_reg_944_reg[29]_i_45_n_9 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_8 ),
        .I2(\KER_bound_reg_944_reg[31]_i_88_n_10 ),
        .I3(\KER_bound_reg_944_reg[31]_i_88_n_9 ),
        .I4(\KER_bound_reg_944_reg[29]_i_45_n_8 ),
        .I5(\KER_bound_reg_944_reg[29]_i_41_n_7 ),
        .O(\KER_bound_reg_944[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[31]_i_44 
       (.I0(\KER_bound_reg_944_reg[29]_i_45_n_10 ),
        .I1(\KER_bound_reg_944_reg[29]_i_41_n_9 ),
        .I2(\KER_bound_reg_944_reg[29]_i_40_n_7 ),
        .I3(\KER_bound_reg_944_reg[31]_i_88_n_10 ),
        .I4(\KER_bound_reg_944_reg[29]_i_45_n_9 ),
        .I5(\KER_bound_reg_944_reg[29]_i_41_n_8 ),
        .O(\KER_bound_reg_944[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_bound_reg_944[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [28]),
        .O(\KER_bound_reg_944[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_bound_reg_944[31]_i_54 
       (.I0(\KER_bound_reg_944[31]_i_137_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_138_n_3 ),
        .I2(\KER_bound_reg_944[31]_i_57_n_3 ),
        .I3(\KER_bound_reg_944[31]_i_58_n_3 ),
        .I4(\KER_bound_reg_944[31]_i_56_n_3 ),
        .O(\KER_bound_reg_944[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_bound_reg_944[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [31]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [30]),
        .O(\KER_bound_reg_944[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_bound_reg_944[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [28]),
        .O(\KER_bound_reg_944[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[31]_i_57 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [28]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_bound_reg_944[31]_i_58 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [29]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_944[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_944[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(\KER_bound_reg_944[31]_i_139_n_3 ),
        .O(\KER_bound_reg_944[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_62 
       (.I0(\KER_bound_reg_944[31]_i_59_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_140_n_3 ),
        .O(\KER_bound_reg_944[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_63 
       (.I0(\KER_bound_reg_944[31]_i_60_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_141_n_3 ),
        .O(\KER_bound_reg_944[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_944[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_944[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_66 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_944[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_67 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_944[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_68 
       (.I0(\KER_bound_reg_944[31]_i_64_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_142_n_3 ),
        .O(\KER_bound_reg_944[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_69 
       (.I0(\KER_bound_reg_944[31]_i_65_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_143_n_3 ),
        .O(\KER_bound_reg_944[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_70 
       (.I0(\KER_bound_reg_944[31]_i_66_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_144_n_3 ),
        .O(\KER_bound_reg_944[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_71 
       (.I0(\KER_bound_reg_944[31]_i_67_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_145_n_3 ),
        .O(\KER_bound_reg_944[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_944[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_944[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_944[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [12]),
        .I2(\KER_bound_reg_944[31]_i_146_n_3 ),
        .O(\KER_bound_reg_944[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_76 
       (.I0(\KER_bound_reg_944[31]_i_72_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_147_n_3 ),
        .O(\KER_bound_reg_944[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_77 
       (.I0(\KER_bound_reg_944[31]_i_73_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_148_n_3 ),
        .O(\KER_bound_reg_944[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_78 
       (.I0(\KER_bound_reg_944[31]_i_74_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_149_n_3 ),
        .O(\KER_bound_reg_944[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_944[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_944[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_944[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_944[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_83 
       (.I0(\KER_bound_reg_944[31]_i_79_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_150_n_3 ),
        .O(\KER_bound_reg_944[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_84 
       (.I0(\KER_bound_reg_944[31]_i_80_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_151_n_3 ),
        .O(\KER_bound_reg_944[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_85 
       (.I0(\KER_bound_reg_944[31]_i_81_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_152_n_3 ),
        .O(\KER_bound_reg_944[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_86 
       (.I0(\KER_bound_reg_944[31]_i_82_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_153_n_3 ),
        .O(\KER_bound_reg_944[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_944[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [15]),
        .I2(\KER_bound_reg_944[31]_i_154_n_3 ),
        .O(\KER_bound_reg_944[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_91 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_92 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_93 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_94 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_95 
       (.I0(\KER_bound_reg_944[31]_i_91_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_166_n_3 ),
        .O(\KER_bound_reg_944[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_96 
       (.I0(\KER_bound_reg_944[31]_i_92_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_167_n_3 ),
        .O(\KER_bound_reg_944[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_97 
       (.I0(\KER_bound_reg_944[31]_i_93_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_168_n_3 ),
        .O(\KER_bound_reg_944[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[31]_i_98 
       (.I0(\KER_bound_reg_944[31]_i_94_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_169_n_3 ),
        .O(\KER_bound_reg_944[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[31]_i_99 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [26]),
        .O(\KER_bound_reg_944[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[3]_i_1 
       (.I0(\KER_bound_reg_944_reg[2]_i_1_n_7 ),
        .I1(\KER_bound_reg_944_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[3]_i_4 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .O(\KER_bound_reg_944[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[3]_i_6 
       (.I0(\KER_bound_reg_944[3]_i_3_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_944[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[3]_i_8 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .O(\KER_bound_reg_944[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[7]_i_2 
       (.I0(\KER_bound_reg_944_reg[8]_i_14_n_8 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_10 ),
        .I2(\KER_bound_reg_944_reg[3]_i_2_n_7 ),
        .O(\KER_bound_reg_944[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[7]_i_3 
       (.I0(\KER_bound_reg_944_reg[3]_i_2_n_8 ),
        .I1(\KER_bound_reg_944_reg[8]_i_14_n_9 ),
        .O(\KER_bound_reg_944[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[7]_i_4 
       (.I0(\KER_bound_reg_944_reg[3]_i_2_n_9 ),
        .I1(\KER_bound_reg_944_reg[8]_i_14_n_10 ),
        .O(\KER_bound_reg_944[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[7]_i_5 
       (.I0(\KER_bound_reg_944_reg[3]_i_2_n_10 ),
        .I1(\KER_bound_reg_944_reg[2]_i_1_n_7 ),
        .O(\KER_bound_reg_944[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[7]_i_6 
       (.I0(\KER_bound_reg_944_reg[3]_i_2_n_7 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_10 ),
        .I2(\KER_bound_reg_944_reg[8]_i_14_n_8 ),
        .I3(\KER_bound_reg_944_reg[8]_i_14_n_7 ),
        .I4(\KER_bound_reg_944_reg[8]_i_12_n_10 ),
        .I5(\KER_bound_reg_944_reg[8]_i_13_n_9 ),
        .O(\KER_bound_reg_944[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_944[7]_i_7 
       (.I0(\KER_bound_reg_944_reg[8]_i_14_n_9 ),
        .I1(\KER_bound_reg_944_reg[3]_i_2_n_8 ),
        .I2(\KER_bound_reg_944_reg[8]_i_14_n_8 ),
        .I3(\KER_bound_reg_944_reg[3]_i_2_n_7 ),
        .I4(\KER_bound_reg_944_reg[8]_i_13_n_10 ),
        .O(\KER_bound_reg_944[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[7]_i_8 
       (.I0(\KER_bound_reg_944_reg[8]_i_14_n_10 ),
        .I1(\KER_bound_reg_944_reg[3]_i_2_n_9 ),
        .I2(\KER_bound_reg_944_reg[3]_i_2_n_8 ),
        .I3(\KER_bound_reg_944_reg[8]_i_14_n_9 ),
        .O(\KER_bound_reg_944[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_944[7]_i_9 
       (.I0(\KER_bound_reg_944_reg[2]_i_1_n_7 ),
        .I1(\KER_bound_reg_944_reg[3]_i_2_n_10 ),
        .I2(\KER_bound_reg_944_reg[3]_i_2_n_9 ),
        .I3(\KER_bound_reg_944_reg[8]_i_14_n_10 ),
        .O(\KER_bound_reg_944[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[8]_i_2 
       (.I0(\KER_bound_reg_944_reg[8]_i_10_n_8 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[8]_i_12_n_7 ),
        .O(\KER_bound_reg_944[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_20 
       (.I0(\KER_bound_reg_944[8]_i_16_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_63_n_3 ),
        .O(\KER_bound_reg_944[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_21 
       (.I0(\KER_bound_reg_944[8]_i_17_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_64_n_3 ),
        .O(\KER_bound_reg_944[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_22 
       (.I0(\KER_bound_reg_944[8]_i_18_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_65_n_3 ),
        .O(\KER_bound_reg_944[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_23 
       (.I0(\KER_bound_reg_944[8]_i_19_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_66_n_3 ),
        .O(\KER_bound_reg_944[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_28 
       (.I0(\KER_bound_reg_944[8]_i_24_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_67_n_3 ),
        .O(\KER_bound_reg_944[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_29 
       (.I0(\KER_bound_reg_944[8]_i_25_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_68_n_3 ),
        .O(\KER_bound_reg_944[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[8]_i_3 
       (.I0(\KER_bound_reg_944_reg[8]_i_10_n_9 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_7 ),
        .I2(\KER_bound_reg_944_reg[8]_i_12_n_8 ),
        .O(\KER_bound_reg_944[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_30 
       (.I0(\KER_bound_reg_944[8]_i_26_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_69_n_3 ),
        .O(\KER_bound_reg_944[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_31 
       (.I0(\KER_bound_reg_944[8]_i_27_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_70_n_3 ),
        .O(\KER_bound_reg_944[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_36 
       (.I0(\KER_bound_reg_944[8]_i_32_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_71_n_3 ),
        .O(\KER_bound_reg_944[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_37 
       (.I0(\KER_bound_reg_944[8]_i_33_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_72_n_3 ),
        .O(\KER_bound_reg_944[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_38 
       (.I0(\KER_bound_reg_944[8]_i_34_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_73_n_3 ),
        .O(\KER_bound_reg_944[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_39 
       (.I0(\KER_bound_reg_944[8]_i_35_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_74_n_3 ),
        .O(\KER_bound_reg_944[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[8]_i_4 
       (.I0(\KER_bound_reg_944_reg[8]_i_10_n_10 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_8 ),
        .I2(\KER_bound_reg_944_reg[8]_i_12_n_9 ),
        .O(\KER_bound_reg_944[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[8]_i_41 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .O(\KER_bound_reg_944[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[8]_i_43 
       (.I0(\KER_bound_reg_944[8]_i_40_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_944[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[8]_i_45 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .O(\KER_bound_reg_944[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_944[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_944[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_944[8]_i_5 
       (.I0(\KER_bound_reg_944_reg[8]_i_14_n_7 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_9 ),
        .I2(\KER_bound_reg_944_reg[8]_i_12_n_10 ),
        .O(\KER_bound_reg_944[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_944[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_51 
       (.I0(\KER_bound_reg_944[8]_i_47_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_75_n_3 ),
        .O(\KER_bound_reg_944[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_52 
       (.I0(\KER_bound_reg_944[8]_i_48_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_76_n_3 ),
        .O(\KER_bound_reg_944[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_53 
       (.I0(\KER_bound_reg_944[8]_i_49_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_77_n_3 ),
        .O(\KER_bound_reg_944[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_54 
       (.I0(\KER_bound_reg_944[8]_i_50_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_78_n_3 ),
        .O(\KER_bound_reg_944[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_944[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_944[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_944[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_944[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_944[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_59 
       (.I0(\KER_bound_reg_944[8]_i_55_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_79_n_3 ),
        .O(\KER_bound_reg_944[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[8]_i_6 
       (.I0(\KER_bound_reg_944_reg[8]_i_12_n_7 ),
        .I1(\KER_bound_reg_944_reg[8]_i_11_n_10 ),
        .I2(\KER_bound_reg_944_reg[8]_i_10_n_8 ),
        .I3(\KER_bound_reg_944_reg[8]_i_10_n_7 ),
        .I4(\KER_bound_reg_944_reg[8]_i_15_n_10 ),
        .I5(\KER_bound_reg_944_reg[8]_i_11_n_9 ),
        .O(\KER_bound_reg_944[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_60 
       (.I0(\KER_bound_reg_944[8]_i_56_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_80_n_3 ),
        .O(\KER_bound_reg_944[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_61 
       (.I0(\KER_bound_reg_944[8]_i_57_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_81_n_3 ),
        .O(\KER_bound_reg_944[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[8]_i_62 
       (.I0(\KER_bound_reg_944[8]_i_58_n_3 ),
        .I1(\KER_bound_reg_944[8]_i_82_n_3 ),
        .O(\KER_bound_reg_944[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_63 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_64 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_65 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_66 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[8]_i_7 
       (.I0(\KER_bound_reg_944_reg[8]_i_12_n_8 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_7 ),
        .I2(\KER_bound_reg_944_reg[8]_i_10_n_9 ),
        .I3(\KER_bound_reg_944_reg[8]_i_10_n_8 ),
        .I4(\KER_bound_reg_944_reg[8]_i_12_n_7 ),
        .I5(\KER_bound_reg_944_reg[8]_i_11_n_10 ),
        .O(\KER_bound_reg_944[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [7]),
        .O(\KER_bound_reg_944[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_75 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_76 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_77 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_78 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [1]),
        .O(\KER_bound_reg_944[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[8]_i_8 
       (.I0(\KER_bound_reg_944_reg[8]_i_12_n_9 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_8 ),
        .I2(\KER_bound_reg_944_reg[8]_i_10_n_10 ),
        .I3(\KER_bound_reg_944_reg[8]_i_10_n_9 ),
        .I4(\KER_bound_reg_944_reg[8]_i_12_n_8 ),
        .I5(\KER_bound_reg_944_reg[8]_i_13_n_7 ),
        .O(\KER_bound_reg_944[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [4]),
        .O(\KER_bound_reg_944[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_944[8]_i_9 
       (.I0(\KER_bound_reg_944_reg[8]_i_12_n_10 ),
        .I1(\KER_bound_reg_944_reg[8]_i_13_n_9 ),
        .I2(\KER_bound_reg_944_reg[8]_i_14_n_7 ),
        .I3(\KER_bound_reg_944_reg[8]_i_10_n_10 ),
        .I4(\KER_bound_reg_944_reg[8]_i_12_n_9 ),
        .I5(\KER_bound_reg_944_reg[8]_i_13_n_8 ),
        .O(\KER_bound_reg_944[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_944[9]_i_1 
       (.I0(\KER_bound_reg_944_reg[9]_i_2_n_10 ),
        .I1(\KER_bound_reg_944_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_944[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_944[31]_i_31_0 [10]),
        .O(\KER_bound_reg_944[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[9]_i_4 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .O(\KER_bound_reg_944[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_944[9]_i_6 
       (.I0(\KER_bound_reg_944[9]_i_3_n_3 ),
        .I1(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_944[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_944[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I4(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_bound_reg_944[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_944[9]_i_8 
       (.I0(\KER_bound_reg_944[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_944[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_bound_reg_944[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_944[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_944[31]_i_31_0 [9]),
        .O(\KER_bound_reg_944[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[13]_i_1_n_3 ,\KER_bound_reg_944_reg[13]_i_1_n_4 ,\KER_bound_reg_944_reg[13]_i_1_n_5 ,\KER_bound_reg_944_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[13]_i_2_n_3 ,\KER_bound_reg_944[13]_i_3_n_3 ,\KER_bound_reg_944[13]_i_4_n_3 ,\KER_bound_reg_944[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_bound_reg_944[13]_i_6_n_3 ,\KER_bound_reg_944[13]_i_7_n_3 ,\KER_bound_reg_944[13]_i_8_n_3 ,\KER_bound_reg_944[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[13]_i_10_n_3 ,\KER_bound_reg_944_reg[13]_i_10_n_4 ,\KER_bound_reg_944_reg[13]_i_10_n_5 ,\KER_bound_reg_944_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[13]_i_11_n_3 ,\KER_bound_reg_944[13]_i_12_n_3 ,\KER_bound_reg_944[13]_i_13_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[13]_i_10_n_7 ,\KER_bound_reg_944_reg[13]_i_10_n_8 ,\KER_bound_reg_944_reg[13]_i_10_n_9 ,\KER_bound_reg_944_reg[13]_i_10_n_10 }),
        .S({\KER_bound_reg_944[13]_i_14_n_3 ,\KER_bound_reg_944[13]_i_15_n_3 ,\KER_bound_reg_944[13]_i_16_n_3 ,\KER_bound_reg_944[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[17]_i_1 
       (.CI(\KER_bound_reg_944_reg[13]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[17]_i_1_n_3 ,\KER_bound_reg_944_reg[17]_i_1_n_4 ,\KER_bound_reg_944_reg[17]_i_1_n_5 ,\KER_bound_reg_944_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[17]_i_2_n_3 ,\KER_bound_reg_944[17]_i_3_n_3 ,\KER_bound_reg_944[17]_i_4_n_3 ,\KER_bound_reg_944[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_bound_reg_944[17]_i_6_n_3 ,\KER_bound_reg_944[17]_i_7_n_3 ,\KER_bound_reg_944[17]_i_8_n_3 ,\KER_bound_reg_944[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[17]_i_10_n_3 ,\KER_bound_reg_944_reg[17]_i_10_n_4 ,\KER_bound_reg_944_reg[17]_i_10_n_5 ,\KER_bound_reg_944_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[17]_i_12_n_3 ,\KER_bound_reg_944[17]_i_13_n_3 ,\KER_bound_reg_944[17]_i_14_n_3 ,\KER_bound_reg_944[17]_i_15_n_3 }),
        .O({\KER_bound_reg_944_reg[17]_i_10_n_7 ,\KER_bound_reg_944_reg[17]_i_10_n_8 ,\KER_bound_reg_944_reg[17]_i_10_n_9 ,\KER_bound_reg_944_reg[17]_i_10_n_10 }),
        .S({\KER_bound_reg_944[17]_i_16_n_3 ,\KER_bound_reg_944[17]_i_17_n_3 ,\KER_bound_reg_944[17]_i_18_n_3 ,\KER_bound_reg_944[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[17]_i_11 
       (.CI(\KER_bound_reg_944_reg[8]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[17]_i_11_n_3 ,\KER_bound_reg_944_reg[17]_i_11_n_4 ,\KER_bound_reg_944_reg[17]_i_11_n_5 ,\KER_bound_reg_944_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[17]_i_20_n_3 ,\KER_bound_reg_944[17]_i_21_n_3 ,\KER_bound_reg_944[17]_i_22_n_3 ,\KER_bound_reg_944[17]_i_23_n_3 }),
        .O({\KER_bound_reg_944_reg[17]_i_11_n_7 ,\KER_bound_reg_944_reg[17]_i_11_n_8 ,\KER_bound_reg_944_reg[17]_i_11_n_9 ,\KER_bound_reg_944_reg[17]_i_11_n_10 }),
        .S({\KER_bound_reg_944[17]_i_24_n_3 ,\KER_bound_reg_944[17]_i_25_n_3 ,\KER_bound_reg_944[17]_i_26_n_3 ,\KER_bound_reg_944[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_1 
       (.CI(\KER_bound_reg_944_reg[17]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_1_n_3 ,\KER_bound_reg_944_reg[21]_i_1_n_4 ,\KER_bound_reg_944_reg[21]_i_1_n_5 ,\KER_bound_reg_944_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_2_n_3 ,\KER_bound_reg_944[21]_i_3_n_3 ,\KER_bound_reg_944[21]_i_4_n_3 ,\KER_bound_reg_944[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_bound_reg_944[21]_i_6_n_3 ,\KER_bound_reg_944[21]_i_7_n_3 ,\KER_bound_reg_944[21]_i_8_n_3 ,\KER_bound_reg_944[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_10 
       (.CI(\KER_bound_reg_944_reg[17]_i_10_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_10_n_3 ,\KER_bound_reg_944_reg[21]_i_10_n_4 ,\KER_bound_reg_944_reg[21]_i_10_n_5 ,\KER_bound_reg_944_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_12_n_3 ,\KER_bound_reg_944[21]_i_13_n_3 ,\KER_bound_reg_944[21]_i_14_n_3 ,\KER_bound_reg_944[21]_i_15_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_10_n_7 ,\KER_bound_reg_944_reg[21]_i_10_n_8 ,\KER_bound_reg_944_reg[21]_i_10_n_9 ,\KER_bound_reg_944_reg[21]_i_10_n_10 }),
        .S({\KER_bound_reg_944[21]_i_16_n_3 ,\KER_bound_reg_944[21]_i_17_n_3 ,\KER_bound_reg_944[21]_i_18_n_3 ,\KER_bound_reg_944[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_11 
       (.CI(\KER_bound_reg_944_reg[17]_i_11_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_11_n_3 ,\KER_bound_reg_944_reg[21]_i_11_n_4 ,\KER_bound_reg_944_reg[21]_i_11_n_5 ,\KER_bound_reg_944_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_20_n_3 ,\KER_bound_reg_944[21]_i_21_n_3 ,\KER_bound_reg_944[21]_i_22_n_3 ,\KER_bound_reg_944[21]_i_23_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_11_n_7 ,\KER_bound_reg_944_reg[21]_i_11_n_8 ,\KER_bound_reg_944_reg[21]_i_11_n_9 ,\KER_bound_reg_944_reg[21]_i_11_n_10 }),
        .S({\KER_bound_reg_944[21]_i_24_n_3 ,\KER_bound_reg_944[21]_i_25_n_3 ,\KER_bound_reg_944[21]_i_26_n_3 ,\KER_bound_reg_944[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_28 
       (.CI(\KER_bound_reg_944_reg[13]_i_10_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_28_n_3 ,\KER_bound_reg_944_reg[21]_i_28_n_4 ,\KER_bound_reg_944_reg[21]_i_28_n_5 ,\KER_bound_reg_944_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_34_n_3 ,\KER_bound_reg_944[21]_i_35_n_3 ,\KER_bound_reg_944[21]_i_36_n_3 ,\KER_bound_reg_944[21]_i_37_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_28_n_7 ,\KER_bound_reg_944_reg[21]_i_28_n_8 ,\KER_bound_reg_944_reg[21]_i_28_n_9 ,\KER_bound_reg_944_reg[21]_i_28_n_10 }),
        .S({\KER_bound_reg_944[21]_i_38_n_3 ,\KER_bound_reg_944[21]_i_39_n_3 ,\KER_bound_reg_944[21]_i_40_n_3 ,\KER_bound_reg_944[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[21]_i_29_n_3 ,\KER_bound_reg_944_reg[21]_i_29_n_4 ,\KER_bound_reg_944_reg[21]_i_29_n_5 ,\KER_bound_reg_944_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_42_n_3 ,\KER_bound_reg_944[21]_i_43_n_3 ,\KER_bound_reg_944[21]_i_44_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[21]_i_29_n_7 ,\KER_bound_reg_944_reg[21]_i_29_n_8 ,\KER_bound_reg_944_reg[21]_i_29_n_9 ,\KER_bound_reg_944_reg[21]_i_29_n_10 }),
        .S({\KER_bound_reg_944[21]_i_45_n_3 ,\KER_bound_reg_944[21]_i_46_n_3 ,\KER_bound_reg_944[21]_i_47_n_3 ,\KER_bound_reg_944[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_30 
       (.CI(\KER_bound_reg_944_reg[9]_i_2_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_30_n_3 ,\KER_bound_reg_944_reg[21]_i_30_n_4 ,\KER_bound_reg_944_reg[21]_i_30_n_5 ,\KER_bound_reg_944_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_49_n_3 ,\KER_bound_reg_944[21]_i_50_n_3 ,\KER_bound_reg_944[21]_i_51_n_3 ,\KER_bound_reg_944[21]_i_52_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_30_n_7 ,\KER_bound_reg_944_reg[21]_i_30_n_8 ,\KER_bound_reg_944_reg[21]_i_30_n_9 ,\KER_bound_reg_944_reg[21]_i_30_n_10 }),
        .S({\KER_bound_reg_944[21]_i_53_n_3 ,\KER_bound_reg_944[21]_i_54_n_3 ,\KER_bound_reg_944[21]_i_55_n_3 ,\KER_bound_reg_944[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_31 
       (.CI(\KER_bound_reg_944_reg[8]_i_15_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_31_n_3 ,\KER_bound_reg_944_reg[21]_i_31_n_4 ,\KER_bound_reg_944_reg[21]_i_31_n_5 ,\KER_bound_reg_944_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_57_n_3 ,\KER_bound_reg_944[21]_i_58_n_3 ,\KER_bound_reg_944[21]_i_59_n_3 ,\KER_bound_reg_944[21]_i_60_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_31_n_7 ,\KER_bound_reg_944_reg[21]_i_31_n_8 ,\KER_bound_reg_944_reg[21]_i_31_n_9 ,\KER_bound_reg_944_reg[21]_i_31_n_10 }),
        .S({\KER_bound_reg_944[21]_i_61_n_3 ,\KER_bound_reg_944[21]_i_62_n_3 ,\KER_bound_reg_944[21]_i_63_n_3 ,\KER_bound_reg_944[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_32 
       (.CI(\KER_bound_reg_944_reg[8]_i_11_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_32_n_3 ,\KER_bound_reg_944_reg[21]_i_32_n_4 ,\KER_bound_reg_944_reg[21]_i_32_n_5 ,\KER_bound_reg_944_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_65_n_3 ,\KER_bound_reg_944[21]_i_66_n_3 ,\KER_bound_reg_944[21]_i_67_n_3 ,\KER_bound_reg_944[21]_i_68_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_32_n_7 ,\KER_bound_reg_944_reg[21]_i_32_n_8 ,\KER_bound_reg_944_reg[21]_i_32_n_9 ,\KER_bound_reg_944_reg[21]_i_32_n_10 }),
        .S({\KER_bound_reg_944[21]_i_69_n_3 ,\KER_bound_reg_944[21]_i_70_n_3 ,\KER_bound_reg_944[21]_i_71_n_3 ,\KER_bound_reg_944[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[21]_i_33 
       (.CI(\KER_bound_reg_944_reg[8]_i_10_n_3 ),
        .CO({\KER_bound_reg_944_reg[21]_i_33_n_3 ,\KER_bound_reg_944_reg[21]_i_33_n_4 ,\KER_bound_reg_944_reg[21]_i_33_n_5 ,\KER_bound_reg_944_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[21]_i_73_n_3 ,\KER_bound_reg_944[21]_i_74_n_3 ,\KER_bound_reg_944[21]_i_75_n_3 ,\KER_bound_reg_944[21]_i_76_n_3 }),
        .O({\KER_bound_reg_944_reg[21]_i_33_n_7 ,\KER_bound_reg_944_reg[21]_i_33_n_8 ,\KER_bound_reg_944_reg[21]_i_33_n_9 ,\KER_bound_reg_944_reg[21]_i_33_n_10 }),
        .S({\KER_bound_reg_944[21]_i_77_n_3 ,\KER_bound_reg_944[21]_i_78_n_3 ,\KER_bound_reg_944[21]_i_79_n_3 ,\KER_bound_reg_944[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_1 
       (.CI(\KER_bound_reg_944_reg[21]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_1_n_3 ,\KER_bound_reg_944_reg[25]_i_1_n_4 ,\KER_bound_reg_944_reg[25]_i_1_n_5 ,\KER_bound_reg_944_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_2_n_3 ,\KER_bound_reg_944[25]_i_3_n_3 ,\KER_bound_reg_944[25]_i_4_n_3 ,\KER_bound_reg_944[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_bound_reg_944[25]_i_6_n_3 ,\KER_bound_reg_944[25]_i_7_n_3 ,\KER_bound_reg_944[25]_i_8_n_3 ,\KER_bound_reg_944[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_10 
       (.CI(\KER_bound_reg_944_reg[21]_i_10_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_10_n_3 ,\KER_bound_reg_944_reg[25]_i_10_n_4 ,\KER_bound_reg_944_reg[25]_i_10_n_5 ,\KER_bound_reg_944_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_15_n_3 ,\KER_bound_reg_944[25]_i_16_n_3 ,\KER_bound_reg_944[25]_i_17_n_3 ,\KER_bound_reg_944[25]_i_18_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_10_n_7 ,\KER_bound_reg_944_reg[25]_i_10_n_8 ,\KER_bound_reg_944_reg[25]_i_10_n_9 ,\KER_bound_reg_944_reg[25]_i_10_n_10 }),
        .S({\KER_bound_reg_944[25]_i_19_n_3 ,\KER_bound_reg_944[25]_i_20_n_3 ,\KER_bound_reg_944[25]_i_21_n_3 ,\KER_bound_reg_944[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_11 
       (.CI(\KER_bound_reg_944_reg[21]_i_11_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_11_n_3 ,\KER_bound_reg_944_reg[25]_i_11_n_4 ,\KER_bound_reg_944_reg[25]_i_11_n_5 ,\KER_bound_reg_944_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_23_n_3 ,\KER_bound_reg_944[25]_i_24_n_3 ,\KER_bound_reg_944[25]_i_25_n_3 ,\KER_bound_reg_944[25]_i_26_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_11_n_7 ,\KER_bound_reg_944_reg[25]_i_11_n_8 ,\KER_bound_reg_944_reg[25]_i_11_n_9 ,\KER_bound_reg_944_reg[25]_i_11_n_10 }),
        .S({\KER_bound_reg_944[25]_i_27_n_3 ,\KER_bound_reg_944[25]_i_28_n_3 ,\KER_bound_reg_944[25]_i_29_n_3 ,\KER_bound_reg_944[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[25]_i_12_n_3 ,\KER_bound_reg_944_reg[25]_i_12_n_4 ,\KER_bound_reg_944_reg[25]_i_12_n_5 ,\KER_bound_reg_944_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_31_n_3 ,\KER_bound_reg_944[25]_i_32_n_3 ,\KER_bound_reg_944[25]_i_33_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[25]_i_12_n_7 ,\KER_bound_reg_944_reg[25]_i_12_n_8 ,\KER_bound_reg_944_reg[25]_i_12_n_9 ,\KER_bound_reg_944_reg[25]_i_12_n_10 }),
        .S({\KER_bound_reg_944[25]_i_34_n_3 ,\KER_bound_reg_944[25]_i_35_n_3 ,\KER_bound_reg_944[25]_i_36_n_3 ,\KER_bound_reg_944[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[25]_i_13_n_3 ,\KER_bound_reg_944_reg[25]_i_13_n_4 ,\KER_bound_reg_944_reg[25]_i_13_n_5 ,\KER_bound_reg_944_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_38_n_3 ,\KER_bound_reg_944[25]_i_39_n_3 ,\KER_bound_reg_944[25]_i_40_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[25]_i_13_n_7 ,\KER_bound_reg_944_reg[25]_i_13_n_8 ,\KER_bound_reg_944_reg[25]_i_13_n_9 ,\KER_bound_reg_944_reg[25]_i_13_n_10 }),
        .S({\KER_bound_reg_944[25]_i_41_n_3 ,\KER_bound_reg_944[25]_i_42_n_3 ,\KER_bound_reg_944[25]_i_43_n_3 ,\KER_bound_reg_944[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_45 
       (.CI(\KER_bound_reg_944_reg[21]_i_28_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_45_n_3 ,\KER_bound_reg_944_reg[25]_i_45_n_4 ,\KER_bound_reg_944_reg[25]_i_45_n_5 ,\KER_bound_reg_944_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_51_n_3 ,\KER_bound_reg_944[25]_i_52_n_3 ,\KER_bound_reg_944[25]_i_53_n_3 ,\KER_bound_reg_944[25]_i_54_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_45_n_7 ,\KER_bound_reg_944_reg[25]_i_45_n_8 ,\KER_bound_reg_944_reg[25]_i_45_n_9 ,\KER_bound_reg_944_reg[25]_i_45_n_10 }),
        .S({\KER_bound_reg_944[25]_i_55_n_3 ,\KER_bound_reg_944[25]_i_56_n_3 ,\KER_bound_reg_944[25]_i_57_n_3 ,\KER_bound_reg_944[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_46 
       (.CI(\KER_bound_reg_944_reg[21]_i_29_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_46_n_3 ,\KER_bound_reg_944_reg[25]_i_46_n_4 ,\KER_bound_reg_944_reg[25]_i_46_n_5 ,\KER_bound_reg_944_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_59_n_3 ,\KER_bound_reg_944[25]_i_60_n_3 ,\KER_bound_reg_944[25]_i_61_n_3 ,\KER_bound_reg_944[25]_i_62_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_46_n_7 ,\KER_bound_reg_944_reg[25]_i_46_n_8 ,\KER_bound_reg_944_reg[25]_i_46_n_9 ,\KER_bound_reg_944_reg[25]_i_46_n_10 }),
        .S({\KER_bound_reg_944[25]_i_63_n_3 ,\KER_bound_reg_944[25]_i_64_n_3 ,\KER_bound_reg_944[25]_i_65_n_3 ,\KER_bound_reg_944[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_47 
       (.CI(\KER_bound_reg_944_reg[21]_i_30_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_47_n_3 ,\KER_bound_reg_944_reg[25]_i_47_n_4 ,\KER_bound_reg_944_reg[25]_i_47_n_5 ,\KER_bound_reg_944_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_67_n_3 ,\KER_bound_reg_944[25]_i_68_n_3 ,\KER_bound_reg_944[25]_i_69_n_3 ,\KER_bound_reg_944[25]_i_70_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_47_n_7 ,\KER_bound_reg_944_reg[25]_i_47_n_8 ,\KER_bound_reg_944_reg[25]_i_47_n_9 ,\KER_bound_reg_944_reg[25]_i_47_n_10 }),
        .S({\KER_bound_reg_944[25]_i_71_n_3 ,\KER_bound_reg_944[25]_i_72_n_3 ,\KER_bound_reg_944[25]_i_73_n_3 ,\KER_bound_reg_944[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_48 
       (.CI(\KER_bound_reg_944_reg[21]_i_31_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_48_n_3 ,\KER_bound_reg_944_reg[25]_i_48_n_4 ,\KER_bound_reg_944_reg[25]_i_48_n_5 ,\KER_bound_reg_944_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_75_n_3 ,\KER_bound_reg_944[25]_i_76_n_3 ,\KER_bound_reg_944[25]_i_77_n_3 ,\KER_bound_reg_944[25]_i_78_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_48_n_7 ,\KER_bound_reg_944_reg[25]_i_48_n_8 ,\KER_bound_reg_944_reg[25]_i_48_n_9 ,\KER_bound_reg_944_reg[25]_i_48_n_10 }),
        .S({\KER_bound_reg_944[25]_i_79_n_3 ,\KER_bound_reg_944[25]_i_80_n_3 ,\KER_bound_reg_944[25]_i_81_n_3 ,\KER_bound_reg_944[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_49 
       (.CI(\KER_bound_reg_944_reg[21]_i_32_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_49_n_3 ,\KER_bound_reg_944_reg[25]_i_49_n_4 ,\KER_bound_reg_944_reg[25]_i_49_n_5 ,\KER_bound_reg_944_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_83_n_3 ,\KER_bound_reg_944[25]_i_84_n_3 ,\KER_bound_reg_944[25]_i_85_n_3 ,\KER_bound_reg_944[25]_i_86_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_49_n_7 ,\KER_bound_reg_944_reg[25]_i_49_n_8 ,\KER_bound_reg_944_reg[25]_i_49_n_9 ,\KER_bound_reg_944_reg[25]_i_49_n_10 }),
        .S({\KER_bound_reg_944[25]_i_87_n_3 ,\KER_bound_reg_944[25]_i_88_n_3 ,\KER_bound_reg_944[25]_i_89_n_3 ,\KER_bound_reg_944[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[25]_i_50 
       (.CI(\KER_bound_reg_944_reg[21]_i_33_n_3 ),
        .CO({\KER_bound_reg_944_reg[25]_i_50_n_3 ,\KER_bound_reg_944_reg[25]_i_50_n_4 ,\KER_bound_reg_944_reg[25]_i_50_n_5 ,\KER_bound_reg_944_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[25]_i_91_n_3 ,\KER_bound_reg_944[25]_i_92_n_3 ,\KER_bound_reg_944[25]_i_93_n_3 ,\KER_bound_reg_944[25]_i_94_n_3 }),
        .O({\KER_bound_reg_944_reg[25]_i_50_n_7 ,\KER_bound_reg_944_reg[25]_i_50_n_8 ,\KER_bound_reg_944_reg[25]_i_50_n_9 ,\KER_bound_reg_944_reg[25]_i_50_n_10 }),
        .S({\KER_bound_reg_944[25]_i_95_n_3 ,\KER_bound_reg_944[25]_i_96_n_3 ,\KER_bound_reg_944[25]_i_97_n_3 ,\KER_bound_reg_944[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_1 
       (.CI(\KER_bound_reg_944_reg[25]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_1_n_3 ,\KER_bound_reg_944_reg[29]_i_1_n_4 ,\KER_bound_reg_944_reg[29]_i_1_n_5 ,\KER_bound_reg_944_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_2_n_3 ,\KER_bound_reg_944[29]_i_3_n_3 ,\KER_bound_reg_944[29]_i_4_n_3 ,\KER_bound_reg_944[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_bound_reg_944[29]_i_6_n_3 ,\KER_bound_reg_944[29]_i_7_n_3 ,\KER_bound_reg_944[29]_i_8_n_3 ,\KER_bound_reg_944[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_10 
       (.CI(\KER_bound_reg_944_reg[25]_i_10_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_10_n_3 ,\KER_bound_reg_944_reg[29]_i_10_n_4 ,\KER_bound_reg_944_reg[29]_i_10_n_5 ,\KER_bound_reg_944_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_13_n_3 ,\KER_bound_reg_944[29]_i_14_n_3 ,\KER_bound_reg_944[29]_i_15_n_3 ,\KER_bound_reg_944[29]_i_16_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_10_n_7 ,\KER_bound_reg_944_reg[29]_i_10_n_8 ,\KER_bound_reg_944_reg[29]_i_10_n_9 ,\KER_bound_reg_944_reg[29]_i_10_n_10 }),
        .S({\KER_bound_reg_944[29]_i_17_n_3 ,\KER_bound_reg_944[29]_i_18_n_3 ,\KER_bound_reg_944[29]_i_19_n_3 ,\KER_bound_reg_944[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_11 
       (.CI(\KER_bound_reg_944_reg[25]_i_11_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_11_n_3 ,\KER_bound_reg_944_reg[29]_i_11_n_4 ,\KER_bound_reg_944_reg[29]_i_11_n_5 ,\KER_bound_reg_944_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_21_n_3 ,\KER_bound_reg_944[29]_i_22_n_3 ,\KER_bound_reg_944[29]_i_23_n_3 ,\KER_bound_reg_944[29]_i_24_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_11_n_7 ,\KER_bound_reg_944_reg[29]_i_11_n_8 ,\KER_bound_reg_944_reg[29]_i_11_n_9 ,\KER_bound_reg_944_reg[29]_i_11_n_10 }),
        .S({\KER_bound_reg_944[29]_i_25_n_3 ,\KER_bound_reg_944[29]_i_26_n_3 ,\KER_bound_reg_944[29]_i_27_n_3 ,\KER_bound_reg_944[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[29]_i_12_n_3 ,\KER_bound_reg_944_reg[29]_i_12_n_4 ,\KER_bound_reg_944_reg[29]_i_12_n_5 ,\KER_bound_reg_944_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_29_n_3 ,\KER_bound_reg_944[29]_i_30_n_3 ,\KER_bound_reg_944[29]_i_31_n_3 ,\KER_bound_reg_944[29]_i_32_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_12_n_7 ,\KER_bound_reg_944_reg[29]_i_12_n_8 ,\KER_bound_reg_944_reg[29]_i_12_n_9 ,\KER_bound_reg_944_reg[29]_i_12_n_10 }),
        .S({\KER_bound_reg_944[29]_i_33_n_3 ,\KER_bound_reg_944[29]_i_34_n_3 ,\KER_bound_reg_944[29]_i_35_n_3 ,\KER_bound_reg_944[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_37 
       (.CI(\KER_bound_reg_944_reg[25]_i_45_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_37_n_3 ,\KER_bound_reg_944_reg[29]_i_37_n_4 ,\KER_bound_reg_944_reg[29]_i_37_n_5 ,\KER_bound_reg_944_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_46_n_3 ,\KER_bound_reg_944[29]_i_47_n_3 ,\KER_bound_reg_944[29]_i_48_n_3 ,\KER_bound_reg_944[29]_i_49_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_37_n_7 ,\KER_bound_reg_944_reg[29]_i_37_n_8 ,\KER_bound_reg_944_reg[29]_i_37_n_9 ,\KER_bound_reg_944_reg[29]_i_37_n_10 }),
        .S({\KER_bound_reg_944[29]_i_50_n_3 ,\KER_bound_reg_944[29]_i_51_n_3 ,\KER_bound_reg_944[29]_i_52_n_3 ,\KER_bound_reg_944[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_38 
       (.CI(\KER_bound_reg_944_reg[25]_i_46_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_38_n_3 ,\KER_bound_reg_944_reg[29]_i_38_n_4 ,\KER_bound_reg_944_reg[29]_i_38_n_5 ,\KER_bound_reg_944_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_54_n_3 ,\KER_bound_reg_944[29]_i_55_n_3 ,\KER_bound_reg_944[29]_i_56_n_3 ,\KER_bound_reg_944[29]_i_57_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_38_n_7 ,\KER_bound_reg_944_reg[29]_i_38_n_8 ,\KER_bound_reg_944_reg[29]_i_38_n_9 ,\KER_bound_reg_944_reg[29]_i_38_n_10 }),
        .S({\KER_bound_reg_944[29]_i_58_n_3 ,\KER_bound_reg_944[29]_i_59_n_3 ,\KER_bound_reg_944[29]_i_60_n_3 ,\KER_bound_reg_944[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_39 
       (.CI(\KER_bound_reg_944_reg[25]_i_47_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_39_n_3 ,\KER_bound_reg_944_reg[29]_i_39_n_4 ,\KER_bound_reg_944_reg[29]_i_39_n_5 ,\KER_bound_reg_944_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_62_n_3 ,\KER_bound_reg_944[29]_i_63_n_3 ,\KER_bound_reg_944[29]_i_64_n_3 ,\KER_bound_reg_944[29]_i_65_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_39_n_7 ,\KER_bound_reg_944_reg[29]_i_39_n_8 ,\KER_bound_reg_944_reg[29]_i_39_n_9 ,\KER_bound_reg_944_reg[29]_i_39_n_10 }),
        .S({\KER_bound_reg_944[29]_i_66_n_3 ,\KER_bound_reg_944[29]_i_67_n_3 ,\KER_bound_reg_944[29]_i_68_n_3 ,\KER_bound_reg_944[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_40 
       (.CI(\KER_bound_reg_944_reg[29]_i_44_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_40_n_3 ,\KER_bound_reg_944_reg[29]_i_40_n_4 ,\KER_bound_reg_944_reg[29]_i_40_n_5 ,\KER_bound_reg_944_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_70_n_3 ,\KER_bound_reg_944[29]_i_71_n_3 ,\KER_bound_reg_944[29]_i_72_n_3 ,\KER_bound_reg_944[29]_i_73_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_40_n_7 ,\KER_bound_reg_944_reg[29]_i_40_n_8 ,\KER_bound_reg_944_reg[29]_i_40_n_9 ,\KER_bound_reg_944_reg[29]_i_40_n_10 }),
        .S({\KER_bound_reg_944[29]_i_74_n_3 ,\KER_bound_reg_944[29]_i_75_n_3 ,\KER_bound_reg_944[29]_i_76_n_3 ,\KER_bound_reg_944[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_41 
       (.CI(\KER_bound_reg_944_reg[29]_i_43_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_41_n_3 ,\KER_bound_reg_944_reg[29]_i_41_n_4 ,\KER_bound_reg_944_reg[29]_i_41_n_5 ,\KER_bound_reg_944_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_78_n_3 ,\KER_bound_reg_944[29]_i_79_n_3 ,\KER_bound_reg_944[29]_i_80_n_3 ,\KER_bound_reg_944[29]_i_81_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_41_n_7 ,\KER_bound_reg_944_reg[29]_i_41_n_8 ,\KER_bound_reg_944_reg[29]_i_41_n_9 ,\KER_bound_reg_944_reg[29]_i_41_n_10 }),
        .S({\KER_bound_reg_944[29]_i_82_n_3 ,\KER_bound_reg_944[29]_i_83_n_3 ,\KER_bound_reg_944[29]_i_84_n_3 ,\KER_bound_reg_944[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_42 
       (.CI(\KER_bound_reg_944_reg[25]_i_48_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_42_n_3 ,\KER_bound_reg_944_reg[29]_i_42_n_4 ,\KER_bound_reg_944_reg[29]_i_42_n_5 ,\KER_bound_reg_944_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_86_n_3 ,\KER_bound_reg_944[29]_i_87_n_3 ,\KER_bound_reg_944[29]_i_88_n_3 ,\KER_bound_reg_944[29]_i_89_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_42_n_7 ,\KER_bound_reg_944_reg[29]_i_42_n_8 ,\KER_bound_reg_944_reg[29]_i_42_n_9 ,\KER_bound_reg_944_reg[29]_i_42_n_10 }),
        .S({\KER_bound_reg_944[29]_i_90_n_3 ,\KER_bound_reg_944[29]_i_91_n_3 ,\KER_bound_reg_944[29]_i_92_n_3 ,\KER_bound_reg_944[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_43 
       (.CI(\KER_bound_reg_944_reg[25]_i_49_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_43_n_3 ,\KER_bound_reg_944_reg[29]_i_43_n_4 ,\KER_bound_reg_944_reg[29]_i_43_n_5 ,\KER_bound_reg_944_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_94_n_3 ,\KER_bound_reg_944[29]_i_95_n_3 ,\KER_bound_reg_944[29]_i_96_n_3 ,\KER_bound_reg_944[29]_i_97_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_43_n_7 ,\KER_bound_reg_944_reg[29]_i_43_n_8 ,\KER_bound_reg_944_reg[29]_i_43_n_9 ,\KER_bound_reg_944_reg[29]_i_43_n_10 }),
        .S({\KER_bound_reg_944[29]_i_98_n_3 ,\KER_bound_reg_944[29]_i_99_n_3 ,\KER_bound_reg_944[29]_i_100_n_3 ,\KER_bound_reg_944[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_44 
       (.CI(\KER_bound_reg_944_reg[25]_i_50_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_44_n_3 ,\KER_bound_reg_944_reg[29]_i_44_n_4 ,\KER_bound_reg_944_reg[29]_i_44_n_5 ,\KER_bound_reg_944_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_102_n_3 ,\KER_bound_reg_944[29]_i_103_n_3 ,\KER_bound_reg_944[29]_i_104_n_3 ,\KER_bound_reg_944[29]_i_105_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_44_n_7 ,\KER_bound_reg_944_reg[29]_i_44_n_8 ,\KER_bound_reg_944_reg[29]_i_44_n_9 ,\KER_bound_reg_944_reg[29]_i_44_n_10 }),
        .S({\KER_bound_reg_944[29]_i_106_n_3 ,\KER_bound_reg_944[29]_i_107_n_3 ,\KER_bound_reg_944[29]_i_108_n_3 ,\KER_bound_reg_944[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[29]_i_45 
       (.CI(\KER_bound_reg_944_reg[29]_i_42_n_3 ),
        .CO({\KER_bound_reg_944_reg[29]_i_45_n_3 ,\KER_bound_reg_944_reg[29]_i_45_n_4 ,\KER_bound_reg_944_reg[29]_i_45_n_5 ,\KER_bound_reg_944_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[29]_i_110_n_3 ,\KER_bound_reg_944[29]_i_111_n_3 ,\KER_bound_reg_944[29]_i_112_n_3 ,\KER_bound_reg_944[29]_i_113_n_3 }),
        .O({\KER_bound_reg_944_reg[29]_i_45_n_7 ,\KER_bound_reg_944_reg[29]_i_45_n_8 ,\KER_bound_reg_944_reg[29]_i_45_n_9 ,\KER_bound_reg_944_reg[29]_i_45_n_10 }),
        .S({\KER_bound_reg_944[29]_i_114_n_3 ,\KER_bound_reg_944[29]_i_115_n_3 ,\KER_bound_reg_944[29]_i_116_n_3 ,\KER_bound_reg_944[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[2]_i_1_n_3 ,\KER_bound_reg_944_reg[2]_i_1_n_4 ,\KER_bound_reg_944_reg[2]_i_1_n_5 ,\KER_bound_reg_944_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[2]_i_2_n_3 ,\KER_bound_reg_944[2]_i_3_n_3 ,\KER_bound_reg_944[2]_i_4_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_bound_reg_944[2]_i_5_n_3 ,\KER_bound_reg_944[2]_i_6_n_3 ,\KER_bound_reg_944[2]_i_7_n_3 ,\KER_bound_reg_944[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_1 
       (.CI(\KER_bound_reg_944_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_2_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_bound_reg_944[31]_i_3_n_3 ,\KER_bound_reg_944[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_15 
       (.CI(\KER_bound_reg_944_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_15_CO_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_15_n_4 ,\KER_bound_reg_944_reg[31]_i_15_n_5 ,\KER_bound_reg_944_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_944[31]_i_38_n_3 ,\KER_bound_reg_944[31]_i_39_n_3 ,\KER_bound_reg_944[31]_i_40_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_15_n_7 ,\KER_bound_reg_944_reg[31]_i_15_n_8 ,\KER_bound_reg_944_reg[31]_i_15_n_9 ,\KER_bound_reg_944_reg[31]_i_15_n_10 }),
        .S({\KER_bound_reg_944[31]_i_41_n_3 ,\KER_bound_reg_944[31]_i_42_n_3 ,\KER_bound_reg_944[31]_i_43_n_3 ,\KER_bound_reg_944[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_33 
       (.CI(\KER_bound_reg_944_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_33_n_5 ,\KER_bound_reg_944_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_944[31]_i_59_n_3 ,\KER_bound_reg_944[31]_i_60_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_33_O_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_33_n_8 ,\KER_bound_reg_944_reg[31]_i_33_n_9 ,\KER_bound_reg_944_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_bound_reg_944[31]_i_61_n_3 ,\KER_bound_reg_944[31]_i_62_n_3 ,\KER_bound_reg_944[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_34 
       (.CI(\KER_bound_reg_944_reg[29]_i_38_n_3 ),
        .CO({\KER_bound_reg_944_reg[31]_i_34_n_3 ,\KER_bound_reg_944_reg[31]_i_34_n_4 ,\KER_bound_reg_944_reg[31]_i_34_n_5 ,\KER_bound_reg_944_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_64_n_3 ,\KER_bound_reg_944[31]_i_65_n_3 ,\KER_bound_reg_944[31]_i_66_n_3 ,\KER_bound_reg_944[31]_i_67_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_34_n_7 ,\KER_bound_reg_944_reg[31]_i_34_n_8 ,\KER_bound_reg_944_reg[31]_i_34_n_9 ,\KER_bound_reg_944_reg[31]_i_34_n_10 }),
        .S({\KER_bound_reg_944[31]_i_68_n_3 ,\KER_bound_reg_944[31]_i_69_n_3 ,\KER_bound_reg_944[31]_i_70_n_3 ,\KER_bound_reg_944[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_35 
       (.CI(\KER_bound_reg_944_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_35_CO_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_35_n_4 ,\KER_bound_reg_944_reg[31]_i_35_n_5 ,\KER_bound_reg_944_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_944[31]_i_72_n_3 ,\KER_bound_reg_944[31]_i_73_n_3 ,\KER_bound_reg_944[31]_i_74_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_35_n_7 ,\KER_bound_reg_944_reg[31]_i_35_n_8 ,\KER_bound_reg_944_reg[31]_i_35_n_9 ,\KER_bound_reg_944_reg[31]_i_35_n_10 }),
        .S({\KER_bound_reg_944[31]_i_75_n_3 ,\KER_bound_reg_944[31]_i_76_n_3 ,\KER_bound_reg_944[31]_i_77_n_3 ,\KER_bound_reg_944[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_36 
       (.CI(\KER_bound_reg_944_reg[29]_i_39_n_3 ),
        .CO({\KER_bound_reg_944_reg[31]_i_36_n_3 ,\KER_bound_reg_944_reg[31]_i_36_n_4 ,\KER_bound_reg_944_reg[31]_i_36_n_5 ,\KER_bound_reg_944_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_79_n_3 ,\KER_bound_reg_944[31]_i_80_n_3 ,\KER_bound_reg_944[31]_i_81_n_3 ,\KER_bound_reg_944[31]_i_82_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_36_n_7 ,\KER_bound_reg_944_reg[31]_i_36_n_8 ,\KER_bound_reg_944_reg[31]_i_36_n_9 ,\KER_bound_reg_944_reg[31]_i_36_n_10 }),
        .S({\KER_bound_reg_944[31]_i_83_n_3 ,\KER_bound_reg_944[31]_i_84_n_3 ,\KER_bound_reg_944[31]_i_85_n_3 ,\KER_bound_reg_944[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_37 
       (.CI(\KER_bound_reg_944_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_bound_reg_944_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_47 
       (.CI(\KER_bound_reg_944_reg[31]_i_51_n_3 ),
        .CO({\KER_bound_reg_944_reg[31]_i_47_n_3 ,\KER_bound_reg_944_reg[31]_i_47_n_4 ,\KER_bound_reg_944_reg[31]_i_47_n_5 ,\KER_bound_reg_944_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_91_n_3 ,\KER_bound_reg_944[31]_i_92_n_3 ,\KER_bound_reg_944[31]_i_93_n_3 ,\KER_bound_reg_944[31]_i_94_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_47_n_7 ,\KER_bound_reg_944_reg[31]_i_47_n_8 ,\KER_bound_reg_944_reg[31]_i_47_n_9 ,\KER_bound_reg_944_reg[31]_i_47_n_10 }),
        .S({\KER_bound_reg_944[31]_i_95_n_3 ,\KER_bound_reg_944[31]_i_96_n_3 ,\KER_bound_reg_944[31]_i_97_n_3 ,\KER_bound_reg_944[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_48 
       (.CI(\KER_bound_reg_944_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_48_CO_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_48_n_4 ,\KER_bound_reg_944_reg[31]_i_48_n_5 ,\KER_bound_reg_944_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_944[31]_i_99_n_3 ,\KER_bound_reg_944[31]_i_100_n_3 ,\KER_bound_reg_944[31]_i_101_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_48_n_7 ,\KER_bound_reg_944_reg[31]_i_48_n_8 ,\KER_bound_reg_944_reg[31]_i_48_n_9 ,\KER_bound_reg_944_reg[31]_i_48_n_10 }),
        .S({\KER_bound_reg_944[31]_i_102_n_3 ,\KER_bound_reg_944[31]_i_103_n_3 ,\KER_bound_reg_944[31]_i_104_n_3 ,\KER_bound_reg_944[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_49 
       (.CI(\KER_bound_reg_944_reg[25]_i_13_n_3 ),
        .CO({\KER_bound_reg_944_reg[31]_i_49_n_3 ,\KER_bound_reg_944_reg[31]_i_49_n_4 ,\KER_bound_reg_944_reg[31]_i_49_n_5 ,\KER_bound_reg_944_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_106_n_3 ,\KER_bound_reg_944[31]_i_107_n_3 ,\KER_bound_reg_944[31]_i_108_n_3 ,\KER_bound_reg_944[31]_i_109_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_49_n_7 ,\KER_bound_reg_944_reg[31]_i_49_n_8 ,\KER_bound_reg_944_reg[31]_i_49_n_9 ,\KER_bound_reg_944_reg[31]_i_49_n_10 }),
        .S({\KER_bound_reg_944[31]_i_110_n_3 ,\KER_bound_reg_944[31]_i_111_n_3 ,\KER_bound_reg_944[31]_i_112_n_3 ,\KER_bound_reg_944[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_5 
       (.CI(\KER_bound_reg_944_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_5_n_5 ,\KER_bound_reg_944_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_944[31]_i_10_n_3 ,\KER_bound_reg_944[31]_i_11_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_5_O_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_5_n_8 ,\KER_bound_reg_944_reg[31]_i_5_n_9 ,\KER_bound_reg_944_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_bound_reg_944[31]_i_12_n_3 ,\KER_bound_reg_944[31]_i_13_n_3 ,\KER_bound_reg_944[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[31]_i_50_n_3 ,\KER_bound_reg_944_reg[31]_i_50_n_4 ,\KER_bound_reg_944_reg[31]_i_50_n_5 ,\KER_bound_reg_944_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_114_n_3 ,\KER_bound_reg_944[31]_i_115_n_3 ,\KER_bound_reg_944[31]_i_116_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[31]_i_50_n_7 ,\KER_bound_reg_944_reg[31]_i_50_n_8 ,\KER_bound_reg_944_reg[31]_i_50_n_9 ,\KER_bound_reg_944_reg[31]_i_50_n_10 }),
        .S({\KER_bound_reg_944[31]_i_117_n_3 ,\KER_bound_reg_944[31]_i_118_n_3 ,\KER_bound_reg_944[31]_i_119_n_3 ,\KER_bound_reg_944[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_51 
       (.CI(\KER_bound_reg_944_reg[25]_i_12_n_3 ),
        .CO({\KER_bound_reg_944_reg[31]_i_51_n_3 ,\KER_bound_reg_944_reg[31]_i_51_n_4 ,\KER_bound_reg_944_reg[31]_i_51_n_5 ,\KER_bound_reg_944_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_121_n_3 ,\KER_bound_reg_944[31]_i_122_n_3 ,\KER_bound_reg_944[31]_i_123_n_3 ,\KER_bound_reg_944[31]_i_124_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_51_n_7 ,\KER_bound_reg_944_reg[31]_i_51_n_8 ,\KER_bound_reg_944_reg[31]_i_51_n_9 ,\KER_bound_reg_944_reg[31]_i_51_n_10 }),
        .S({\KER_bound_reg_944[31]_i_125_n_3 ,\KER_bound_reg_944[31]_i_126_n_3 ,\KER_bound_reg_944[31]_i_127_n_3 ,\KER_bound_reg_944[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_52 
       (.CI(\KER_bound_reg_944_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_52_n_5 ,\KER_bound_reg_944_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_944[31]_i_129_n_3 ,\KER_bound_reg_944[31]_i_130_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_52_O_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_52_n_8 ,\KER_bound_reg_944_reg[31]_i_52_n_9 ,\KER_bound_reg_944_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_bound_reg_944[31]_i_131_n_3 ,\KER_bound_reg_944[31]_i_132_n_3 ,\KER_bound_reg_944[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_53 
       (.CI(\KER_bound_reg_944_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_134_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_53_n_9 ,\KER_bound_reg_944_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_944[31]_i_135_n_3 ,\KER_bound_reg_944[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[31]_i_6_n_3 ,\KER_bound_reg_944_reg[31]_i_6_n_4 ,\KER_bound_reg_944_reg[31]_i_6_n_5 ,\KER_bound_reg_944_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944_reg[31]_i_15_n_9 ,\KER_bound_reg_944_reg[31]_i_15_n_10 ,\KER_bound_reg_944_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_bound_reg_944_reg[31]_i_6_n_7 ,\KER_bound_reg_944_reg[31]_i_6_n_8 ,\KER_bound_reg_944_reg[31]_i_6_n_9 ,\KER_bound_reg_944_reg[31]_i_6_n_10 }),
        .S({\KER_bound_reg_944[31]_i_16_n_3 ,\KER_bound_reg_944[31]_i_17_n_3 ,\KER_bound_reg_944[31]_i_18_n_3 ,\KER_bound_reg_944_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_7 
       (.CI(\KER_bound_reg_944_reg[29]_i_12_n_3 ),
        .CO({\KER_bound_reg_944_reg[31]_i_7_n_3 ,\KER_bound_reg_944_reg[31]_i_7_n_4 ,\KER_bound_reg_944_reg[31]_i_7_n_5 ,\KER_bound_reg_944_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[31]_i_19_n_3 ,\KER_bound_reg_944[31]_i_20_n_3 ,\KER_bound_reg_944[31]_i_21_n_3 ,\KER_bound_reg_944[31]_i_22_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_7_n_7 ,\KER_bound_reg_944_reg[31]_i_7_n_8 ,\KER_bound_reg_944_reg[31]_i_7_n_9 ,\KER_bound_reg_944_reg[31]_i_7_n_10 }),
        .S({\KER_bound_reg_944[31]_i_23_n_3 ,\KER_bound_reg_944[31]_i_24_n_3 ,\KER_bound_reg_944[31]_i_25_n_3 ,\KER_bound_reg_944[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_8 
       (.CI(\KER_bound_reg_944_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_27_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_8_n_9 ,\KER_bound_reg_944_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_944[31]_i_28_n_3 ,\KER_bound_reg_944[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_88 
       (.CI(\KER_bound_reg_944_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_88_CO_UNCONNECTED [3],\KER_bound_reg_944_reg[31]_i_88_n_4 ,\KER_bound_reg_944_reg[31]_i_88_n_5 ,\KER_bound_reg_944_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_944[31]_i_155_n_3 ,\KER_bound_reg_944[31]_i_156_n_3 ,\KER_bound_reg_944[31]_i_157_n_3 }),
        .O({\KER_bound_reg_944_reg[31]_i_88_n_7 ,\KER_bound_reg_944_reg[31]_i_88_n_8 ,\KER_bound_reg_944_reg[31]_i_88_n_9 ,\KER_bound_reg_944_reg[31]_i_88_n_10 }),
        .S({\KER_bound_reg_944[31]_i_158_n_3 ,\KER_bound_reg_944[31]_i_159_n_3 ,\KER_bound_reg_944[31]_i_160_n_3 ,\KER_bound_reg_944[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_89 
       (.CI(\KER_bound_reg_944_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_162_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_89_n_9 ,\KER_bound_reg_944_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_944[31]_i_163_n_3 ,\KER_bound_reg_944[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_9 
       (.CI(\KER_bound_reg_944_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_bound_reg_944_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_30_n_3 }),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_bound_reg_944_reg[31]_i_9_n_9 ,\KER_bound_reg_944_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_944[31]_i_31_n_3 ,\KER_bound_reg_944[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[31]_i_90 
       (.CI(\KER_bound_reg_944_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_bound_reg_944_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_bound_reg_944_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_bound_reg_944_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_bound_reg_944[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[3]_i_2_n_3 ,\KER_bound_reg_944_reg[3]_i_2_n_4 ,\KER_bound_reg_944_reg[3]_i_2_n_5 ,\KER_bound_reg_944_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[3]_i_3_n_3 ,\KER_bound_reg_944[3]_i_4_n_3 ,\KER_bound_reg_944[3]_i_5_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[3]_i_2_n_7 ,\KER_bound_reg_944_reg[3]_i_2_n_8 ,\KER_bound_reg_944_reg[3]_i_2_n_9 ,\KER_bound_reg_944_reg[3]_i_2_n_10 }),
        .S({\KER_bound_reg_944[3]_i_6_n_3 ,\KER_bound_reg_944[3]_i_7_n_3 ,\KER_bound_reg_944[3]_i_8_n_3 ,\KER_bound_reg_944[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[7]_i_1_n_3 ,\KER_bound_reg_944_reg[7]_i_1_n_4 ,\KER_bound_reg_944_reg[7]_i_1_n_5 ,\KER_bound_reg_944_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[7]_i_2_n_3 ,\KER_bound_reg_944[7]_i_3_n_3 ,\KER_bound_reg_944[7]_i_4_n_3 ,\KER_bound_reg_944[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_bound_reg_944[7]_i_6_n_3 ,\KER_bound_reg_944[7]_i_7_n_3 ,\KER_bound_reg_944[7]_i_8_n_3 ,\KER_bound_reg_944[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_1 
       (.CI(\KER_bound_reg_944_reg[7]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[8]_i_1_n_3 ,\KER_bound_reg_944_reg[8]_i_1_n_4 ,\KER_bound_reg_944_reg[8]_i_1_n_5 ,\KER_bound_reg_944_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_2_n_3 ,\KER_bound_reg_944[8]_i_3_n_3 ,\KER_bound_reg_944[8]_i_4_n_3 ,\KER_bound_reg_944[8]_i_5_n_3 }),
        .O({\KER_bound_reg_944_reg[8]_i_1_n_7 ,\KER_bound_reg_944_reg[8]_i_1_n_8 ,\KER_bound_reg_944_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_bound_reg_944[8]_i_6_n_3 ,\KER_bound_reg_944[8]_i_7_n_3 ,\KER_bound_reg_944[8]_i_8_n_3 ,\KER_bound_reg_944[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_10 
       (.CI(\KER_bound_reg_944_reg[8]_i_14_n_3 ),
        .CO({\KER_bound_reg_944_reg[8]_i_10_n_3 ,\KER_bound_reg_944_reg[8]_i_10_n_4 ,\KER_bound_reg_944_reg[8]_i_10_n_5 ,\KER_bound_reg_944_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_16_n_3 ,\KER_bound_reg_944[8]_i_17_n_3 ,\KER_bound_reg_944[8]_i_18_n_3 ,\KER_bound_reg_944[8]_i_19_n_3 }),
        .O({\KER_bound_reg_944_reg[8]_i_10_n_7 ,\KER_bound_reg_944_reg[8]_i_10_n_8 ,\KER_bound_reg_944_reg[8]_i_10_n_9 ,\KER_bound_reg_944_reg[8]_i_10_n_10 }),
        .S({\KER_bound_reg_944[8]_i_20_n_3 ,\KER_bound_reg_944[8]_i_21_n_3 ,\KER_bound_reg_944[8]_i_22_n_3 ,\KER_bound_reg_944[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_11 
       (.CI(\KER_bound_reg_944_reg[8]_i_13_n_3 ),
        .CO({\KER_bound_reg_944_reg[8]_i_11_n_3 ,\KER_bound_reg_944_reg[8]_i_11_n_4 ,\KER_bound_reg_944_reg[8]_i_11_n_5 ,\KER_bound_reg_944_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_24_n_3 ,\KER_bound_reg_944[8]_i_25_n_3 ,\KER_bound_reg_944[8]_i_26_n_3 ,\KER_bound_reg_944[8]_i_27_n_3 }),
        .O({\KER_bound_reg_944_reg[8]_i_11_n_7 ,\KER_bound_reg_944_reg[8]_i_11_n_8 ,\KER_bound_reg_944_reg[8]_i_11_n_9 ,\KER_bound_reg_944_reg[8]_i_11_n_10 }),
        .S({\KER_bound_reg_944[8]_i_28_n_3 ,\KER_bound_reg_944[8]_i_29_n_3 ,\KER_bound_reg_944[8]_i_30_n_3 ,\KER_bound_reg_944[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_12 
       (.CI(\KER_bound_reg_944_reg[3]_i_2_n_3 ),
        .CO({\KER_bound_reg_944_reg[8]_i_12_n_3 ,\KER_bound_reg_944_reg[8]_i_12_n_4 ,\KER_bound_reg_944_reg[8]_i_12_n_5 ,\KER_bound_reg_944_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_32_n_3 ,\KER_bound_reg_944[8]_i_33_n_3 ,\KER_bound_reg_944[8]_i_34_n_3 ,\KER_bound_reg_944[8]_i_35_n_3 }),
        .O({\KER_bound_reg_944_reg[8]_i_12_n_7 ,\KER_bound_reg_944_reg[8]_i_12_n_8 ,\KER_bound_reg_944_reg[8]_i_12_n_9 ,\KER_bound_reg_944_reg[8]_i_12_n_10 }),
        .S({\KER_bound_reg_944[8]_i_36_n_3 ,\KER_bound_reg_944[8]_i_37_n_3 ,\KER_bound_reg_944[8]_i_38_n_3 ,\KER_bound_reg_944[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[8]_i_13_n_3 ,\KER_bound_reg_944_reg[8]_i_13_n_4 ,\KER_bound_reg_944_reg[8]_i_13_n_5 ,\KER_bound_reg_944_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_40_n_3 ,\KER_bound_reg_944[8]_i_41_n_3 ,\KER_bound_reg_944[8]_i_42_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[8]_i_13_n_7 ,\KER_bound_reg_944_reg[8]_i_13_n_8 ,\KER_bound_reg_944_reg[8]_i_13_n_9 ,\KER_bound_reg_944_reg[8]_i_13_n_10 }),
        .S({\KER_bound_reg_944[8]_i_43_n_3 ,\KER_bound_reg_944[8]_i_44_n_3 ,\KER_bound_reg_944[8]_i_45_n_3 ,\KER_bound_reg_944[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_14 
       (.CI(\KER_bound_reg_944_reg[2]_i_1_n_3 ),
        .CO({\KER_bound_reg_944_reg[8]_i_14_n_3 ,\KER_bound_reg_944_reg[8]_i_14_n_4 ,\KER_bound_reg_944_reg[8]_i_14_n_5 ,\KER_bound_reg_944_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_47_n_3 ,\KER_bound_reg_944[8]_i_48_n_3 ,\KER_bound_reg_944[8]_i_49_n_3 ,\KER_bound_reg_944[8]_i_50_n_3 }),
        .O({\KER_bound_reg_944_reg[8]_i_14_n_7 ,\KER_bound_reg_944_reg[8]_i_14_n_8 ,\KER_bound_reg_944_reg[8]_i_14_n_9 ,\KER_bound_reg_944_reg[8]_i_14_n_10 }),
        .S({\KER_bound_reg_944[8]_i_51_n_3 ,\KER_bound_reg_944[8]_i_52_n_3 ,\KER_bound_reg_944[8]_i_53_n_3 ,\KER_bound_reg_944[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[8]_i_15 
       (.CI(\KER_bound_reg_944_reg[8]_i_12_n_3 ),
        .CO({\KER_bound_reg_944_reg[8]_i_15_n_3 ,\KER_bound_reg_944_reg[8]_i_15_n_4 ,\KER_bound_reg_944_reg[8]_i_15_n_5 ,\KER_bound_reg_944_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[8]_i_55_n_3 ,\KER_bound_reg_944[8]_i_56_n_3 ,\KER_bound_reg_944[8]_i_57_n_3 ,\KER_bound_reg_944[8]_i_58_n_3 }),
        .O({\KER_bound_reg_944_reg[8]_i_15_n_7 ,\KER_bound_reg_944_reg[8]_i_15_n_8 ,\KER_bound_reg_944_reg[8]_i_15_n_9 ,\KER_bound_reg_944_reg[8]_i_15_n_10 }),
        .S({\KER_bound_reg_944[8]_i_59_n_3 ,\KER_bound_reg_944[8]_i_60_n_3 ,\KER_bound_reg_944[8]_i_61_n_3 ,\KER_bound_reg_944[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_944_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_bound_reg_944_reg[9]_i_2_n_3 ,\KER_bound_reg_944_reg[9]_i_2_n_4 ,\KER_bound_reg_944_reg[9]_i_2_n_5 ,\KER_bound_reg_944_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_944[9]_i_3_n_3 ,\KER_bound_reg_944[9]_i_4_n_3 ,\KER_bound_reg_944[9]_i_5_n_3 ,1'b0}),
        .O({\KER_bound_reg_944_reg[9]_i_2_n_7 ,\KER_bound_reg_944_reg[9]_i_2_n_8 ,\KER_bound_reg_944_reg[9]_i_2_n_9 ,\KER_bound_reg_944_reg[9]_i_2_n_10 }),
        .S({\KER_bound_reg_944[9]_i_6_n_3 ,\KER_bound_reg_944[9]_i_7_n_3 ,\KER_bound_reg_944[9]_i_8_n_3 ,\KER_bound_reg_944[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_regslice_both" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    in_r_TVALID_int_regslice,
    out_r_TVALID_int_regslice,
    D,
    \B_V_data_1_payload_B_reg[63]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel_rd_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    CO,
    \B_V_data_1_state_reg[0]_2 ,
    ap_enable_reg_pp0_iter3,
    ack_in,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[2]_0 ,
    \B_V_data_1_payload_A_reg[3]_0 ,
    \B_V_data_1_payload_A_reg[4]_0 ,
    \B_V_data_1_payload_A_reg[5]_0 ,
    \B_V_data_1_payload_A_reg[6]_0 ,
    \B_V_data_1_payload_A_reg[7]_0 ,
    \B_V_data_1_payload_A_reg[8]_0 ,
    \B_V_data_1_payload_A_reg[9]_0 ,
    \B_V_data_1_payload_A_reg[10]_0 ,
    \B_V_data_1_payload_A_reg[11]_0 ,
    \B_V_data_1_payload_A_reg[12]_0 ,
    \B_V_data_1_payload_A_reg[13]_0 ,
    \B_V_data_1_payload_A_reg[14]_0 ,
    \B_V_data_1_payload_A_reg[15]_0 ,
    \B_V_data_1_payload_A_reg[16]_0 ,
    \B_V_data_1_payload_A_reg[17]_0 ,
    \B_V_data_1_payload_A_reg[18]_0 ,
    \B_V_data_1_payload_A_reg[19]_0 ,
    \B_V_data_1_payload_A_reg[20]_0 ,
    \B_V_data_1_payload_A_reg[21]_0 ,
    \B_V_data_1_payload_A_reg[22]_0 ,
    \B_V_data_1_payload_A_reg[23]_0 ,
    \B_V_data_1_payload_A_reg[24]_0 ,
    \B_V_data_1_payload_A_reg[25]_0 ,
    \B_V_data_1_payload_A_reg[26]_0 ,
    \B_V_data_1_payload_A_reg[27]_0 ,
    \B_V_data_1_payload_A_reg[28]_0 ,
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA,
    \B_V_data_1_payload_A_reg[32]_0 ,
    \B_V_data_1_payload_A_reg[63]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 ,
    in_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    in_r_TDATA,
    ap_rst_n);
  output \B_V_data_1_state_reg[0]_0 ;
  output in_r_TVALID_int_regslice;
  output out_r_TVALID_int_regslice;
  output [60:0]D;
  output [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  output [6:0]\B_V_data_1_state_reg[0]_1 ;
  output \B_V_data_1_state_reg[1]_0 ;
  input B_V_data_1_sel_rd_reg_0;
  input [10:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input \B_V_data_1_state_reg[0]_2 ;
  input ap_enable_reg_pp0_iter3;
  input ack_in;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[2]_0 ;
  input \B_V_data_1_payload_A_reg[3]_0 ;
  input \B_V_data_1_payload_A_reg[4]_0 ;
  input \B_V_data_1_payload_A_reg[5]_0 ;
  input \B_V_data_1_payload_A_reg[6]_0 ;
  input \B_V_data_1_payload_A_reg[7]_0 ;
  input \B_V_data_1_payload_A_reg[8]_0 ;
  input \B_V_data_1_payload_A_reg[9]_0 ;
  input \B_V_data_1_payload_A_reg[10]_0 ;
  input \B_V_data_1_payload_A_reg[11]_0 ;
  input \B_V_data_1_payload_A_reg[12]_0 ;
  input \B_V_data_1_payload_A_reg[13]_0 ;
  input \B_V_data_1_payload_A_reg[14]_0 ;
  input \B_V_data_1_payload_A_reg[15]_0 ;
  input \B_V_data_1_payload_A_reg[16]_0 ;
  input \B_V_data_1_payload_A_reg[17]_0 ;
  input \B_V_data_1_payload_A_reg[18]_0 ;
  input \B_V_data_1_payload_A_reg[19]_0 ;
  input \B_V_data_1_payload_A_reg[20]_0 ;
  input \B_V_data_1_payload_A_reg[21]_0 ;
  input \B_V_data_1_payload_A_reg[22]_0 ;
  input \B_V_data_1_payload_A_reg[23]_0 ;
  input \B_V_data_1_payload_A_reg[24]_0 ;
  input \B_V_data_1_payload_A_reg[25]_0 ;
  input \B_V_data_1_payload_A_reg[26]_0 ;
  input \B_V_data_1_payload_A_reg[27]_0 ;
  input \B_V_data_1_payload_A_reg[28]_0 ;
  input [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
  input \B_V_data_1_payload_A_reg[32]_0 ;
  input [31:0]\B_V_data_1_payload_A_reg[63]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;
  input in_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]in_r_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire \B_V_data_1_payload_A_reg[10]_0 ;
  wire \B_V_data_1_payload_A_reg[11]_0 ;
  wire \B_V_data_1_payload_A_reg[12]_0 ;
  wire \B_V_data_1_payload_A_reg[13]_0 ;
  wire \B_V_data_1_payload_A_reg[14]_0 ;
  wire \B_V_data_1_payload_A_reg[15]_0 ;
  wire \B_V_data_1_payload_A_reg[16]_0 ;
  wire \B_V_data_1_payload_A_reg[17]_0 ;
  wire \B_V_data_1_payload_A_reg[18]_0 ;
  wire \B_V_data_1_payload_A_reg[19]_0 ;
  wire \B_V_data_1_payload_A_reg[1]_0 ;
  wire \B_V_data_1_payload_A_reg[20]_0 ;
  wire \B_V_data_1_payload_A_reg[21]_0 ;
  wire \B_V_data_1_payload_A_reg[22]_0 ;
  wire \B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg[24]_0 ;
  wire \B_V_data_1_payload_A_reg[25]_0 ;
  wire \B_V_data_1_payload_A_reg[26]_0 ;
  wire \B_V_data_1_payload_A_reg[27]_0 ;
  wire \B_V_data_1_payload_A_reg[28]_0 ;
  wire \B_V_data_1_payload_A_reg[2]_0 ;
  wire \B_V_data_1_payload_A_reg[32]_0 ;
  wire \B_V_data_1_payload_A_reg[3]_0 ;
  wire \B_V_data_1_payload_A_reg[4]_0 ;
  wire \B_V_data_1_payload_A_reg[5]_0 ;
  wire [31:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire \B_V_data_1_payload_A_reg[6]_0 ;
  wire \B_V_data_1_payload_A_reg[7]_0 ;
  wire \B_V_data_1_payload_A_reg[8]_0 ;
  wire \B_V_data_1_payload_A_reg[9]_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [6:0]\B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [60:0]D;
  wire [10:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
  wire [63:0]in_r_TDATA;
  wire in_r_TREADY_int_regslice;
  wire in_r_TVALID;
  wire in_r_TVALID_int_regslice;
  wire out_r_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[10]_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[11]_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[12]_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[13]_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[14]_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[15]_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[16]_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[17]_0 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[18]_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[19]_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[20]_0 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[21]_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[22]_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[23]_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[24]_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[25]_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[26]_0 ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[27]_0 ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[28]_0 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[63]_0 [32]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA),
        .I3(\B_V_data_1_payload_A_reg[32]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[33]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[34]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[35]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[37]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[38]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[39]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[40]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[41]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[42]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[43]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[44]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[45]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[47]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[48]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[49]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[50]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[51]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[52]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[53]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[54]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[55]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[56]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[57]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[58]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[59]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[60]));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \B_V_data_1_payload_A[63]_i_3 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[6]),
        .I5(\B_V_data_1_payload_A_reg[0]_1 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[6]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[7]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[8]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg[9]_0 ),
        .O(D[9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in_r_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(in_r_TREADY_int_regslice),
        .I1(in_r_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(in_r_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_r_TREADY_int_regslice),
        .I2(in_r_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(in_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFEAEAEAE)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[0]_2 ),
        .I2(Q[10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ack_in),
        .O(out_r_TVALID_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(in_r_TREADY_int_regslice),
        .I1(in_r_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(in_r_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFEAEAEAE)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(Q[9]),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(in_r_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(in_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(in_r_TVALID_int_regslice),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(in_r_TVALID_int_regslice),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(in_r_TVALID_int_regslice),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(in_r_TVALID_int_regslice),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(in_r_TVALID_int_regslice),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(in_r_TVALID_int_regslice),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'h8830)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_1 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[32]_i_1 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [49]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [59]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [63]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_2_regslice_both" *) 
module bd_0_hls_inst_0_maxpool_CIF_0_2_regslice_both_9
   (\B_V_data_1_state_reg[1]_0 ,
    ack_in,
    E,
    D,
    \B_V_data_1_state_reg[0]_0 ,
    \valIn_data_reg_845_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    regslice_both_out_r_U_apdone_blk,
    out_r_TDATA,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    out_r_TREADY,
    in_r_TVALID_int_regslice,
    tmp_product,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    out_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[63]_0 ,
    ap_rst_n);
  output \B_V_data_1_state_reg[1]_0 ;
  output ack_in;
  output [0:0]E;
  output [1:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]\valIn_data_reg_845_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output regslice_both_out_r_U_apdone_blk;
  output [63:0]out_r_TDATA;
  input [28:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input out_r_TREADY;
  input in_r_TVALID_int_regslice;
  input tmp_product;
  input tmp_product_0;
  input [0:0]tmp_product_1;
  input tmp_product_2;
  input tmp_product_3;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input out_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__0_n_3 ;
  wire [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [28:0]Q;
  wire acc_ce12;
  wire ack_in;
  wire \ap_CS_fsm[1]_i_12_n_3 ;
  wire \ap_CS_fsm[1]_i_13_n_3 ;
  wire \ap_CS_fsm[1]_i_16_n_3 ;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_7_n_3 ;
  wire \ap_CS_fsm[1]_i_8_n_3 ;
  wire \ap_CS_fsm[1]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire in_r_TVALID_int_regslice;
  wire [63:0]out_r_TDATA;
  wire out_r_TREADY;
  wire out_r_TVALID_int_regslice;
  wire regslice_both_out_r_U_apdone_blk;
  wire tmp_product;
  wire tmp_product_0;
  wire [0:0]tmp_product_1;
  wire tmp_product_2;
  wire tmp_product_3;
  wire [0:0]\valIn_data_reg_845_reg[1] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \B_V_data_1_payload_A[63]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[3] ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(out_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(out_r_TREADY),
        .I2(out_r_TVALID_int_regslice),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(out_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_3 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \IFMCH_curr[31]_i_1 
       (.I0(tmp_product),
        .I1(tmp_product_0),
        .I2(tmp_product_1),
        .I3(tmp_product_2),
        .I4(acc_ce12),
        .I5(tmp_product_3),
        .O(\valIn_data_reg_845_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IFMCH_curr[31]_i_5 
       (.I0(ack_in),
        .I1(Q[8]),
        .O(acc_ce12));
  LUT6 #(
    .INIT(64'hB0FFFFFFB030B030)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[28]),
        .I3(ack_in),
        .I4(in_r_TVALID_int_regslice),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88888888888F8888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[1]_i_3_n_3 ),
        .I3(\ap_CS_fsm[1]_i_4_n_3 ),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(\ap_CS_fsm[1]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .O(\ap_CS_fsm[1]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(Q[19]),
        .I1(Q[24]),
        .I2(Q[9]),
        .I3(Q[22]),
        .O(\ap_CS_fsm[1]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ack_in),
        .I1(in_r_TVALID_int_regslice),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_7_n_3 ),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[18]),
        .I4(\ap_CS_fsm[1]_i_8_n_3 ),
        .I5(\ap_CS_fsm[1]_i_9_n_3 ),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(\ap_CS_fsm[1]_i_12_n_3 ),
        .I3(\ap_CS_fsm[1]_i_13_n_3 ),
        .I4(Q[1]),
        .I5(\ap_CS_fsm[1]_i_2_n_3 ),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(Q[2]),
        .I5(Q[7]),
        .O(\ap_CS_fsm[1]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(Q[28]),
        .I1(Q[23]),
        .I2(Q[17]),
        .I3(Q[25]),
        .O(\ap_CS_fsm[1]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\ap_CS_fsm[1]_i_16_n_3 ),
        .O(\ap_CS_fsm[1]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[51]_i_3 
       (.I0(out_r_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(regslice_both_out_r_U_apdone_blk));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_loop_init_int_i_2__0
       (.I0(ack_in),
        .I1(Q[20]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \buf_1_addr_reg_649[4]_i_1 
       (.I0(ack_in),
        .I1(Q[27]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[32]_INST_0 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[33]_INST_0 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[34]_INST_0 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[35]_INST_0 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[36]_INST_0 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[37]_INST_0 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[38]_INST_0 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[39]_INST_0 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[40]_INST_0 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[41]_INST_0 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[42]_INST_0 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[43]_INST_0 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[44]_INST_0 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[45]_INST_0 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[46]_INST_0 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[47]_INST_0 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[48]_INST_0 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[48]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[49]_INST_0 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[49]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[50]_INST_0 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[50]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[51]_INST_0 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[51]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[52]_INST_0 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[52]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[53]_INST_0 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[53]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[54]_INST_0 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[54]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[55]_INST_0 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[55]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[56]_INST_0 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[56]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[57]_INST_0 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[57]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[58]_INST_0 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[58]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[59]_INST_0 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[59]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[60]_INST_0 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[60]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[61]_INST_0 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[61]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[62]_INST_0 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[62]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[63]_INST_0 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[63]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
