
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v
# synth_design -part xc7z020clg484-3 -top a25_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top a25_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 163909 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 27.895 ; free physical = 245727 ; free virtual = 313479
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'a25_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:16]
	Parameter MAIN_MSB bound to: 26 - type: integer 
	Parameter BOOT_MSB bound to: 13 - type: integer 
	Parameter MAIN_BASE bound to: 0 - type: integer 
	Parameter BOOT_BASE bound to: 0 - type: integer 
	Parameter AMBER_TM_BASE bound to: 16'b0001001100000000 
	Parameter AMBER_IC_BASE bound to: 16'b0001010000000000 
	Parameter AMBER_UART0_BASE bound to: 16'b0001011000000000 
	Parameter AMBER_UART1_BASE bound to: 16'b0001011100000000 
	Parameter ETHMAC_BASE bound to: 16'b0010000000000000 
	Parameter HIBOOT_BASE bound to: 671088640 - type: integer 
	Parameter TEST_BASE bound to: 16'b1111000000000000 
INFO: [Synth 8-6157] synthesizing module 'a25_dcache' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:389]
	Parameter CACHE_LINES bound to: 256 - type: integer 
	Parameter CACHE_WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter WAYS bound to: 4 - type: integer 
	Parameter CACHE_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WORD_SEL_WIDTH bound to: 2 - type: integer 
	Parameter TAG_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter TAG_WIDTH bound to: 21 - type: integer 
	Parameter CACHE_LINE_WIDTH bound to: 128 - type: integer 
	Parameter TAG_ADDR32_LSB bound to: 12 - type: integer 
	Parameter CACHE_ADDR32_MSB bound to: 11 - type: integer 
	Parameter CACHE_ADDR32_LSB bound to: 4 - type: integer 
	Parameter WORD_SEL_MSB bound to: 3 - type: integer 
	Parameter WORD_SEL_LSB bound to: 2 - type: integer 
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_CORE bound to: 1 - type: integer 
	Parameter C_FILL bound to: 2 - type: integer 
	Parameter C_INVA bound to: 3 - type: integer 
	Parameter C_STATES bound to: 4 - type: integer 
	Parameter CS_INIT bound to: 4'b0000 
	Parameter CS_IDLE bound to: 4'b0001 
	Parameter CS_FILL bound to: 4'b0010 
	Parameter CS_FILL_COMPLETE bound to: 4'b0011 
	Parameter CS_TURN_AROUND bound to: 4'b0100 
	Parameter CS_WRITE_HIT bound to: 4'b0101 
	Parameter CS_WRITE_HIT_WAIT_WB bound to: 4'b0110 
	Parameter CS_WRITE_MISS_WAIT_WB bound to: 4'b0111 
	Parameter CS_EX_DELETE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:775]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_21_8' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1630]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_21_8' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1630]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_128_8' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1599]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_128_8' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1599]
INFO: [Synth 8-6155] done synthesizing module 'a25_dcache' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:389]
INFO: [Synth 8-6155] done synthesizing module 'a25_mem' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:16]
WARNING: [Synth 8-3917] design a25_mem has port o_wb_address[1] driven by constant 0
WARNING: [Synth 8-3917] design a25_mem has port o_wb_address[0] driven by constant 0
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[31]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[30]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[29]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[28]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[27]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[26]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[25]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[24]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[23]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[22]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[21]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[20]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[19]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[18]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[17]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[16]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[15]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[14]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[13]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[12]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[3]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[2]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[1]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 245622 ; free virtual = 313374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 245615 ; free virtual = 313368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.656 ; free physical = 245614 ; free virtual = 313367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'a25_dcache'
INFO: [Synth 8-5544] ROM "next_way8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_way8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_address" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 CS_INIT |                        000000010 |                             0000
          CS_TURN_AROUND |                        001000000 |                             0100
                 CS_IDLE |                        000000001 |                             0001
            CS_EX_DELETE |                        000100000 |                             1000
                 CS_FILL |                        100000000 |                             0010
        CS_FILL_COMPLETE |                        010000000 |                             0011
            CS_WRITE_HIT |                        000010000 |                             0101
    CS_WRITE_HIT_WAIT_WB |                        000001000 |                             0110
   CS_WRITE_MISS_WAIT_WB |                        000000100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'a25_dcache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.316 ; gain = 104.672 ; free physical = 245599 ; free virtual = 313351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 6     
	               32 Bit    Registers := 3     
	               21 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---RAMs : 
	              32K Bit         RAMs := 4     
	               5K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a25_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram_21_8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module single_port_ram_128_8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module a25_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "next_way8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design a25_mem has port o_wb_address[1] driven by constant 0
WARNING: [Synth 8-3917] design a25_mem has port o_wb_address[0] driven by constant 0
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[31]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[30]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[29]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[28]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[27]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[26]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[25]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[24]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[23]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[22]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[21]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[20]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[19]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[18]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[17]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[16]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[15]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[14]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[13]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[12]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[3]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[2]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[1]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.949 ; gain = 332.305 ; free physical = 246649 ; free virtual = 314401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_0/u_tag0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_0/u_tag0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_1/u_data0/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_2/u_tag1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_2/u_tag1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_3/u_data1/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_4/u_tag2/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_4/u_tag2/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_5/u_data2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_6/u_tag3/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_6/u_tag3/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/i_7/u_data3/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246662 ; free virtual = 314414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_ram_21_8:  | RAM_reg    | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|single_port_ram_128_8: | RAM_reg    | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data0/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data1/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag2/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag2/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag3/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_tag3/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dcache/u_data3/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246651 ; free virtual = 314404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246646 ; free virtual = 314399
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246645 ; free virtual = 314398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246643 ; free virtual = 314396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246641 ; free virtual = 314394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246653 ; free virtual = 314406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246652 ; free virtual = 314405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|a25_mem     | u_dcache/random_num_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    14|
|2     |LUT1     |     1|
|3     |LUT2     |   162|
|4     |LUT3     |    49|
|5     |LUT4     |   293|
|6     |LUT5     |   358|
|7     |LUT6     |   536|
|8     |MUXF7    |     2|
|9     |MUXF8    |     1|
|10    |RAMB18E1 |    20|
|11    |SRL16E   |     1|
|12    |FDRE     |   414|
|13    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+------------+------------------------+------+
|      |Instance    |Module                  |Cells |
+------+------------+------------------------+------+
|1     |top         |                        |  1853|
|2     |  u_dcache  |a25_dcache              |  1741|
|3     |    u_data0 |single_port_ram_128_8   |     4|
|4     |    u_data1 |single_port_ram_128_8_0 |    68|
|5     |    u_data2 |single_port_ram_128_8_1 |     4|
|6     |    u_data3 |single_port_ram_128_8_2 |   234|
|7     |    u_tag0  |single_port_ram_21_8    |    15|
|8     |    u_tag1  |single_port_ram_21_8_3  |   168|
|9     |    u_tag2  |single_port_ram_21_8_4  |   433|
|10    |    u_tag3  |single_port_ram_21_8_5  |   420|
+------+------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246652 ; free virtual = 314405
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1805.953 ; gain = 332.309 ; free physical = 246650 ; free virtual = 314403
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1805.957 ; gain = 332.309 ; free physical = 246659 ; free virtual = 314411
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.125 ; gain = 0.000 ; free physical = 246559 ; free virtual = 314313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.125 ; gain = 394.578 ; free physical = 246616 ; free virtual = 314369
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.777 ; gain = 547.652 ; free physical = 245851 ; free virtual = 313604
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.777 ; gain = 0.000 ; free physical = 245849 ; free virtual = 313602
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.789 ; gain = 0.000 ; free physical = 245841 ; free virtual = 313596
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2562.285 ; gain = 0.004 ; free physical = 245530 ; free virtual = 313284

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d6cc1103

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245537 ; free virtual = 313291

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d6cc1103

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313297
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d6cc1103

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313297
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 132642a7b

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313297
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 132642a7b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313297
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fefee9b8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313296
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fefee9b8

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313296
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313296
Ending Logic Optimization Task | Checksum: fefee9b8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2562.285 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313296

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.558 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: fefee9b8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245475 ; free virtual = 313230
Ending Power Optimization Task | Checksum: fefee9b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.992 ; gain = 238.707 ; free physical = 245482 ; free virtual = 313237

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fefee9b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245489 ; free virtual = 313244

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245489 ; free virtual = 313244
Ending Netlist Obfuscation Task | Checksum: fefee9b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245489 ; free virtual = 313244
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2800.992 ; gain = 238.711 ; free physical = 245489 ; free virtual = 313244
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: fefee9b8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module a25_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.558 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313092
Running Vector-less Activity Propagation...
Found 2284 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313013
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245326 ; free virtual = 313081
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1160 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245308 ; free virtual = 313062
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245307 ; free virtual = 313062

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245363 ; free virtual = 313117


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design a25_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 4 newly gated: 0 Total: 416
Number of SRLs augmented: 0  newly gated: 0 Total: 1
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Number of Flops added for Enable Generation: 0

Flops dropped: 0/4 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16add3935

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313046
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16add3935
Power optimization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245364 ; free virtual = 313118
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 2163032 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 157c61e78

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245367 ; free virtual = 313121
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 157c61e78

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245367 ; free virtual = 313121
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1198797b5

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245366 ; free virtual = 313120
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: b8fcc357

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245366 ; free virtual = 313120
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 368b17d1

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245365 ; free virtual = 313120

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245365 ; free virtual = 313120
Ending Netlist Obfuscation Task | Checksum: 368b17d1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245364 ; free virtual = 313119
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244905 ; free virtual = 312660
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 047e3941

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312661
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312664

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: daa5fb5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244897 ; free virtual = 312652

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 155d34b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244893 ; free virtual = 312648

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 155d34b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244893 ; free virtual = 312648
Phase 1 Placer Initialization | Checksum: 155d34b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244893 ; free virtual = 312648

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1605e673d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244884 ; free virtual = 312639

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244859 ; free virtual = 312614

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16ae05be4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244859 ; free virtual = 312614
Phase 2 Global Placement | Checksum: 15b126e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244854 ; free virtual = 312608

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b126e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244852 ; free virtual = 312607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184f6286d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244851 ; free virtual = 312605

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1db96a1ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244878 ; free virtual = 312633

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 198688044

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244877 ; free virtual = 312631

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 118fc0942

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244880 ; free virtual = 312635

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10af5083c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244870 ; free virtual = 312625

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14e0aeeb2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244868 ; free virtual = 312622
Phase 3 Detail Placement | Checksum: 14e0aeeb2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244883 ; free virtual = 312638

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1da3acbf6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da3acbf6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244855 ; free virtual = 312622
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 191fc0cec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244855 ; free virtual = 312587
Phase 4.1 Post Commit Optimization | Checksum: 191fc0cec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312591

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 191fc0cec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244903 ; free virtual = 312637

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 191fc0cec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244902 ; free virtual = 312636

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244888 ; free virtual = 312622
Phase 4.4 Final Placement Cleanup | Checksum: 11054211b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244836 ; free virtual = 312571
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11054211b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312571
Ending Placer Task | Checksum: a6a7b78f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244850 ; free virtual = 312586
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244850 ; free virtual = 312586
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244748 ; free virtual = 312488
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244821 ; free virtual = 312565
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 244791 ; free virtual = 312549
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2cfbe3e5 ConstDB: 0 ShapeSum: 79abd3aa RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "i_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_write_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_byte_enable[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_byte_enable[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_byte_enable[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_byte_enable[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_byte_enable[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_byte_enable[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_byte_enable[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_byte_enable[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_daddress[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_daddress[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_daddress[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_daddress[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_write_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_write_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_cached_rdata[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_cached_rdata[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_uncached_rdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_uncached_rdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: cd1a1231

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245301 ; free virtual = 313054
Post Restoration Checksum: NetGraph: b848bab8 NumContArr: 14d15779 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cd1a1231

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313068

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cd1a1231

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245280 ; free virtual = 313033

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cd1a1231

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245280 ; free virtual = 313033
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13f2cb470

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245276 ; free virtual = 313030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.750  | TNS=0.000  | WHS=0.127  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20da7e7d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313018

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c58226f1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245206 ; free virtual = 312960

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 654
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.217  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9a746087

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245024 ; free virtual = 312778
Phase 4 Rip-up And Reroute | Checksum: 9a746087

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245023 ; free virtual = 312777

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9a746087

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245022 ; free virtual = 312776

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9a746087

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245021 ; free virtual = 312775
Phase 5 Delay and Skew Optimization | Checksum: 9a746087

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312774

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b498f7a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245011 ; free virtual = 312765
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.217  | TNS=0.000  | WHS=0.205  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b498f7a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245010 ; free virtual = 312764
Phase 6 Post Hold Fix | Checksum: b498f7a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245009 ; free virtual = 312763

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.713524 %
  Global Horizontal Routing Utilization  = 0.803837 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e588a216

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312774

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e588a216

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312771

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1423f339d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245003 ; free virtual = 312757

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.217  | TNS=0.000  | WHS=0.205  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1423f339d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312771
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245049 ; free virtual = 312802

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245049 ; free virtual = 312802
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245049 ; free virtual = 312802
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245042 ; free virtual = 312798
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2800.992 ; gain = 0.000 ; free physical = 245039 ; free virtual = 312796
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.348 ; gain = 0.000 ; free physical = 245735 ; free virtual = 313487
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:02:38 2022...
