read_verilog ../../common/mul.v
proc
write_edif result.out
