// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reshape_2D_to_3D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_q0,
        output_0_V_address0,
        output_0_V_ce0,
        output_0_V_we0,
        output_0_V_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] input_0_V_address0;
output   input_0_V_ce0;
input  [39:0] input_0_V_q0;
output  [10:0] output_0_V_address0;
output   output_0_V_ce0;
output   output_0_V_we0;
output  [39:0] output_0_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_0_V_ce0;
reg output_0_V_ce0;
reg output_0_V_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] add_ln181_fu_99_p2;
reg   [4:0] add_ln181_reg_207;
wire    ap_CS_fsm_state2;
wire   [11:0] sub_ln203_fu_125_p2;
reg   [11:0] sub_ln203_reg_212;
wire   [0:0] icmp_ln181_fu_93_p2;
wire   [11:0] sub_ln183_fu_159_p2;
reg   [11:0] sub_ln183_reg_217;
wire   [6:0] add_ln182_fu_175_p2;
reg   [6:0] add_ln182_reg_225;
wire    ap_CS_fsm_state3;
wire   [11:0] add_ln203_fu_181_p2;
reg   [11:0] add_ln203_reg_230;
wire   [0:0] icmp_ln182_fu_169_p2;
reg   [4:0] i_0_0_reg_71;
reg   [6:0] k_0_0_reg_82;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln183_2_fu_195_p1;
wire  signed [63:0] sext_ln203_fu_200_p1;
wire   [9:0] tmp_55_fu_113_p3;
wire   [11:0] tmp_54_fu_105_p3;
wire   [11:0] zext_ln203_fu_121_p1;
wire   [3:0] trunc_ln183_fu_131_p1;
wire   [10:0] shl_ln_fu_135_p3;
wire   [8:0] shl_ln183_1_fu_147_p3;
wire   [11:0] zext_ln183_fu_143_p1;
wire   [11:0] zext_ln183_1_fu_155_p1;
wire   [11:0] zext_ln182_fu_165_p1;
wire   [11:0] add_ln183_fu_186_p2;
wire  signed [31:0] sext_ln183_fu_191_p1;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln182_fu_169_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_0_reg_71 <= add_ln181_reg_207;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_0_reg_71 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_0_0_reg_82 <= add_ln182_reg_225;
    end else if (((icmp_ln181_fu_93_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_0_0_reg_82 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln181_reg_207 <= add_ln181_fu_99_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln182_reg_225 <= add_ln182_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln182_fu_169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln203_reg_230 <= add_ln203_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln181_fu_93_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_ln183_reg_217[11 : 5] <= sub_ln183_fu_159_p2[11 : 5];
        sub_ln203_reg_212[11 : 5] <= sub_ln203_fu_125_p2[11 : 5];
    end
end

always @ (*) begin
    if ((((icmp_ln181_fu_93_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln181_fu_93_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_0_V_ce0 = 1'b1;
    end else begin
        input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_0_V_ce0 = 1'b1;
    end else begin
        output_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_0_V_we0 = 1'b1;
    end else begin
        output_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln181_fu_93_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln182_fu_169_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln181_fu_99_p2 = (i_0_0_reg_71 + 5'd1);

assign add_ln182_fu_175_p2 = (k_0_0_reg_82 + 7'd1);

assign add_ln183_fu_186_p2 = (zext_ln182_fu_165_p1 + sub_ln183_reg_217);

assign add_ln203_fu_181_p2 = (sub_ln203_reg_212 + zext_ln182_fu_165_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign icmp_ln181_fu_93_p2 = ((i_0_0_reg_71 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_169_p2 = ((k_0_0_reg_82 == 7'd96) ? 1'b1 : 1'b0);

assign input_0_V_address0 = zext_ln183_2_fu_195_p1;

assign output_0_V_address0 = sext_ln203_fu_200_p1;

assign output_0_V_d0 = input_0_V_q0;

assign sext_ln183_fu_191_p1 = $signed(add_ln183_fu_186_p2);

assign sext_ln203_fu_200_p1 = $signed(add_ln203_reg_230);

assign shl_ln183_1_fu_147_p3 = {{trunc_ln183_fu_131_p1}, {5'd0}};

assign shl_ln_fu_135_p3 = {{trunc_ln183_fu_131_p1}, {7'd0}};

assign sub_ln183_fu_159_p2 = (zext_ln183_fu_143_p1 - zext_ln183_1_fu_155_p1);

assign sub_ln203_fu_125_p2 = (tmp_54_fu_105_p3 - zext_ln203_fu_121_p1);

assign tmp_54_fu_105_p3 = {{i_0_0_reg_71}, {7'd0}};

assign tmp_55_fu_113_p3 = {{i_0_0_reg_71}, {5'd0}};

assign trunc_ln183_fu_131_p1 = i_0_0_reg_71[3:0];

assign zext_ln182_fu_165_p1 = k_0_0_reg_82;

assign zext_ln183_1_fu_155_p1 = shl_ln183_1_fu_147_p3;

assign zext_ln183_2_fu_195_p1 = $unsigned(sext_ln183_fu_191_p1);

assign zext_ln183_fu_143_p1 = shl_ln_fu_135_p3;

assign zext_ln203_fu_121_p1 = tmp_55_fu_113_p3;

always @ (posedge ap_clk) begin
    sub_ln203_reg_212[4:0] <= 5'b00000;
    sub_ln183_reg_217[4:0] <= 5'b00000;
end

endmodule //reshape_2D_to_3D
