
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.133942                       # Number of seconds simulated
sim_ticks                                133941825000                       # Number of ticks simulated
final_tick                               2276949313000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32904                       # Simulator instruction rate (inst/s)
host_op_rate                                    68771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44071887                       # Simulator tick rate (ticks/s)
host_mem_usage                                2348856                       # Number of bytes of host memory used
host_seconds                                  3039.17                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     209006072                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        37120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        17472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total                54720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        37120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37248                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          580                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          273                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   855                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       277135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       130445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  408536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       277135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             278091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       277135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       130445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 408536                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.switch_cpus.numCycles                133941816                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         41461404                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     41461404                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2241130                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      23322040                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         19897083                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     30587141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              155466882                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            41461404                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     19897083                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              51105932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11621902                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       42767920                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          23026453                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        589459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    133836363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.369228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.342624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         83304950     62.24%     62.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2113773      1.58%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2780591      2.08%     65.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4191345      3.13%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2086178      1.56%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5342509      3.99%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3471012      2.59%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3411524      2.55%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         27134481     20.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    133836363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.309548                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.160705                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         42290485                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      33341888                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          38267370                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10561242                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9375370                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      305335849                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        9375370                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         47763971                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          926439                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          205                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          43303381                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      32466989                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      292779000                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         27938                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       30887335                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        568504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    327009823                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     705724516                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    705724287                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          229                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     242623467                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         84386257                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           25                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          60885533                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     26766616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     19489206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       359662                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       369835                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          278025507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       272715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         221847840                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     22313661                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     69214342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    148655151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       122051                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    133836363                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.657605                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.748150                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22388636     16.73%     16.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1047614      0.78%     17.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    110400113     82.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    133836363                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      2912501      1.31%      1.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     183671048     82.79%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21962560      9.90%     94.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13301730      6.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      221847840                       # Type of FU issued
system.switch_cpus.iq.rate                   1.656300                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    599845685                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    347517964                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    220406475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           17                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          158                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      218935338                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               1                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       359250                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5810482                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5558                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7234022                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9375370                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles            1178                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles            80                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    278298222                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        53952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      26766616                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     19489206                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             37                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         5558                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       624422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1649248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2273670                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     220832823                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21744045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1015015                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             34482348                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         28760484                       # Number of branches executed
system.switch_cpus.iew.exec_stores           12738303                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.648722                       # Inst execution rate
system.switch_cpus.iew.wb_sent              220575218                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             220406475                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         168028178                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         290762714                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.645539                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.577888                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     69292092                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       150664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2241130                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    124460993                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.679290                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.488960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     31718248     25.48%     25.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31368398     25.20%     50.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     28363584     22.79%     73.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     20096146     16.15%     89.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      8407833      6.76%     96.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1858432      1.49%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1533483      1.23%     99.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       421281      0.34%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       693588      0.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    124460993                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      209006065                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               33211314                       # Number of memory references committed
system.switch_cpus.commit.loads              20956130                       # Number of loads committed
system.switch_cpus.commit.membars              150660                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28142639                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         208550935                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        693588                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            402065562                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           565974851                       # The number of ROB writes
system.switch_cpus.timesIdled                   32858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  105453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             209006065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.339418                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.339418                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.746593                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.746593                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        440721935                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       253782344                       # number of integer regfile writes
system.switch_cpus.fp_regfile_writes               48                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        88728877                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        790.986085                       # Cycle average of tags in use
system.l2.total_refs                           647813                       # Total number of references to valid blocks.
system.l2.sampled_refs                            806                       # Sample count of references to valid blocks.
system.l2.avg_refs                         803.738213                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             0.002735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     578.959113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     210.024237                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.017668                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.006409                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.024139                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       647733                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data           80                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  647813                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               22                       # number of Writeback hits
system.l2.Writeback_hits::total                    22                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        647733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data           102                       # number of demand (read+write) hits
system.l2.demand_hits::total                   647835                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       647733                       # number of overall hits
system.l2.overall_hits::switch_cpus.data          102                       # number of overall hits
system.l2.overall_hits::total                  647835                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          580                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          224                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   806                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data           49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  49                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          580                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          273                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    855                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          580                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          273                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::total                   855                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     30266000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     11822500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        42088500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data      2588000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2588000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     30266000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     14410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44676500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     30266000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     14410500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44676500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       648313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              648619                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           22                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                22                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                71                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       648313                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data          375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               648690                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       648313                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data          375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              648690                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.000895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.736842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001243                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.690141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690141                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.728000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001318                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.728000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001318                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52182.758621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52779.017857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52218.982630                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52816.326531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52816.326531                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52182.758621                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52253.216374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52182.758621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52253.216374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          580                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              804                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             49                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              853                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     23306000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      9134500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     32440500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      2000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2000000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     23306000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     11134500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     34440500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     23306000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     11134500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     34440500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.736842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001240                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.690141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690141                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.728000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001315                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.728000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001315                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40182.758621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40779.017857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40348.880597                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40816.326531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40816.326531                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40182.758621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40785.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40375.732708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40182.758621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40785.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40375.732708                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  14                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 647899                       # number of replacements
system.cpu.icache.tagsinuse                415.503140                       # Cycle average of tags in use
system.cpu.icache.total_refs                 22375479                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 648315                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  34.513283                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   415.502345                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.000794                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.811528                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000002                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.811530                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     22375472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22375479                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     22375472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22375479                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     22375472                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::total        22375479                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       650981                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        650983                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       650981                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         650983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       650981                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total        650983                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   9771380500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9771380500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   9771380500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9771380500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   9771380500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9771380500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     23026453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23026462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     23026453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23026462                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     23026453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23026462                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.028271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028271                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.028271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.028271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028271                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15010.239162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15010.193047                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15010.239162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15010.193047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15010.239162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15010.193047                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2668                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2668                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2668                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2668                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2668                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       648313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       648313                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       648313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       648313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       648313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       648313                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7804231500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7804231500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7804231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7804231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7804231500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7804231500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.028155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.028155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.028155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028155                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12037.752598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12037.752598                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12037.752598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12037.752598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12037.752598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12037.752598                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    108                       # number of replacements
system.cpu.dcache.tagsinuse                253.793779                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33645707                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    375                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               89721.885333                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   253.793779                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.247845                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.247845                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     21362499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21362499                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12283208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12283208                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     33645707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33645707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     33645707                       # number of overall hits
system.cpu.dcache.overall_hits::total        33645707                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         1099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1099                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         1171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         1171                       # number of overall misses
system.cpu.dcache.overall_misses::total          1171                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     47789500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47789500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      3213500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3213500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data     51003000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51003000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data     51003000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51003000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21363598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21363598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12283280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12283280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     33646878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33646878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     33646878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33646878                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 43484.531392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43484.531392                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 44631.944444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44631.944444                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 43555.081127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43555.081127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 43555.081127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43555.081127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          795                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data          796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data          796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          796                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data          375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data          375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          375                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     13231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2950000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2950000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     16181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     16181500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16181500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 43524.671053                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43524.671053                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 41549.295775                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41549.295775                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 43150.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43150.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 43150.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43150.666667                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
