/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:12 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_01_TRL_H__
#define BCHP_DS_A_01_TRL_H__

/***************************************************************************
 *DS_A_01_TRL - Downstream Timing Recovery Loop Registers
 ***************************************************************************/
#define BCHP_DS_A_01_TRL_TL_CTL                  0x02222400 /* [RW] Timing Loop Control Register */
#define BCHP_DS_A_01_TRL_TL_COEFFS               0x02222404 /* [RW] Timing Loop Coefficient Control Register */
#define BCHP_DS_A_01_TRL_TL_FCW                  0x02222408 /* [RW] Timing Loop Frequency Control Word Register */
#define BCHP_DS_A_01_TRL_TL_INT                  0x0222240c /* [RW] Timing Loop Integrator Register */
#define BCHP_DS_A_01_TRL_AGCB_CTL                0x02222410 /* [RW] Digital AGCB Control Register */
#define BCHP_DS_A_01_TRL_AGCB_COEFFS             0x02222414 /* [RW] Digital AGCB Coefficient Register */
#define BCHP_DS_A_01_TRL_AGCB_GACC               0x02222418 /* [RW] Digital AGCB Gain Accumulator Register */
#define BCHP_DS_A_01_TRL_AGCB_GACC_AVG           0x0222241c /* [RW] Digital AGCB Gain Accumulator Averager Register */
#define BCHP_DS_A_01_TRL_US_FCW                  0x02222420 /* [RW] UpStream Interface Frequency Control Word */
#define BCHP_DS_A_01_TRL_US_TL_OFFSET            0x02222424 /* [RW] UpStream Interface Timing Offeset */

/***************************************************************************
 *HIST_%i - History memory content
 ***************************************************************************/
#define BCHP_DS_A_01_TRL_HIST_i_ARRAY_BASE                         0x02222428
#define BCHP_DS_A_01_TRL_HIST_i_ARRAY_START                        0
#define BCHP_DS_A_01_TRL_HIST_i_ARRAY_END                          181
#define BCHP_DS_A_01_TRL_HIST_i_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *HIST_%i - History memory content
 ***************************************************************************/
/* DS_A_01_TRL :: HIST_i :: DATA [31:00] */
#define BCHP_DS_A_01_TRL_HIST_i_DATA_MASK                          0xffffffff
#define BCHP_DS_A_01_TRL_HIST_i_DATA_SHIFT                         0
#define BCHP_DS_A_01_TRL_HIST_i_DATA_DEFAULT                       0x00000000


#endif /* #ifndef BCHP_DS_A_01_TRL_H__ */

/* End of File */
