

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Oct 14 19:15:07 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      463|      463| 3.704 us | 3.704 us |   98|   98| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |       97|       97| 0.776 us | 0.776 us |   97|   97|   none  |
        |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |       97|       97| 0.776 us | 0.776 us |   97|   97|   none  |
        |write_data_U0            |write_data            |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        |read_data_U0             |read_data             |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       74|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     16|      840|     1212|    -|
|Memory               |        3|      -|      512|       32|    0|
|Multiplexer          |        -|      -|        -|      144|    -|
|Register             |        -|      -|       16|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|     16|     1368|     1462|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |        0|      8|  360|  249|    0|
    |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |        0|      8|  360|  249|    0|
    |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |        0|      0|   30|  186|    0|
    |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |        0|      0|   29|  171|    0|
    |read_data_U0             |read_data             |        0|      0|   29|  171|    0|
    |write_data_U0            |write_data            |        0|      0|   32|  186|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     16|  840| 1212|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_0_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_1_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_2_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_3_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_4_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_5_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_6_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |col_inbuf_7_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_0_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_1_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_2_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_3_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_4_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_5_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_6_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_7_U   |dct_col_inbuf_0   |        0|  32|   2|    0|     8|   16|     2|          256|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        1|   0|   0|    0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        1|   0|   0|    0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        1|   0|   0|    0|    64|   16|     2|         2048|
    +----------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                  |        3| 512|  32|    0|   320|  304|    38|        10240|
    +----------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_Col_DCT_Loop_pr_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |Loop_Row_DCT_Loop_pr_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |Loop_Xpose_Row_Outer_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_0          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_0          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_2          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_3          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_4          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_5          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_6          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_7          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                              |    and   |      0|  0|   2|           1|           1|
    |read_data_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_0    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_0    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_2    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_3    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_4    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_5    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_6    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_7    |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  74|          37|          37|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_7  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         32|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 16|   0|   16|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

