{
  "module_name": "dcn10_dpp.h",
  "hash_id": "e4e4a505dc44a07823050dfb1459650dd3ba2ba163dbfccc2352e5f2d012ace5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp.h",
  "human_readable_source": " \n\n#ifndef __DAL_DPP_DCN10_H__\n#define __DAL_DPP_DCN10_H__\n\n#include \"dpp.h\"\n\n#define TO_DCN10_DPP(dpp)\\\n\tcontainer_of(dpp, struct dcn10_dpp, base)\n\n \n#define LB_TOTAL_NUMBER_OF_ENTRIES 5124\n#define LB_BITS_PER_ENTRY 144\n\n#define TF_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n\n#define TF2_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## _ ## field_name ## post_fix\n\n#define TF_REG_LIST_DCN(id) \\\n\tSRI(CM_GAMUT_REMAP_CONTROL, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C11_C12, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C13_C14, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C21_C22, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C23_C24, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C31_C32, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C33_C34, CM, id),\\\n\tSRI(DSCL_EXT_OVERSCAN_LEFT_RIGHT, DSCL, id), \\\n\tSRI(DSCL_EXT_OVERSCAN_TOP_BOTTOM, DSCL, id), \\\n\tSRI(DSCL_MEM_PWR_STATUS, DSCL, id), \\\n\tSRI(DSCL_MEM_PWR_CTRL, DSCL, id), \\\n\tSRI(OTG_H_BLANK, DSCL, id), \\\n\tSRI(OTG_V_BLANK, DSCL, id), \\\n\tSRI(SCL_MODE, DSCL, id), \\\n\tSRI(LB_DATA_FORMAT, DSCL, id), \\\n\tSRI(LB_MEMORY_CTRL, DSCL, id), \\\n\tSRI(DSCL_AUTOCAL, DSCL, id), \\\n\tSRI(DSCL_CONTROL, DSCL, id), \\\n\tSRI(SCL_BLACK_OFFSET, DSCL, id), \\\n\tSRI(SCL_TAP_CONTROL, DSCL, id), \\\n\tSRI(SCL_COEF_RAM_TAP_SELECT, DSCL, id), \\\n\tSRI(SCL_COEF_RAM_TAP_DATA, DSCL, id), \\\n\tSRI(DSCL_2TAP_CONTROL, DSCL, id), \\\n\tSRI(MPC_SIZE, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_SCALE_RATIO, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_SCALE_RATIO, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_SCALE_RATIO_C, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_SCALE_RATIO_C, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_INIT, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_INIT_C, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT_BOT, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT_C, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT_BOT_C, DSCL, id), \\\n\tSRI(RECOUT_START, DSCL, id), \\\n\tSRI(RECOUT_SIZE, DSCL, id), \\\n\tSRI(CM_ICSC_CONTROL, CM, id), \\\n\tSRI(CM_ICSC_C11_C12, CM, id), \\\n\tSRI(CM_ICSC_C33_C34, CM, id), \\\n\tSRI(CM_DGAM_RAMB_START_CNTL_B, CM, id), \\\n\tSRI(CM_DGAM_RAMB_START_CNTL_G, CM, id), \\\n\tSRI(CM_DGAM_RAMB_START_CNTL_R, CM, id), \\\n\tSRI(CM_DGAM_RAMB_SLOPE_CNTL_B, CM, id), \\\n\tSRI(CM_DGAM_RAMB_SLOPE_CNTL_G, CM, id), \\\n\tSRI(CM_DGAM_RAMB_SLOPE_CNTL_R, CM, id), \\\n\tSRI(CM_DGAM_RAMB_END_CNTL1_B, CM, id), \\\n\tSRI(CM_DGAM_RAMB_END_CNTL2_B, CM, id), \\\n\tSRI(CM_DGAM_RAMB_END_CNTL1_G, CM, id), \\\n\tSRI(CM_DGAM_RAMB_END_CNTL2_G, CM, id), \\\n\tSRI(CM_DGAM_RAMB_END_CNTL1_R, CM, id), \\\n\tSRI(CM_DGAM_RAMB_END_CNTL2_R, CM, id), \\\n\tSRI(CM_DGAM_RAMB_REGION_0_1, CM, id), \\\n\tSRI(CM_DGAM_RAMB_REGION_14_15, CM, id), \\\n\tSRI(CM_DGAM_RAMA_START_CNTL_B, CM, id), \\\n\tSRI(CM_DGAM_RAMA_START_CNTL_G, CM, id), \\\n\tSRI(CM_DGAM_RAMA_START_CNTL_R, CM, id), \\\n\tSRI(CM_DGAM_RAMA_SLOPE_CNTL_B, CM, id), \\\n\tSRI(CM_DGAM_RAMA_SLOPE_CNTL_G, CM, id), \\\n\tSRI(CM_DGAM_RAMA_SLOPE_CNTL_R, CM, id), \\\n\tSRI(CM_DGAM_RAMA_END_CNTL1_B, CM, id), \\\n\tSRI(CM_DGAM_RAMA_END_CNTL2_B, CM, id), \\\n\tSRI(CM_DGAM_RAMA_END_CNTL1_G, CM, id), \\\n\tSRI(CM_DGAM_RAMA_END_CNTL2_G, CM, id), \\\n\tSRI(CM_DGAM_RAMA_END_CNTL1_R, CM, id), \\\n\tSRI(CM_DGAM_RAMA_END_CNTL2_R, CM, id), \\\n\tSRI(CM_DGAM_RAMA_REGION_0_1, CM, id), \\\n\tSRI(CM_DGAM_RAMA_REGION_14_15, CM, id), \\\n\tSRI(CM_MEM_PWR_CTRL, CM, id), \\\n\tSRI(CM_DGAM_LUT_WRITE_EN_MASK, CM, id), \\\n\tSRI(CM_DGAM_LUT_INDEX, CM, id), \\\n\tSRI(CM_DGAM_LUT_DATA, CM, id), \\\n\tSRI(CM_CONTROL, CM, id), \\\n\tSRI(CM_DGAM_CONTROL, CM, id), \\\n\tSRI(CM_TEST_DEBUG_INDEX, CM, id), \\\n\tSRI(CM_TEST_DEBUG_DATA, CM, id), \\\n\tSRI(FORMAT_CONTROL, CNVC_CFG, id), \\\n\tSRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \\\n\tSRI(CURSOR0_CONTROL, CNVC_CUR, id), \\\n\tSRI(CURSOR0_COLOR0, CNVC_CUR, id), \\\n\tSRI(CURSOR0_COLOR1, CNVC_CUR, id), \\\n\tSRI(CURSOR0_FP_SCALE_BIAS, CNVC_CUR, id), \\\n\tSRI(DPP_CONTROL, DPP_TOP, id), \\\n\tSRI(CM_HDR_MULT_COEF, CM, id)\n\n\n\n#define TF_REG_LIST_DCN10(id) \\\n\tTF_REG_LIST_DCN(id), \\\n\tSRI(CM_COMA_C11_C12, CM, id),\\\n\tSRI(CM_COMA_C33_C34, CM, id),\\\n\tSRI(CM_COMB_C11_C12, CM, id),\\\n\tSRI(CM_COMB_C33_C34, CM, id),\\\n\tSRI(CM_OCSC_CONTROL, CM, id), \\\n\tSRI(CM_OCSC_C11_C12, CM, id), \\\n\tSRI(CM_OCSC_C33_C34, CM, id), \\\n\tSRI(CM_BNS_VALUES_R, CM, id), \\\n\tSRI(CM_BNS_VALUES_G, CM, id), \\\n\tSRI(CM_BNS_VALUES_B, CM, id), \\\n\tSRI(CM_MEM_PWR_CTRL, CM, id), \\\n\tSRI(CM_RGAM_LUT_DATA, CM, id), \\\n\tSRI(CM_RGAM_LUT_WRITE_EN_MASK, CM, id),\\\n\tSRI(CM_RGAM_LUT_INDEX, CM, id), \\\n\tSRI(CM_RGAM_RAMB_START_CNTL_B, CM, id), \\\n\tSRI(CM_RGAM_RAMB_START_CNTL_G, CM, id), \\\n\tSRI(CM_RGAM_RAMB_START_CNTL_R, CM, id), \\\n\tSRI(CM_RGAM_RAMB_SLOPE_CNTL_B, CM, id), \\\n\tSRI(CM_RGAM_RAMB_SLOPE_CNTL_G, CM, id), \\\n\tSRI(CM_RGAM_RAMB_SLOPE_CNTL_R, CM, id), \\\n\tSRI(CM_RGAM_RAMB_END_CNTL1_B, CM, id), \\\n\tSRI(CM_RGAM_RAMB_END_CNTL2_B, CM, id), \\\n\tSRI(CM_RGAM_RAMB_END_CNTL1_G, CM, id), \\\n\tSRI(CM_RGAM_RAMB_END_CNTL2_G, CM, id), \\\n\tSRI(CM_RGAM_RAMB_END_CNTL1_R, CM, id), \\\n\tSRI(CM_RGAM_RAMB_END_CNTL2_R, CM, id), \\\n\tSRI(CM_RGAM_RAMB_REGION_0_1, CM, id), \\\n\tSRI(CM_RGAM_RAMB_REGION_32_33, CM, id), \\\n\tSRI(CM_RGAM_RAMA_START_CNTL_B, CM, id), \\\n\tSRI(CM_RGAM_RAMA_START_CNTL_G, CM, id), \\\n\tSRI(CM_RGAM_RAMA_START_CNTL_R, CM, id), \\\n\tSRI(CM_RGAM_RAMA_SLOPE_CNTL_B, CM, id), \\\n\tSRI(CM_RGAM_RAMA_SLOPE_CNTL_G, CM, id), \\\n\tSRI(CM_RGAM_RAMA_SLOPE_CNTL_R, CM, id), \\\n\tSRI(CM_RGAM_RAMA_END_CNTL1_B, CM, id), \\\n\tSRI(CM_RGAM_RAMA_END_CNTL2_B, CM, id), \\\n\tSRI(CM_RGAM_RAMA_END_CNTL1_G, CM, id), \\\n\tSRI(CM_RGAM_RAMA_END_CNTL2_G, CM, id), \\\n\tSRI(CM_RGAM_RAMA_END_CNTL1_R, CM, id), \\\n\tSRI(CM_RGAM_RAMA_END_CNTL2_R, CM, id), \\\n\tSRI(CM_RGAM_RAMA_REGION_0_1, CM, id), \\\n\tSRI(CM_RGAM_RAMA_REGION_32_33, CM, id), \\\n\tSRI(CM_RGAM_CONTROL, CM, id), \\\n\tSRI(CM_IGAM_CONTROL, CM, id), \\\n\tSRI(CM_IGAM_LUT_RW_CONTROL, CM, id), \\\n\tSRI(CM_IGAM_LUT_RW_INDEX, CM, id), \\\n\tSRI(CM_IGAM_LUT_SEQ_COLOR, CM, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR, id), \\\n\tSRI(CM_CMOUT_CONTROL, CM, id)\n\n\n#define TF_REG_LIST_SH_MASK_DCN(mask_sh)\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_CONTROL, CM_GAMUT_REMAP_MODE, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C11_C12, CM_GAMUT_REMAP_C11, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C11_C12, CM_GAMUT_REMAP_C12, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C13_C14, CM_GAMUT_REMAP_C13, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C13_C14, CM_GAMUT_REMAP_C14, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C21_C22, CM_GAMUT_REMAP_C21, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C21_C22, CM_GAMUT_REMAP_C22, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C23_C24, CM_GAMUT_REMAP_C23, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C23_C24, CM_GAMUT_REMAP_C24, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C31_C32, CM_GAMUT_REMAP_C31, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C31_C32, CM_GAMUT_REMAP_C32, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C33_C34, CM_GAMUT_REMAP_C33, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C33_C34, CM_GAMUT_REMAP_C34, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_LEFT, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_RIGHT, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_BOTTOM, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_TOP, mask_sh),\\\n\tTF_SF(DSCL0_OTG_H_BLANK, OTG_H_BLANK_START, mask_sh),\\\n\tTF_SF(DSCL0_OTG_H_BLANK, OTG_H_BLANK_END, mask_sh),\\\n\tTF_SF(DSCL0_OTG_V_BLANK, OTG_V_BLANK_START, mask_sh),\\\n\tTF_SF(DSCL0_OTG_V_BLANK, OTG_V_BLANK_END, mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, INTERLEAVE_EN, mask_sh),\\\n\tTF2_SF(DSCL0, LB_DATA_FORMAT__ALPHA_EN, mask_sh),\\\n\tTF_SF(DSCL0_LB_MEMORY_CTRL, MEMORY_CONFIG, mask_sh),\\\n\tTF_SF(DSCL0_LB_MEMORY_CTRL, LB_MAX_PARTITIONS, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_MODE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_NUM_PIPE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_PIPE_ID, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_CONTROL, SCL_BOUNDARY_MODE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_BLACK_OFFSET, SCL_BLACK_OFFSET_RGB_Y, mask_sh),\\\n\tTF_SF(DSCL0_SCL_BLACK_OFFSET, SCL_BLACK_OFFSET_CBCR, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_V_NUM_TAPS, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_H_NUM_TAPS, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_V_NUM_TAPS_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_H_NUM_TAPS_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_TAP_PAIR_IDX, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_PHASE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_FILTER_TYPE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_EVEN_TAP_COEF, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_EVEN_TAP_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_ODD_TAP_COEF, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_ODD_TAP_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_HARDCODE_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_SHARP_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_SHARP_FACTOR, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_HARDCODE_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_SHARP_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_SHARP_FACTOR, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, SCL_COEF_RAM_SELECT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, DSCL_MODE, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_START, RECOUT_START_X, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_START, RECOUT_START_Y, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_SIZE, RECOUT_WIDTH, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_SIZE, RECOUT_HEIGHT, mask_sh),\\\n\tTF_SF(DSCL0_MPC_SIZE, MPC_WIDTH, mask_sh),\\\n\tTF_SF(DSCL0_MPC_SIZE, MPC_HEIGHT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_SCALE_RATIO, SCL_H_SCALE_RATIO, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_SCALE_RATIO, SCL_V_SCALE_RATIO, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C, SCL_H_SCALE_RATIO_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_SCALE_RATIO_C, SCL_V_SCALE_RATIO_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_FRAC, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_INT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT_C, SCL_H_INIT_FRAC_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT_C, SCL_H_INIT_INT_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_FRAC, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_INT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT, SCL_V_INIT_FRAC_BOT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT, SCL_V_INIT_INT_BOT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_C, SCL_V_INIT_FRAC_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_C, SCL_V_INIT_INT_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT_C, SCL_V_INIT_FRAC_BOT_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT_C, SCL_V_INIT_INT_BOT_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, SCL_CHROMA_COEF_MODE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, SCL_COEF_RAM_SELECT_CURRENT, mask_sh), \\\n\tTF_SF(DSCL0_DSCL_MEM_PWR_CTRL, LUT_MEM_PWR_FORCE, mask_sh), \\\n\tTF_SF(DSCL0_DSCL_MEM_PWR_STATUS, LUT_MEM_PWR_STATE, mask_sh), \\\n\tTF_SF(CM0_CM_ICSC_CONTROL, CM_ICSC_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_ICSC_C11_C12, CM_ICSC_C11, mask_sh), \\\n\tTF_SF(CM0_CM_ICSC_C11_C12, CM_ICSC_C12, mask_sh), \\\n\tTF_SF(CM0_CM_ICSC_C33_C34, CM_ICSC_C33, mask_sh), \\\n\tTF_SF(CM0_CM_ICSC_C33_C34, CM_ICSC_C34, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_START_CNTL_B, CM_DGAM_RAMB_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_START_CNTL_B, CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_START_CNTL_G, CM_DGAM_RAMB_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_START_CNTL_G, CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_START_CNTL_R, CM_DGAM_RAMB_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_START_CNTL_R, CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_SLOPE_CNTL_B, CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_SLOPE_CNTL_G, CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_SLOPE_CNTL_R, CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL1_B, CM_DGAM_RAMB_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_B, CM_DGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_B, CM_DGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL1_G, CM_DGAM_RAMB_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_G, CM_DGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_G, CM_DGAM_RAMB_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL1_R, CM_DGAM_RAMB_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_R, CM_DGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_R, CM_DGAM_RAMB_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_START_CNTL_B, CM_DGAM_RAMA_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_START_CNTL_B, CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_START_CNTL_G, CM_DGAM_RAMA_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_START_CNTL_G, CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_START_CNTL_R, CM_DGAM_RAMA_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_START_CNTL_R, CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_SLOPE_CNTL_B, CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_SLOPE_CNTL_G, CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_SLOPE_CNTL_R, CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL1_B, CM_DGAM_RAMA_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_B, CM_DGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_B, CM_DGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL1_G, CM_DGAM_RAMA_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_G, CM_DGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_G, CM_DGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL1_R, CM_DGAM_RAMA_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_R, CM_DGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_R, CM_DGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL, SHARED_MEM_PWR_DIS, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_LUT_WRITE_EN_MASK, CM_DGAM_LUT_WRITE_EN_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_LUT_WRITE_EN_MASK, CM_DGAM_LUT_WRITE_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_LUT_INDEX, CM_DGAM_LUT_INDEX, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_LUT_DATA, CM_DGAM_LUT_DATA, mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_CONTROL, CM_DGAM_LUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_TEST_DEBUG_INDEX, CM_TEST_DEBUG_INDEX, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \\\n\tTF2_SF(CNVC_CFG0, FORMAT_CONTROL__ALPHA_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_EXPANSION_MODE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_MODE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_EXPANSION_MODE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ENABLE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_COLOR0, CUR0_COLOR0, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_COLOR1, CUR0_COLOR1, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_FP_SCALE_BIAS, CUR0_FP_BIAS, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_FP_SCALE_BIAS, CUR0_FP_SCALE, mask_sh), \\\n\tTF_SF(DPP_TOP0_DPP_CONTROL, DPP_CLOCK_ENABLE, mask_sh), \\\n\tTF_SF(CM0_CM_HDR_MULT_COEF, CM_HDR_MULT_COEF, mask_sh)\n\n#define TF_REG_LIST_SH_MASK_DCN10(mask_sh)\\\n\tTF_REG_LIST_SH_MASK_DCN(mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, PIXEL_DEPTH, mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, PIXEL_EXPAN_MODE, mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, PIXEL_REDUCE_MODE, mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, DYNAMIC_PIXEL_DEPTH, mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, DITHER_EN, mask_sh),\\\n\tTF_SF(CM0_CM_COMA_C11_C12, CM_COMA_C11, mask_sh),\\\n\tTF_SF(CM0_CM_COMA_C11_C12, CM_COMA_C12, mask_sh),\\\n\tTF_SF(CM0_CM_COMA_C33_C34, CM_COMA_C33, mask_sh),\\\n\tTF_SF(CM0_CM_COMA_C33_C34, CM_COMA_C34, mask_sh),\\\n\tTF_SF(CM0_CM_COMB_C11_C12, CM_COMB_C11, mask_sh),\\\n\tTF_SF(CM0_CM_COMB_C11_C12, CM_COMB_C12, mask_sh),\\\n\tTF_SF(CM0_CM_COMB_C33_C34, CM_COMB_C33, mask_sh),\\\n\tTF_SF(CM0_CM_COMB_C33_C34, CM_COMB_C34, mask_sh),\\\n\tTF_SF(CM0_CM_OCSC_CONTROL, CM_OCSC_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_OCSC_C11_C12, CM_OCSC_C11, mask_sh), \\\n\tTF_SF(CM0_CM_OCSC_C11_C12, CM_OCSC_C12, mask_sh), \\\n\tTF_SF(CM0_CM_OCSC_C33_C34, CM_OCSC_C33, mask_sh), \\\n\tTF_SF(CM0_CM_OCSC_C33_C34, CM_OCSC_C34, mask_sh), \\\n\tTF_SF(CM0_CM_BNS_VALUES_R, CM_BNS_BIAS_R, mask_sh), \\\n\tTF_SF(CM0_CM_BNS_VALUES_G, CM_BNS_BIAS_G, mask_sh), \\\n\tTF_SF(CM0_CM_BNS_VALUES_B, CM_BNS_BIAS_B, mask_sh), \\\n\tTF_SF(CM0_CM_BNS_VALUES_R, CM_BNS_SCALE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BNS_VALUES_G, CM_BNS_SCALE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BNS_VALUES_B, CM_BNS_SCALE_B, mask_sh), \\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL, RGAM_MEM_PWR_FORCE, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_LUT_DATA, CM_RGAM_LUT_DATA, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_LUT_WRITE_EN_MASK, CM_RGAM_LUT_WRITE_EN_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_LUT_WRITE_EN_MASK, CM_RGAM_LUT_WRITE_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_LUT_INDEX, CM_RGAM_LUT_INDEX, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_START_CNTL_B, CM_RGAM_RAMB_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_START_CNTL_B, CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_START_CNTL_G, CM_RGAM_RAMB_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_START_CNTL_G, CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_START_CNTL_R, CM_RGAM_RAMB_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_START_CNTL_R, CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_SLOPE_CNTL_B, CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_SLOPE_CNTL_G, CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_SLOPE_CNTL_R, CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL1_B, CM_RGAM_RAMB_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_B, CM_RGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_B, CM_RGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL1_G, CM_RGAM_RAMB_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_G, CM_RGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_G, CM_RGAM_RAMB_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL1_R, CM_RGAM_RAMB_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_R, CM_RGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_R, CM_RGAM_RAMB_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_START_CNTL_B, CM_RGAM_RAMA_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_START_CNTL_B, CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_START_CNTL_G, CM_RGAM_RAMA_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_START_CNTL_G, CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_START_CNTL_R, CM_RGAM_RAMA_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_START_CNTL_R, CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_SLOPE_CNTL_B, CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_SLOPE_CNTL_G, CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_SLOPE_CNTL_R, CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL1_B, CM_RGAM_RAMA_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_B, CM_RGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_B, CM_RGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL1_G, CM_RGAM_RAMA_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_G, CM_RGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_G, CM_RGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL1_R, CM_RGAM_RAMA_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_R, CM_RGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_R, CM_RGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_RGAM_CONTROL, CM_RGAM_LUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_FORMAT_R, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_FORMAT_G, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_FORMAT_B, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_INPUT_FORMAT, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_DGAM_CONFIG_STATUS, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_HOST_EN, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_RW_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_WRITE_EN_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_RW_INDEX, CM_IGAM_LUT_RW_INDEX, mask_sh), \\\n\tTF_SF(CM0_CM_CONTROL, CM_BYPASS_EN, mask_sh), \\\n\tTF_SF(CM0_CM_IGAM_LUT_SEQ_COLOR, CM_IGAM_LUT_SEQ_COLOR, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, OUTPUT_FP, mask_sh), \\\n\tTF_SF(CM0_CM_CMOUT_CONTROL, CM_CMOUT_ROUND_TRUNC_MODE, mask_sh), \\\n\tTF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tTF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tTF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tTF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tTF_SF(DPP_TOP0_DPP_CONTROL, DPPCLK_RATE_CONTROL, mask_sh)\n\n \n\n#define TF_DEBUG_REG_LIST_SH_DCN10 \\\n\t.CM_TEST_DEBUG_DATA_ID9_ICSC_MODE = 4, \\\n\t.CM_TEST_DEBUG_DATA_ID9_OCSC_MODE = 16\n\n#define TF_DEBUG_REG_LIST_MASK_DCN10 \\\n\t.CM_TEST_DEBUG_DATA_ID9_ICSC_MODE = 0x30, \\\n\t.CM_TEST_DEBUG_DATA_ID9_OCSC_MODE = 0x70000\n\n#define TF_REG_FIELD_LIST(type) \\\n\ttype EXT_OVERSCAN_LEFT; \\\n\ttype EXT_OVERSCAN_RIGHT; \\\n\ttype EXT_OVERSCAN_BOTTOM; \\\n\ttype EXT_OVERSCAN_TOP; \\\n\ttype OTG_H_BLANK_START; \\\n\ttype OTG_H_BLANK_END; \\\n\ttype OTG_V_BLANK_START; \\\n\ttype OTG_V_BLANK_END; \\\n\ttype PIXEL_DEPTH; \\\n\ttype PIXEL_EXPAN_MODE; \\\n\ttype PIXEL_REDUCE_MODE; \\\n\ttype DYNAMIC_PIXEL_DEPTH; \\\n\ttype DITHER_EN; \\\n\ttype INTERLEAVE_EN; \\\n\ttype LB_DATA_FORMAT__ALPHA_EN; \\\n\ttype MEMORY_CONFIG; \\\n\ttype LB_MAX_PARTITIONS; \\\n\ttype AUTOCAL_MODE; \\\n\ttype AUTOCAL_NUM_PIPE; \\\n\ttype AUTOCAL_PIPE_ID; \\\n\ttype SCL_BOUNDARY_MODE; \\\n\ttype SCL_BLACK_OFFSET_RGB_Y; \\\n\ttype SCL_BLACK_OFFSET_CBCR; \\\n\ttype SCL_V_NUM_TAPS; \\\n\ttype SCL_H_NUM_TAPS; \\\n\ttype SCL_V_NUM_TAPS_C; \\\n\ttype SCL_H_NUM_TAPS_C; \\\n\ttype SCL_COEF_RAM_TAP_PAIR_IDX; \\\n\ttype SCL_COEF_RAM_PHASE; \\\n\ttype SCL_COEF_RAM_FILTER_TYPE; \\\n\ttype SCL_COEF_RAM_EVEN_TAP_COEF; \\\n\ttype SCL_COEF_RAM_EVEN_TAP_COEF_EN; \\\n\ttype SCL_COEF_RAM_ODD_TAP_COEF; \\\n\ttype SCL_COEF_RAM_ODD_TAP_COEF_EN; \\\n\ttype SCL_H_2TAP_HARDCODE_COEF_EN; \\\n\ttype SCL_H_2TAP_SHARP_EN; \\\n\ttype SCL_H_2TAP_SHARP_FACTOR; \\\n\ttype SCL_V_2TAP_HARDCODE_COEF_EN; \\\n\ttype SCL_V_2TAP_SHARP_EN; \\\n\ttype SCL_V_2TAP_SHARP_FACTOR; \\\n\ttype SCL_COEF_RAM_SELECT; \\\n\ttype DSCL_MODE; \\\n\ttype RECOUT_START_X; \\\n\ttype RECOUT_START_Y; \\\n\ttype RECOUT_WIDTH; \\\n\ttype RECOUT_HEIGHT; \\\n\ttype MPC_WIDTH; \\\n\ttype MPC_HEIGHT; \\\n\ttype SCL_H_SCALE_RATIO; \\\n\ttype SCL_V_SCALE_RATIO; \\\n\ttype SCL_H_SCALE_RATIO_C; \\\n\ttype SCL_V_SCALE_RATIO_C; \\\n\ttype SCL_H_INIT_FRAC; \\\n\ttype SCL_H_INIT_INT; \\\n\ttype SCL_H_INIT_FRAC_C; \\\n\ttype SCL_H_INIT_INT_C; \\\n\ttype SCL_V_INIT_FRAC; \\\n\ttype SCL_V_INIT_INT; \\\n\ttype SCL_V_INIT_FRAC_BOT; \\\n\ttype SCL_V_INIT_INT_BOT; \\\n\ttype SCL_V_INIT_FRAC_C; \\\n\ttype SCL_V_INIT_INT_C; \\\n\ttype SCL_V_INIT_FRAC_BOT_C; \\\n\ttype SCL_V_INIT_INT_BOT_C; \\\n\ttype SCL_CHROMA_COEF_MODE; \\\n\ttype SCL_COEF_RAM_SELECT_CURRENT; \\\n\ttype LUT_MEM_PWR_FORCE; \\\n\ttype LUT_MEM_PWR_STATE; \\\n\ttype CM_GAMUT_REMAP_MODE; \\\n\ttype CM_GAMUT_REMAP_C11; \\\n\ttype CM_GAMUT_REMAP_C12; \\\n\ttype CM_GAMUT_REMAP_C13; \\\n\ttype CM_GAMUT_REMAP_C14; \\\n\ttype CM_GAMUT_REMAP_C21; \\\n\ttype CM_GAMUT_REMAP_C22; \\\n\ttype CM_GAMUT_REMAP_C23; \\\n\ttype CM_GAMUT_REMAP_C24; \\\n\ttype CM_GAMUT_REMAP_C31; \\\n\ttype CM_GAMUT_REMAP_C32; \\\n\ttype CM_GAMUT_REMAP_C33; \\\n\ttype CM_GAMUT_REMAP_C34; \\\n\ttype CM_COMA_C11; \\\n\ttype CM_COMA_C12; \\\n\ttype CM_COMA_C33; \\\n\ttype CM_COMA_C34; \\\n\ttype CM_COMB_C11; \\\n\ttype CM_COMB_C12; \\\n\ttype CM_COMB_C33; \\\n\ttype CM_COMB_C34; \\\n\ttype CM_OCSC_MODE; \\\n\ttype CM_OCSC_C11; \\\n\ttype CM_OCSC_C12; \\\n\ttype CM_OCSC_C33; \\\n\ttype CM_OCSC_C34; \\\n\ttype RGAM_MEM_PWR_FORCE; \\\n\ttype CM_RGAM_LUT_DATA; \\\n\ttype CM_RGAM_LUT_WRITE_EN_MASK; \\\n\ttype CM_RGAM_LUT_WRITE_SEL; \\\n\ttype CM_RGAM_LUT_INDEX; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_START_B; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_START_G; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_START_R; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_B; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_BASE_B; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_G; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_SLOPE_G; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_BASE_G; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_R; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_SLOPE_R; \\\n\ttype CM_RGAM_RAMB_EXP_REGION_END_BASE_R; \\\n\ttype CM_RGAM_RAMB_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMB_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMB_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMB_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMB_EXP_REGION32_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMB_EXP_REGION32_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMB_EXP_REGION33_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMB_EXP_REGION33_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_START_B; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_START_G; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_START_R; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_B; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_BASE_B; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_G; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_SLOPE_G; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_BASE_G; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_R; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_SLOPE_R; \\\n\ttype CM_RGAM_RAMA_EXP_REGION_END_BASE_R; \\\n\ttype CM_RGAM_RAMA_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMA_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMA_EXP_REGION32_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMA_EXP_REGION32_NUM_SEGMENTS; \\\n\ttype CM_RGAM_RAMA_EXP_REGION33_LUT_OFFSET; \\\n\ttype CM_RGAM_RAMA_EXP_REGION33_NUM_SEGMENTS; \\\n\ttype CM_RGAM_LUT_MODE; \\\n\ttype CM_CMOUT_ROUND_TRUNC_MODE; \\\n\ttype CM_BLNDGAM_LUT_MODE; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_R; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_R; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_R; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_R; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION2_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION2_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION3_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION3_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION4_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION4_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION5_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION5_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION6_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION6_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION7_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION7_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION8_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION8_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION9_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION9_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION10_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION10_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION11_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION11_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION12_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION12_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION13_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION13_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION14_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION14_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION15_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION15_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION16_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION16_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION17_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION17_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION18_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION18_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION19_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION19_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION20_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION20_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION21_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION21_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION22_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION22_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION23_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION23_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION24_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION24_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION25_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION25_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION26_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION26_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION27_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION27_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION28_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION28_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION29_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION29_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION30_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION30_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION31_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION31_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION32_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION32_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION33_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION33_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION2_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION2_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION3_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION3_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION4_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION4_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION5_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION5_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION6_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION6_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION7_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION7_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION8_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION8_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION9_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION9_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION10_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION10_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION11_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION11_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION12_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION12_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION13_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION13_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION14_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION14_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION15_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION15_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION16_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION16_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION17_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION17_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION18_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION18_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION19_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION19_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION20_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION20_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION21_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION21_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION22_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION22_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION23_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION23_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION24_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION24_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION25_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION25_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION26_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION26_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION27_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION27_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION28_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION28_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION29_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION29_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION30_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION30_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION31_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION31_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION32_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION32_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION33_LUT_OFFSET; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION33_NUM_SEGMENTS; \\\n\ttype CM_BLNDGAM_LUT_WRITE_EN_MASK; \\\n\ttype CM_BLNDGAM_LUT_WRITE_SEL; \\\n\ttype CM_BLNDGAM_CONFIG_STATUS; \\\n\ttype CM_BLNDGAM_LUT_INDEX; \\\n\ttype BLNDGAM_MEM_PWR_FORCE; \\\n\ttype CM_3DLUT_MODE; \\\n\ttype CM_3DLUT_SIZE; \\\n\ttype CM_3DLUT_INDEX; \\\n\ttype CM_3DLUT_DATA0; \\\n\ttype CM_3DLUT_DATA1; \\\n\ttype CM_3DLUT_DATA_30BIT; \\\n\ttype CM_3DLUT_WRITE_EN_MASK; \\\n\ttype CM_3DLUT_RAM_SEL; \\\n\ttype CM_3DLUT_30BIT_EN; \\\n\ttype CM_3DLUT_CONFIG_STATUS; \\\n\ttype CM_3DLUT_READ_SEL; \\\n\ttype CM_SHAPER_LUT_MODE; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_START_B; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_START_G; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_START_R; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_END_B; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_END_BASE_B; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_END_G; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_END_BASE_G; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_END_R; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION_END_BASE_R; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_START_B; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_START_G; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_START_R; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_END_B; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_END_BASE_B; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_END_G; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_END_BASE_G; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_END_R; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION_END_BASE_R; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET; \\\n\ttype CM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS; \\\n\ttype CM_SHAPER_LUT_WRITE_EN_MASK; \\\n\ttype CM_SHAPER_CONFIG_STATUS; \\\n\ttype CM_SHAPER_LUT_WRITE_SEL; \\\n\ttype CM_SHAPER_LUT_INDEX; \\\n\ttype CM_SHAPER_LUT_DATA; \\\n\ttype CM_DGAM_CONFIG_STATUS; \\\n\ttype CM_ICSC_MODE; \\\n\ttype CM_ICSC_C11; \\\n\ttype CM_ICSC_C12; \\\n\ttype CM_ICSC_C33; \\\n\ttype CM_ICSC_C34; \\\n\ttype CM_BNS_BIAS_R; \\\n\ttype CM_BNS_BIAS_G; \\\n\ttype CM_BNS_BIAS_B; \\\n\ttype CM_BNS_SCALE_R; \\\n\ttype CM_BNS_SCALE_G; \\\n\ttype CM_BNS_SCALE_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_START_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_START_G; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_START_R; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_BASE_B; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_G; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_SLOPE_G; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_BASE_G; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_R; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_SLOPE_R; \\\n\ttype CM_DGAM_RAMB_EXP_REGION_END_BASE_R; \\\n\ttype CM_DGAM_RAMB_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMB_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMB_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMB_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMB_EXP_REGION14_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMB_EXP_REGION14_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMB_EXP_REGION15_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMB_EXP_REGION15_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_START_B; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_START_G; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_G; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_START_R; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_R; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_B; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_BASE_B; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_G; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_SLOPE_G; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_BASE_G; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_R; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_SLOPE_R; \\\n\ttype CM_DGAM_RAMA_EXP_REGION_END_BASE_R; \\\n\ttype CM_DGAM_RAMA_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMA_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMA_EXP_REGION14_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMA_EXP_REGION14_NUM_SEGMENTS; \\\n\ttype CM_DGAM_RAMA_EXP_REGION15_LUT_OFFSET; \\\n\ttype CM_DGAM_RAMA_EXP_REGION15_NUM_SEGMENTS; \\\n\ttype SHARED_MEM_PWR_DIS; \\\n\ttype CM_IGAM_LUT_FORMAT_R; \\\n\ttype CM_IGAM_LUT_FORMAT_G; \\\n\ttype CM_IGAM_LUT_FORMAT_B; \\\n\ttype CM_IGAM_LUT_HOST_EN; \\\n\ttype CM_IGAM_LUT_RW_MODE; \\\n\ttype CM_IGAM_LUT_WRITE_EN_MASK; \\\n\ttype CM_IGAM_LUT_SEL; \\\n\ttype CM_IGAM_LUT_SEQ_COLOR; \\\n\ttype CM_IGAM_DGAM_CONFIG_STATUS; \\\n\ttype CM_DGAM_LUT_WRITE_EN_MASK; \\\n\ttype CM_DGAM_LUT_WRITE_SEL; \\\n\ttype CM_DGAM_LUT_INDEX; \\\n\ttype CM_DGAM_LUT_DATA; \\\n\ttype CM_DGAM_LUT_MODE; \\\n\ttype CM_IGAM_LUT_MODE; \\\n\ttype CM_IGAM_INPUT_FORMAT; \\\n\ttype CM_IGAM_LUT_RW_INDEX; \\\n\ttype CM_BYPASS_EN; \\\n\ttype FORMAT_EXPANSION_MODE; \\\n\ttype CNVC_BYPASS; \\\n\ttype OUTPUT_FP; \\\n\ttype CNVC_SURFACE_PIXEL_FORMAT; \\\n\ttype CURSOR_MODE; \\\n\ttype CURSOR_PITCH; \\\n\ttype CURSOR_LINES_PER_CHUNK; \\\n\ttype CURSOR_ENABLE; \\\n\ttype CUR0_MODE; \\\n\ttype CUR0_EXPANSION_MODE; \\\n\ttype CUR0_ENABLE; \\\n\ttype CM_BYPASS; \\\n\ttype CM_TEST_DEBUG_INDEX; \\\n\ttype CM_TEST_DEBUG_DATA_ID9_ICSC_MODE; \\\n\ttype CM_TEST_DEBUG_DATA_ID9_OCSC_MODE;\\\n\ttype FORMAT_CONTROL__ALPHA_EN; \\\n\ttype CUR0_COLOR0; \\\n\ttype CUR0_COLOR1; \\\n\ttype DPPCLK_RATE_CONTROL; \\\n\ttype DPP_CLOCK_ENABLE; \\\n\ttype CM_HDR_MULT_COEF; \\\n\ttype CUR0_FP_BIAS; \\\n\ttype CUR0_FP_SCALE;\n\nstruct dcn_dpp_shift {\n\tTF_REG_FIELD_LIST(uint8_t)\n};\n\nstruct dcn_dpp_mask {\n\tTF_REG_FIELD_LIST(uint32_t)\n};\n\n#define DPP_COMMON_REG_VARIABLE_LIST \\\n\tuint32_t DSCL_EXT_OVERSCAN_LEFT_RIGHT; \\\n\tuint32_t DSCL_EXT_OVERSCAN_TOP_BOTTOM; \\\n\tuint32_t OTG_H_BLANK; \\\n\tuint32_t OTG_V_BLANK; \\\n\tuint32_t DSCL_MEM_PWR_CTRL; \\\n\tuint32_t DSCL_MEM_PWR_STATUS; \\\n\tuint32_t SCL_MODE; \\\n\tuint32_t LB_DATA_FORMAT; \\\n\tuint32_t LB_MEMORY_CTRL; \\\n\tuint32_t DSCL_AUTOCAL; \\\n\tuint32_t DSCL_CONTROL; \\\n\tuint32_t SCL_BLACK_OFFSET; \\\n\tuint32_t SCL_TAP_CONTROL; \\\n\tuint32_t SCL_COEF_RAM_TAP_SELECT; \\\n\tuint32_t SCL_COEF_RAM_TAP_DATA; \\\n\tuint32_t DSCL_2TAP_CONTROL; \\\n\tuint32_t MPC_SIZE; \\\n\tuint32_t SCL_HORZ_FILTER_SCALE_RATIO; \\\n\tuint32_t SCL_VERT_FILTER_SCALE_RATIO; \\\n\tuint32_t SCL_HORZ_FILTER_SCALE_RATIO_C; \\\n\tuint32_t SCL_VERT_FILTER_SCALE_RATIO_C; \\\n\tuint32_t SCL_HORZ_FILTER_INIT; \\\n\tuint32_t SCL_HORZ_FILTER_INIT_C; \\\n\tuint32_t SCL_VERT_FILTER_INIT; \\\n\tuint32_t SCL_VERT_FILTER_INIT_BOT; \\\n\tuint32_t SCL_VERT_FILTER_INIT_C; \\\n\tuint32_t SCL_VERT_FILTER_INIT_BOT_C; \\\n\tuint32_t RECOUT_START; \\\n\tuint32_t RECOUT_SIZE; \\\n\tuint32_t CM_GAMUT_REMAP_CONTROL; \\\n\tuint32_t CM_GAMUT_REMAP_C11_C12; \\\n\tuint32_t CM_GAMUT_REMAP_C13_C14; \\\n\tuint32_t CM_GAMUT_REMAP_C21_C22; \\\n\tuint32_t CM_GAMUT_REMAP_C23_C24; \\\n\tuint32_t CM_GAMUT_REMAP_C31_C32; \\\n\tuint32_t CM_GAMUT_REMAP_C33_C34; \\\n\tuint32_t CM_COMA_C11_C12; \\\n\tuint32_t CM_COMA_C33_C34; \\\n\tuint32_t CM_COMB_C11_C12; \\\n\tuint32_t CM_COMB_C33_C34; \\\n\tuint32_t CM_OCSC_CONTROL; \\\n\tuint32_t CM_OCSC_C11_C12; \\\n\tuint32_t CM_OCSC_C33_C34; \\\n\tuint32_t CM_MEM_PWR_CTRL; \\\n\tuint32_t CM_RGAM_LUT_DATA; \\\n\tuint32_t CM_RGAM_LUT_WRITE_EN_MASK; \\\n\tuint32_t CM_RGAM_LUT_INDEX; \\\n\tuint32_t CM_RGAM_RAMB_START_CNTL_B; \\\n\tuint32_t CM_RGAM_RAMB_START_CNTL_G; \\\n\tuint32_t CM_RGAM_RAMB_START_CNTL_R; \\\n\tuint32_t CM_RGAM_RAMB_SLOPE_CNTL_B; \\\n\tuint32_t CM_RGAM_RAMB_SLOPE_CNTL_G; \\\n\tuint32_t CM_RGAM_RAMB_SLOPE_CNTL_R; \\\n\tuint32_t CM_RGAM_RAMB_END_CNTL1_B; \\\n\tuint32_t CM_RGAM_RAMB_END_CNTL2_B; \\\n\tuint32_t CM_RGAM_RAMB_END_CNTL1_G; \\\n\tuint32_t CM_RGAM_RAMB_END_CNTL2_G; \\\n\tuint32_t CM_RGAM_RAMB_END_CNTL1_R; \\\n\tuint32_t CM_RGAM_RAMB_END_CNTL2_R; \\\n\tuint32_t CM_RGAM_RAMB_REGION_0_1; \\\n\tuint32_t CM_RGAM_RAMB_REGION_32_33; \\\n\tuint32_t CM_RGAM_RAMA_START_CNTL_B; \\\n\tuint32_t CM_RGAM_RAMA_START_CNTL_G; \\\n\tuint32_t CM_RGAM_RAMA_START_CNTL_R; \\\n\tuint32_t CM_RGAM_RAMA_SLOPE_CNTL_B; \\\n\tuint32_t CM_RGAM_RAMA_SLOPE_CNTL_G; \\\n\tuint32_t CM_RGAM_RAMA_SLOPE_CNTL_R; \\\n\tuint32_t CM_RGAM_RAMA_END_CNTL1_B; \\\n\tuint32_t CM_RGAM_RAMA_END_CNTL2_B; \\\n\tuint32_t CM_RGAM_RAMA_END_CNTL1_G; \\\n\tuint32_t CM_RGAM_RAMA_END_CNTL2_G; \\\n\tuint32_t CM_RGAM_RAMA_END_CNTL1_R; \\\n\tuint32_t CM_RGAM_RAMA_END_CNTL2_R; \\\n\tuint32_t CM_RGAM_RAMA_REGION_0_1; \\\n\tuint32_t CM_RGAM_RAMA_REGION_32_33; \\\n\tuint32_t CM_RGAM_CONTROL; \\\n\tuint32_t CM_CMOUT_CONTROL; \\\n\tuint32_t CM_BLNDGAM_LUT_WRITE_EN_MASK; \\\n\tuint32_t CM_BLNDGAM_CONTROL; \\\n\tuint32_t CM_BLNDGAM_RAMB_START_CNTL_B; \\\n\tuint32_t CM_BLNDGAM_RAMB_START_CNTL_G; \\\n\tuint32_t CM_BLNDGAM_RAMB_START_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_RAMB_SLOPE_CNTL_B; \\\n\tuint32_t CM_BLNDGAM_RAMB_SLOPE_CNTL_G; \\\n\tuint32_t CM_BLNDGAM_RAMB_SLOPE_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_RAMB_END_CNTL1_B; \\\n\tuint32_t CM_BLNDGAM_RAMB_END_CNTL2_B; \\\n\tuint32_t CM_BLNDGAM_RAMB_END_CNTL1_G; \\\n\tuint32_t CM_BLNDGAM_RAMB_END_CNTL2_G; \\\n\tuint32_t CM_BLNDGAM_RAMB_END_CNTL1_R; \\\n\tuint32_t CM_BLNDGAM_RAMB_END_CNTL2_R; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_0_1; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_2_3; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_4_5; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_6_7; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_8_9; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_10_11; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_12_13; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_14_15; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_16_17; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_18_19; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_20_21; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_22_23; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_24_25; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_26_27; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_28_29; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_30_31; \\\n\tuint32_t CM_BLNDGAM_RAMB_REGION_32_33; \\\n\tuint32_t CM_BLNDGAM_RAMA_START_CNTL_B; \\\n\tuint32_t CM_BLNDGAM_RAMA_START_CNTL_G; \\\n\tuint32_t CM_BLNDGAM_RAMA_START_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_RAMA_SLOPE_CNTL_B; \\\n\tuint32_t CM_BLNDGAM_RAMA_SLOPE_CNTL_G; \\\n\tuint32_t CM_BLNDGAM_RAMA_SLOPE_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_RAMA_END_CNTL1_B; \\\n\tuint32_t CM_BLNDGAM_RAMA_END_CNTL2_B; \\\n\tuint32_t CM_BLNDGAM_RAMA_END_CNTL1_G; \\\n\tuint32_t CM_BLNDGAM_RAMA_END_CNTL2_G; \\\n\tuint32_t CM_BLNDGAM_RAMA_END_CNTL1_R; \\\n\tuint32_t CM_BLNDGAM_RAMA_END_CNTL2_R; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_0_1; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_2_3; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_4_5; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_6_7; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_8_9; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_10_11; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_12_13; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_14_15; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_16_17; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_18_19; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_20_21; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_22_23; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_24_25; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_26_27; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_28_29; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_30_31; \\\n\tuint32_t CM_BLNDGAM_RAMA_REGION_32_33; \\\n\tuint32_t CM_BLNDGAM_LUT_INDEX; \\\n\tuint32_t CM_3DLUT_MODE; \\\n\tuint32_t CM_3DLUT_INDEX; \\\n\tuint32_t CM_3DLUT_DATA; \\\n\tuint32_t CM_3DLUT_DATA_30BIT; \\\n\tuint32_t CM_3DLUT_READ_WRITE_CONTROL; \\\n\tuint32_t CM_SHAPER_LUT_WRITE_EN_MASK; \\\n\tuint32_t CM_SHAPER_CONTROL; \\\n\tuint32_t CM_SHAPER_RAMB_START_CNTL_B; \\\n\tuint32_t CM_SHAPER_RAMB_START_CNTL_G; \\\n\tuint32_t CM_SHAPER_RAMB_START_CNTL_R; \\\n\tuint32_t CM_SHAPER_RAMB_END_CNTL_B; \\\n\tuint32_t CM_SHAPER_RAMB_END_CNTL_G; \\\n\tuint32_t CM_SHAPER_RAMB_END_CNTL_R; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_0_1; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_2_3; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_4_5; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_6_7; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_8_9; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_10_11; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_12_13; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_14_15; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_16_17; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_18_19; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_20_21; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_22_23; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_24_25; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_26_27; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_28_29; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_30_31; \\\n\tuint32_t CM_SHAPER_RAMB_REGION_32_33; \\\n\tuint32_t CM_SHAPER_RAMA_START_CNTL_B; \\\n\tuint32_t CM_SHAPER_RAMA_START_CNTL_G; \\\n\tuint32_t CM_SHAPER_RAMA_START_CNTL_R; \\\n\tuint32_t CM_SHAPER_RAMA_END_CNTL_B; \\\n\tuint32_t CM_SHAPER_RAMA_END_CNTL_G; \\\n\tuint32_t CM_SHAPER_RAMA_END_CNTL_R; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_0_1; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_2_3; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_4_5; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_6_7; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_8_9; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_10_11; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_12_13; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_14_15; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_16_17; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_18_19; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_20_21; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_22_23; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_24_25; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_26_27; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_28_29; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_30_31; \\\n\tuint32_t CM_SHAPER_RAMA_REGION_32_33; \\\n\tuint32_t CM_SHAPER_LUT_INDEX; \\\n\tuint32_t CM_SHAPER_LUT_DATA; \\\n\tuint32_t CM_ICSC_CONTROL; \\\n\tuint32_t CM_ICSC_C11_C12; \\\n\tuint32_t CM_ICSC_C33_C34; \\\n\tuint32_t CM_BNS_VALUES_R; \\\n\tuint32_t CM_BNS_VALUES_G; \\\n\tuint32_t CM_BNS_VALUES_B; \\\n\tuint32_t CM_DGAM_RAMB_START_CNTL_B; \\\n\tuint32_t CM_DGAM_RAMB_START_CNTL_G; \\\n\tuint32_t CM_DGAM_RAMB_START_CNTL_R; \\\n\tuint32_t CM_DGAM_RAMB_SLOPE_CNTL_B; \\\n\tuint32_t CM_DGAM_RAMB_SLOPE_CNTL_G; \\\n\tuint32_t CM_DGAM_RAMB_SLOPE_CNTL_R; \\\n\tuint32_t CM_DGAM_RAMB_END_CNTL1_B; \\\n\tuint32_t CM_DGAM_RAMB_END_CNTL2_B; \\\n\tuint32_t CM_DGAM_RAMB_END_CNTL1_G; \\\n\tuint32_t CM_DGAM_RAMB_END_CNTL2_G; \\\n\tuint32_t CM_DGAM_RAMB_END_CNTL1_R; \\\n\tuint32_t CM_DGAM_RAMB_END_CNTL2_R; \\\n\tuint32_t CM_DGAM_RAMB_REGION_0_1; \\\n\tuint32_t CM_DGAM_RAMB_REGION_14_15; \\\n\tuint32_t CM_DGAM_RAMA_START_CNTL_B; \\\n\tuint32_t CM_DGAM_RAMA_START_CNTL_G; \\\n\tuint32_t CM_DGAM_RAMA_START_CNTL_R; \\\n\tuint32_t CM_DGAM_RAMA_SLOPE_CNTL_B; \\\n\tuint32_t CM_DGAM_RAMA_SLOPE_CNTL_G; \\\n\tuint32_t CM_DGAM_RAMA_SLOPE_CNTL_R; \\\n\tuint32_t CM_DGAM_RAMA_END_CNTL1_B; \\\n\tuint32_t CM_DGAM_RAMA_END_CNTL2_B; \\\n\tuint32_t CM_DGAM_RAMA_END_CNTL1_G; \\\n\tuint32_t CM_DGAM_RAMA_END_CNTL2_G; \\\n\tuint32_t CM_DGAM_RAMA_END_CNTL1_R; \\\n\tuint32_t CM_DGAM_RAMA_END_CNTL2_R; \\\n\tuint32_t CM_DGAM_RAMA_REGION_0_1; \\\n\tuint32_t CM_DGAM_RAMA_REGION_14_15; \\\n\tuint32_t CM_DGAM_LUT_WRITE_EN_MASK; \\\n\tuint32_t CM_DGAM_LUT_INDEX; \\\n\tuint32_t CM_DGAM_LUT_DATA; \\\n\tuint32_t CM_CONTROL; \\\n\tuint32_t CM_DGAM_CONTROL; \\\n\tuint32_t CM_IGAM_CONTROL; \\\n\tuint32_t CM_IGAM_LUT_RW_CONTROL; \\\n\tuint32_t CM_IGAM_LUT_RW_INDEX; \\\n\tuint32_t CM_IGAM_LUT_SEQ_COLOR; \\\n\tuint32_t CM_TEST_DEBUG_INDEX; \\\n\tuint32_t CM_TEST_DEBUG_DATA; \\\n\tuint32_t FORMAT_CONTROL; \\\n\tuint32_t CNVC_SURFACE_PIXEL_FORMAT; \\\n\tuint32_t CURSOR_CONTROL; \\\n\tuint32_t CURSOR0_CONTROL; \\\n\tuint32_t CURSOR0_COLOR0; \\\n\tuint32_t CURSOR0_COLOR1; \\\n\tuint32_t DPP_CONTROL; \\\n\tuint32_t CM_HDR_MULT_COEF; \\\n\tuint32_t CURSOR0_FP_SCALE_BIAS;\n\nstruct dcn_dpp_registers {\n\tDPP_COMMON_REG_VARIABLE_LIST\n};\n\nstruct dcn10_dpp {\n\tstruct dpp base;\n\n\tconst struct dcn_dpp_registers *tf_regs;\n\tconst struct dcn_dpp_shift *tf_shift;\n\tconst struct dcn_dpp_mask *tf_mask;\n\n\tconst uint16_t *filter_v;\n\tconst uint16_t *filter_h;\n\tconst uint16_t *filter_v_c;\n\tconst uint16_t *filter_h_c;\n\tint lb_pixel_depth_supported;\n\tint lb_memory_size;\n\tint lb_bits_per_entry;\n\tbool is_write_to_ram_a_safe;\n\tstruct scaler_data scl_data;\n\tstruct pwl_params pwl_data;\n};\n\nenum dcn10_input_csc_select {\n\tINPUT_CSC_SELECT_BYPASS = 0,\n\tINPUT_CSC_SELECT_ICSC = 1,\n\tINPUT_CSC_SELECT_COMA = 2\n};\n\nvoid dpp1_set_cursor_attributes(\n\t\tstruct dpp *dpp_base,\n\t\tstruct dc_cursor_attributes *cursor_attributes);\n\nvoid dpp1_set_cursor_position(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct dc_cursor_position *pos,\n\t\tconst struct dc_cursor_mi_param *param,\n\t\tuint32_t width,\n\t\tuint32_t height);\n\nvoid dpp1_cnv_set_optional_cursor_attributes(\n\t\t\tstruct dpp *dpp_base,\n\t\t\tstruct dpp_cursor_attributes *attr);\n\nbool dpp1_dscl_is_lb_conf_valid(\n\t\tint ceil_vratio,\n\t\tint num_partitions,\n\t\tint vtaps);\n\nvoid dpp1_dscl_calc_lb_num_partitions(\n\t\tconst struct scaler_data *scl_data,\n\t\tenum lb_memory_config lb_config,\n\t\tint *num_part_y,\n\t\tint *num_part_c);\n\nvoid dpp1_degamma_ram_select(\n\t\tstruct dpp *dpp_base,\n\t\t\t\t\t\t\tbool use_ram_a);\n\nvoid dpp1_program_degamma_luta_settings(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\n\nvoid dpp1_program_degamma_lutb_settings(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\n\nvoid dpp1_program_degamma_lut(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num,\n\t\tbool is_ram_a);\n\nvoid dpp1_power_on_degamma_lut(\n\t\tstruct dpp *dpp_base,\n\tbool power_on);\n\nvoid dpp1_program_input_csc(\n\t\tstruct dpp *dpp_base,\n\t\tenum dc_color_space color_space,\n\t\tenum dcn10_input_csc_select select,\n\t\tconst struct out_csc_color_matrix *tbl_entry);\n\nvoid dpp1_program_bias_and_scale(\n\t\tstruct dpp *dpp_base,\n\t\tstruct dc_bias_and_scale *params);\n\nvoid dpp1_program_input_lut(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct dc_gamma *gamma);\n\nvoid dpp1_full_bypass(struct dpp *dpp_base);\n\nvoid dpp1_set_degamma(\n\t\tstruct dpp *dpp_base,\n\t\tenum ipp_degamma_mode mode);\n\nvoid dpp1_set_degamma_pwl(struct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\n\n\nvoid dpp_read_state(struct dpp *dpp_base,\n\t\tstruct dcn_dpp_state *s);\n\nvoid dpp_reset(struct dpp *dpp_base);\n\nvoid dpp1_cm_program_regamma_lut(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num);\n\nvoid dpp1_cm_power_on_regamma_lut(\n\tstruct dpp *dpp_base,\n\tbool power_on);\n\nvoid dpp1_cm_configure_regamma_lut(\n\t\tstruct dpp *dpp_base,\n\t\tbool is_ram_a);\n\n \nvoid dpp1_cm_program_regamma_luta_settings(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\n\n \nvoid dpp1_cm_program_regamma_lutb_settings(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\nvoid dpp1_cm_set_output_csc_adjustment(\n\t\tstruct dpp *dpp_base,\n\t\tconst uint16_t *regval);\n\nvoid dpp1_cm_set_output_csc_default(\n\t\tstruct dpp *dpp_base,\n\t\tenum dc_color_space colorspace);\n\nvoid dpp1_cm_set_gamut_remap(\n\tstruct dpp *dpp,\n\tconst struct dpp_grph_csc_adjustment *adjust);\n\nvoid dpp1_dscl_set_scaler_manual_scale(\n\tstruct dpp *dpp_base,\n\tconst struct scaler_data *scl_data);\n\nvoid dpp1_cnv_setup (\n\t\tstruct dpp *dpp_base,\n\t\tenum surface_pixel_format format,\n\t\tenum expansion_mode mode,\n\t\tstruct dc_csc_transform input_csc_color_matrix,\n\t\tenum dc_color_space input_color_space,\n\t\tstruct cnv_alpha_2bit_lut *alpha_2bit_lut);\n\nvoid dpp1_dppclk_control(\n\t\tstruct dpp *dpp_base,\n\t\tbool dppclk_div,\n\t\tbool enable);\n\nvoid dpp1_set_hdr_multiplier(\n\t\tstruct dpp *dpp_base,\n\t\tuint32_t multiplier);\n\nbool dpp1_get_optimal_number_of_taps(\n\t\tstruct dpp *dpp,\n\t\tstruct scaler_data *scl_data,\n\t\tconst struct scaling_taps *in_taps);\n\nvoid dpp1_construct(struct dcn10_dpp *dpp1,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn_dpp_registers *tf_regs,\n\tconst struct dcn_dpp_shift *tf_shift,\n\tconst struct dcn_dpp_mask *tf_mask);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}