Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:04:07 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_107_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.923ns (27.052%)  route 2.489ns (72.948%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.647 - 4.000 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.155ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20689, routed)       1.273     2.224    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X149Y461       FDCE                                         r  Delay1No15_instance/Y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y461       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.303 r  Delay1No15_instance/Y_reg[21]/Q
                         net (fo=4, routed)           0.745     3.048    Delay1No14_instance/Y_reg[33]_0[21]
    SLICE_X122Y457       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     3.146 r  Delay1No14_instance/geqOp_carry__0_i_14__3/O
                         net (fo=1, routed)           0.021     3.167    Sum14_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.328 r  Sum14_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.354    Sum14_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.406 r  Sum14_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.490     3.896    Delay1No15_instance/CO[0]
    SLICE_X117Y459       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     3.969 f  Delay1No15_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.179     4.148    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X117Y458       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     4.246 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.094     4.340    Delay1No14_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X117Y457       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     4.438 r  Delay1No14_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.482     4.920    Delay1No15_instance/Y_reg[23]_0
    SLICE_X116Y456       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.043 r  Delay1No15_instance/shiftedFracY_d1[30]_i_2__3/O
                         net (fo=6, routed)           0.093     5.136    Delay1No15_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X116Y456       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.226 r  Delay1No15_instance/shiftedFracY_d1[38]_i_1__3/O
                         net (fo=2, routed)           0.313     5.539    Delay1No15_instance/level4__0[16]
    SLICE_X117Y456       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.590 r  Delay1No15_instance/shiftedFracY_d1[22]_i_1__3/O
                         net (fo=1, routed)           0.046     5.636    Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X117Y456       FDRE                                         r  Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20689, routed)       0.987     5.647    Sum14_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y456       FDRE                                         r  Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.362     6.009    
                         clock uncertainty           -0.035     5.973    
    SLICE_X117Y456       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.998    Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  0.363    




