<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_cil.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>dwc_otg_cil.c</h1><a href="dwc__otg__cil_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ==========================================================================</span>
<a name="l00002"></a>00002 <span class="comment"> * $File: //dwh/usb_iip/dev/software/otg/linux/drivers/dwc_otg_cil.c $</span>
<a name="l00003"></a>00003 <span class="comment"> * $Revision: #159 $</span>
<a name="l00004"></a>00004 <span class="comment"> * $Date: 2009/04/21 $</span>
<a name="l00005"></a>00005 <span class="comment"> * $Change: 1237465 $</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * Synopsys HS OTG Linux Software Driver and documentation (hereinafter,</span>
<a name="l00008"></a>00008 <span class="comment"> * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless</span>
<a name="l00009"></a>00009 <span class="comment"> * otherwise expressly agreed to in writing between Synopsys and you.</span>
<a name="l00010"></a>00010 <span class="comment"> * </span>
<a name="l00011"></a>00011 <span class="comment"> * The Software IS NOT an item of Licensed Software or Licensed Product under</span>
<a name="l00012"></a>00012 <span class="comment"> * any End User Software License Agreement or Agreement for Licensed Product</span>
<a name="l00013"></a>00013 <span class="comment"> * with Synopsys or any supplement thereto. You are permitted to use and</span>
<a name="l00014"></a>00014 <span class="comment"> * redistribute this Software in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, provided that redistributions of source code must retain this</span>
<a name="l00016"></a>00016 <span class="comment"> * notice. You may not view, use, disclose, copy or distribute this file or</span>
<a name="l00017"></a>00017 <span class="comment"> * any information contained herein except pursuant to this license grant from</span>
<a name="l00018"></a>00018 <span class="comment"> * Synopsys. If you do not agree with this notice, including the disclaimer</span>
<a name="l00019"></a>00019 <span class="comment"> * below, then you are not authorized to use the Software.</span>
<a name="l00020"></a>00020 <span class="comment"> * </span>
<a name="l00021"></a>00021 <span class="comment"> * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS</span>
<a name="l00022"></a>00022 <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00023"></a>00023 <span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00024"></a>00024 <span class="comment"> * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,</span>
<a name="l00025"></a>00025 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00026"></a>00026 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span>
<a name="l00027"></a>00027 <span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span>
<a name="l00028"></a>00028 <span class="comment"> * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span>
<a name="l00029"></a>00029 <span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span>
<a name="l00030"></a>00030 <span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH</span>
<a name="l00031"></a>00031 <span class="comment"> * DAMAGE.</span>
<a name="l00032"></a>00032 <span class="comment"> * ========================================================================== */</span>
<a name="l00033"></a>00033 
<a name="l00060"></a>00060 <span class="preprocessor">#include "dwc_os.h"</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include "<a class="code" href="dwc__otg__regs_8h.html">dwc_otg_regs.h</a>"</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include "<a class="code" href="dwc__otg__cil_8h.html">dwc_otg_cil.h</a>"</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#2be12d7b5990c6eaac2f1a5fb688f2f8">dwc_otg_setup_params</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if);
<a name="l00065"></a>00065 
<a name="l00078"></a><a class="code" href="dwc__otg__core__if_8h.html#cd21205476fda6e8106730c3502f097b">00078</a> <a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *<a class="code" href="dwc__otg__cil_8c.html#2dc0a6c5541c1a8a014d66a8fce53f66">dwc_otg_cil_init</a>(<span class="keyword">const</span> uint32_t * reg_base_addr)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080         <a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if = 0;
<a name="l00081"></a>00081         <a class="code" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *dev_if = 0;
<a name="l00082"></a>00082         <a class="code" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a> *host_if = 0;
<a name="l00083"></a>00083         uint8_t *reg_base = (uint8_t *) reg_base_addr;
<a name="l00084"></a>00084         <span class="keywordtype">int</span> i = 0;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"%s(%p)\n"</span>, __func__, reg_base_addr);
<a name="l00087"></a>00087 
<a name="l00088"></a>00088         core_if = dwc_alloc(<span class="keyword">sizeof</span>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a>));
<a name="l00089"></a>00089 
<a name="l00090"></a>00090         <span class="keywordflow">if</span> (core_if == 0) {
<a name="l00091"></a>00091                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>,
<a name="l00092"></a>00092                             <span class="stringliteral">"Allocation of dwc_otg_core_if_t failed\n"</span>);
<a name="l00093"></a>00093                 <span class="keywordflow">return</span> 0;
<a name="l00094"></a>00094         }
<a name="l00095"></a>00095         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a> = (<a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *) reg_base;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         <span class="comment">/*</span>
<a name="l00098"></a>00098 <span class="comment">         * Allocate the Device Mode structures.</span>
<a name="l00099"></a>00099 <span class="comment">         */</span>
<a name="l00100"></a>00100         dev_if = dwc_alloc(<span class="keyword">sizeof</span>(<a class="code" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a>));
<a name="l00101"></a>00101 
<a name="l00102"></a>00102         <span class="keywordflow">if</span> (dev_if == 0) {
<a name="l00103"></a>00103                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Allocation of dwc_otg_dev_if_t failed\n"</span>);
<a name="l00104"></a>00104                 dwc_free(core_if);
<a name="l00105"></a>00105                 <span class="keywordflow">return</span> 0;
<a name="l00106"></a>00106         }
<a name="l00107"></a>00107 
<a name="l00108"></a>00108         dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a> =
<a name="l00109"></a>00109             (<a class="code" href="structdwc__otg__dev__global__regs.html">dwc_otg_device_global_regs_t</a> *) (reg_base +
<a name="l00110"></a>00110                                               <a class="code" href="dwc__otg__regs_8h.html#4ea9445cbc89c8cc6bbf01c9dd7a9883">DWC_DEV_GLOBAL_REG_OFFSET</a>);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112         <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="dwc__otg__core__if_8h.html#bfb88b45545f7685f668ac2f545674ec">MAX_EPS_CHANNELS</a>; i++) {
<a name="l00113"></a>00113                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i] = (<a class="code" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *)
<a name="l00114"></a>00114                     (reg_base + <a class="code" href="dwc__otg__regs_8h.html#57eeaae2d9cf530fbae00d3f462cc7da">DWC_DEV_IN_EP_REG_OFFSET</a> +
<a name="l00115"></a>00115                      (i * <a class="code" href="dwc__otg__regs_8h.html#c9c83030effbf067775d9111e4d90895">DWC_EP_REG_OFFSET</a>));
<a name="l00116"></a>00116 
<a name="l00117"></a>00117                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i] = (<a class="code" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *)
<a name="l00118"></a>00118                     (reg_base + <a class="code" href="dwc__otg__regs_8h.html#7234e42a2bcd47aca0d67a414eb0598e">DWC_DEV_OUT_EP_REG_OFFSET</a> +
<a name="l00119"></a>00119                      (i * DWC_EP_REG_OFFSET));
<a name="l00120"></a>00120                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"in_ep_regs[%d]-&gt;diepctl=%p\n"</span>,
<a name="l00121"></a>00121                             i, &amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l00122"></a>00122                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(DBG_CILV, <span class="stringliteral">"out_ep_regs[%d]-&gt;doepctl=%p\n"</span>,
<a name="l00123"></a>00123                             i, &amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l00124"></a>00124         }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126         dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#8a602da4cbdc4fc88c785471426ed63c">speed</a> = 0;      <span class="comment">// unknown</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a> = dev_if;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130         <span class="comment">/*</span>
<a name="l00131"></a>00131 <span class="comment">         * Allocate the Host Mode structures.</span>
<a name="l00132"></a>00132 <span class="comment">         */</span>
<a name="l00133"></a>00133         host_if = dwc_alloc(<span class="keyword">sizeof</span>(<a class="code" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a>));
<a name="l00134"></a>00134 
<a name="l00135"></a>00135         <span class="keywordflow">if</span> (host_if == 0) {
<a name="l00136"></a>00136                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>,
<a name="l00137"></a>00137                             <span class="stringliteral">"Allocation of dwc_otg_host_if_t failed\n"</span>);
<a name="l00138"></a>00138                 dwc_free(dev_if);
<a name="l00139"></a>00139                 dwc_free(core_if);
<a name="l00140"></a>00140                 <span class="keywordflow">return</span> 0;
<a name="l00141"></a>00141         }
<a name="l00142"></a>00142 
<a name="l00143"></a>00143         host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a> = (<a class="code" href="structdwc__otg__host__global__regs.html">dwc_otg_host_global_regs_t</a> *)
<a name="l00144"></a>00144             (reg_base + <a class="code" href="dwc__otg__regs_8h.html#b9ef775c8628a8f225e36729cf1be0c3">DWC_OTG_HOST_GLOBAL_REG_OFFSET</a>);
<a name="l00145"></a>00145 
<a name="l00146"></a>00146         host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a> =
<a name="l00147"></a>00147             (uint32_t *) (reg_base + <a class="code" href="dwc__otg__regs_8h.html#d34097dedb09e076ae91cef4ab3b4b2a">DWC_OTG_HOST_PORT_REGS_OFFSET</a>);
<a name="l00148"></a>00148 
<a name="l00149"></a>00149         <span class="keywordflow">for</span> (i = 0; i &lt; MAX_EPS_CHANNELS; i++) {
<a name="l00150"></a>00150                 host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i] = (<a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *)
<a name="l00151"></a>00151                     (reg_base + <a class="code" href="dwc__otg__regs_8h.html#76dd0c82028245c6a217ad7ee366cf15">DWC_OTG_HOST_CHAN_REGS_OFFSET</a> +
<a name="l00152"></a>00152                      (i * <a class="code" href="dwc__otg__regs_8h.html#850bdd3d5997cdf22bf69fe0a0df6be1">DWC_OTG_CHAN_REGS_OFFSET</a>));
<a name="l00153"></a>00153                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"hc_reg[%d]-&gt;hcchar=%p\n"</span>,
<a name="l00154"></a>00154                             i, &amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l00155"></a>00155         }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157         host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#a7b144c7f83d79fdafd7cd0c8c06102d">num_host_channels</a> = MAX_EPS_CHANNELS;
<a name="l00158"></a>00158         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a> = host_if;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160         <span class="keywordflow">for</span> (i = 0; i &lt; MAX_EPS_CHANNELS; i++) {
<a name="l00161"></a>00161                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[i] =
<a name="l00162"></a>00162                     (uint32_t *) (reg_base + <a class="code" href="dwc__otg__cil_8h.html#921e7968f6c39c1d7c8d3b4b95a4f4eb">DWC_OTG_DATA_FIFO_OFFSET</a> +
<a name="l00163"></a>00163                                   (i * <a class="code" href="dwc__otg__cil_8h.html#b7aa34c1f7efae9b69e2891fea7b615f">DWC_OTG_DATA_FIFO_SIZE</a>));
<a name="l00164"></a>00164                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"data_fifo[%d]=0x%08x\n"</span>,
<a name="l00165"></a>00165                             i, (<span class="keywordtype">unsigned</span>)core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[i]);
<a name="l00166"></a>00166         }
<a name="l00167"></a>00167 
<a name="l00168"></a>00168         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#348ed2c9aeae6fc608f1bb813978b3f9">pcgcctl</a> = (uint32_t *) (reg_base + <a class="code" href="dwc__otg__cil_8h.html#1e6c4a07594b33ba981e3664a2f3366c">DWC_OTG_PCGCCTL_OFFSET</a>);
<a name="l00169"></a>00169 
<a name="l00170"></a>00170         <span class="comment">/* Initiate lx_state to L3 disconnected state */</span>
<a name="l00171"></a>00171         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#2b0701d814069ec69897e08374366c7b">lx_state</a> = <a class="code" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3c86715d528a59b114b95aaafa8f2142f6">DWC_OTG_L3</a>;
<a name="l00172"></a>00172         <span class="comment">/*</span>
<a name="l00173"></a>00173 <span class="comment">         * Store the contents of the hardware configuration registers here for</span>
<a name="l00174"></a>00174 <span class="comment">         * easy access later.</span>
<a name="l00175"></a>00175 <span class="comment">         */</span>
<a name="l00176"></a>00176         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#d7c6a00c6d7c157ff60a044a28ec8b95">hwcfg1</a>.<a class="code" href="unionhwcfg1__data.html#9ca836052f9bd01e0b70902862ed09a4">d32</a> =
<a name="l00177"></a>00177             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#56d2988ff8fedbbde479ffe8d4e84b75">ghwcfg1</a>);
<a name="l00178"></a>00178         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#2a2482b24bbfa8cdd589e376184d1e3b">d32</a> =
<a name="l00179"></a>00179             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b0f241f53ca7b3be1c94bd684ed61f79">ghwcfg2</a>);
<a name="l00180"></a>00180         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#9daf160f3fc0cc8e4e68c037f6c2f9d7">d32</a> =
<a name="l00181"></a>00181             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57ddcc14f581f5d6276122f9747aff72">ghwcfg3</a>);
<a name="l00182"></a>00182         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#edcdf66b3add0e05ce0006b0b0de8dd0">d32</a> =
<a name="l00183"></a>00183             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#e1df73c776d3b31d5f0a501ccdeb1d2d">ghwcfg4</a>);
<a name="l00184"></a>00184 
<a name="l00185"></a>00185         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"hwcfg1=%08x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#d7c6a00c6d7c157ff60a044a28ec8b95">hwcfg1</a>.<a class="code" href="unionhwcfg1__data.html#9ca836052f9bd01e0b70902862ed09a4">d32</a>);
<a name="l00186"></a>00186         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"hwcfg2=%08x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#2a2482b24bbfa8cdd589e376184d1e3b">d32</a>);
<a name="l00187"></a>00187         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"hwcfg3=%08x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#9daf160f3fc0cc8e4e68c037f6c2f9d7">d32</a>);
<a name="l00188"></a>00188         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"hwcfg4=%08x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#edcdf66b3add0e05ce0006b0b0de8dd0">d32</a>);
<a name="l00189"></a>00189 
<a name="l00190"></a>00190         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#447a626f22ad64a90c68a6f49e624eb8">hcfg</a>.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a> =
<a name="l00191"></a>00191             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>);
<a name="l00192"></a>00192         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#fcce854acc5b4afca80bd5667ecc4ef2">dcfg</a>.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a> =
<a name="l00193"></a>00193             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>);
<a name="l00194"></a>00194 
<a name="l00195"></a>00195         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"hcfg=%08x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#447a626f22ad64a90c68a6f49e624eb8">hcfg</a>.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a>);
<a name="l00196"></a>00196         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"dcfg=%08x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#fcce854acc5b4afca80bd5667ecc4ef2">dcfg</a>.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a>);
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"op_mode=%0x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a>);
<a name="l00199"></a>00199         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"arch=%0x\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e5000f58c6a0f09c75375b4c912af0eb">architecture</a>);
<a name="l00200"></a>00200         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"num_dev_ep=%d\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#9f827f334b58643849598ce1fa314c5a">num_dev_ep</a>);
<a name="l00201"></a>00201         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"num_host_chan=%d\n"</span>,
<a name="l00202"></a>00202                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#83708a4d45e8d019892367c5ae9f6fd0">num_host_chan</a>);
<a name="l00203"></a>00203         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"nonperio_tx_q_depth=0x%0x\n"</span>,
<a name="l00204"></a>00204                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#1369a191c7bd2f717cef2bce7a97ee67">nonperio_tx_q_depth</a>);
<a name="l00205"></a>00205         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"host_perio_tx_q_depth=0x%0x\n"</span>,
<a name="l00206"></a>00206                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#857bb59069e203a94ffd32538c60058f">host_perio_tx_q_depth</a>);
<a name="l00207"></a>00207         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"dev_token_q_depth=0x%0x\n"</span>,
<a name="l00208"></a>00208                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#ba242467585b60b4d3db9882e0f39b3f">dev_token_q_depth</a>);
<a name="l00209"></a>00209 
<a name="l00210"></a>00210         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"Total FIFO SZ=%d\n"</span>,
<a name="l00211"></a>00211                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#f885715ddb953dbe95acc08e49264706">dfifo_depth</a>);
<a name="l00212"></a>00212         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"xfer_size_cntr_width=%0x\n"</span>,
<a name="l00213"></a>00213                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#66f311995decf2f11d620aa6a56fa26e">xfer_size_cntr_width</a>);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215         <span class="comment">/*</span>
<a name="l00216"></a>00216 <span class="comment">         * Set the SRP sucess bit for FS-I2c</span>
<a name="l00217"></a>00217 <span class="comment">         */</span>
<a name="l00218"></a>00218         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#c2bb1913ed3fcc082a06d70242e9768a">srp_success</a> = 0;
<a name="l00219"></a>00219         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#749cdeef193b7590b036a9b1d1442b73">srp_timer_started</a> = 0;
<a name="l00220"></a>00220 
<a name="l00221"></a>00221         <span class="comment">/*</span>
<a name="l00222"></a>00222 <span class="comment">         * Create new workqueue and init works</span>
<a name="l00223"></a>00223 <span class="comment">         */</span>
<a name="l00224"></a>00224         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a> = DWC_WORKQ_ALLOC(<span class="stringliteral">"dwc_otg"</span>);
<a name="l00225"></a>00225         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a> == 0) {
<a name="l00226"></a>00226                 DWC_WARN(<span class="stringliteral">"DWC_WORKQ_ALLOC failed\n"</span>);
<a name="l00227"></a>00227                 dwc_free(host_if);
<a name="l00228"></a>00228                 dwc_free(dev_if);
<a name="l00229"></a>00229                 dwc_free(core_if);
<a name="l00230"></a>00230                 <span class="keywordflow">return</span> 0;
<a name="l00231"></a>00231         }
<a name="l00232"></a>00232 
<a name="l00233"></a>00233         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#30798436df220217c3960ac4a46710dc">gsnpsid</a>);
<a name="l00234"></a>00234 
<a name="l00235"></a>00235         DWC_PRINTF(<span class="stringliteral">"Core Release: %x.%x%x%x\n"</span>,
<a name="l00236"></a>00236                    (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &gt;&gt; 12 &amp; 0xF),
<a name="l00237"></a>00237                    (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &gt;&gt; 8 &amp; 0xF),
<a name="l00238"></a>00238                    (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &gt;&gt; 4 &amp; 0xF), (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &amp; 0xF));
<a name="l00239"></a>00239 
<a name="l00240"></a>00240         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#c914461f460deacd426bea7a05ebb204">wkp_timer</a> = DWC_TIMER_ALLOC(<span class="stringliteral">"Wake Up Timer"</span>,
<a name="l00241"></a>00241                                              <a class="code" href="dwc__otg__cil_8h.html#07f0b189448c71e7ea4c7b121320fb89">w_wakeup_detected</a>, core_if);
<a name="l00242"></a>00242         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#c914461f460deacd426bea7a05ebb204">wkp_timer</a> == 0) {
<a name="l00243"></a>00243                 DWC_WARN(<span class="stringliteral">"DWC_TIMER_ALLOC failed\n"</span>);
<a name="l00244"></a>00244                 dwc_free(host_if);
<a name="l00245"></a>00245                 dwc_free(dev_if);
<a name="l00246"></a>00246                 DWC_WORKQ_FREE(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a>);
<a name="l00247"></a>00247                 dwc_free(core_if);
<a name="l00248"></a>00248                 <span class="keywordflow">return</span> 0;
<a name="l00249"></a>00249         }
<a name="l00250"></a>00250 
<a name="l00251"></a>00251         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#2be12d7b5990c6eaac2f1a5fb688f2f8">dwc_otg_setup_params</a>(core_if)) {
<a name="l00252"></a>00252                 DWC_WARN(<span class="stringliteral">"Error while setting core params\n"</span>);
<a name="l00253"></a>00253         }
<a name="l00254"></a>00254 
<a name="l00255"></a>00255         <span class="keywordflow">return</span> core_if;
<a name="l00256"></a>00256 }
<a name="l00257"></a>00257 
<a name="l00265"></a><a class="code" href="dwc__otg__core__if_8h.html#c942f856a93287803eba8c84846730ac">00265</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#cc4a08b278c7afe0484b595cacf80c04">dwc_otg_cil_remove</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267         <span class="comment">/* Disable all interrupts */</span>
<a name="l00268"></a>00268         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">gahbcfg</a>, 1, 0);
<a name="l00269"></a>00269         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, 0);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a>) {
<a name="l00272"></a>00272                 DWC_WORKQ_WAIT_WORK_DONE(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a>, 500);
<a name="l00273"></a>00273                 DWC_WORKQ_FREE(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a>);
<a name="l00274"></a>00274         }
<a name="l00275"></a>00275         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>) {
<a name="l00276"></a>00276                 dwc_free(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>);
<a name="l00277"></a>00277         }
<a name="l00278"></a>00278         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>) {
<a name="l00279"></a>00279                 dwc_free(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>);
<a name="l00280"></a>00280         }
<a name="l00281"></a>00281         dwc_free(core_if);
<a name="l00282"></a>00282         DWC_TIMER_FREE(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#c914461f460deacd426bea7a05ebb204">wkp_timer</a>);
<a name="l00283"></a>00283         DWC_FREE(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>);
<a name="l00284"></a>00284 }
<a name="l00285"></a>00285 
<a name="l00292"></a><a class="code" href="dwc__otg__core__if_8h.html#90b4321b4979bcfdb71fb41aa66a6ce2">00292</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#8b0b841d69298089b7d03b07ade8eda6">dwc_otg_enable_global_interrupts</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00293"></a>00293 {
<a name="l00294"></a>00294         <a class="code" href="uniongahbcfg__data.html">gahbcfg_data_t</a> ahbcfg = {.d32 = 0 };
<a name="l00295"></a>00295         ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#f75957f35be7ecd70616f5d0bcfb1e51">glblintrmsk</a> = 1;       <span class="comment">/* Enable interrupts */</span>
<a name="l00296"></a>00296         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">gahbcfg</a>, 0, ahbcfg.<a class="code" href="uniongahbcfg__data.html#2532b75f838946009af8806c924f0c08">d32</a>);
<a name="l00297"></a>00297 }
<a name="l00298"></a>00298 
<a name="l00305"></a><a class="code" href="dwc__otg__core__if_8h.html#fe39ea4a5daa6dd32e12a42a82b3a463">00305</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#9f673c38ca761d8ab7b3333b506bcbfc">dwc_otg_disable_global_interrupts</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307         <a class="code" href="uniongahbcfg__data.html">gahbcfg_data_t</a> ahbcfg = {.d32 = 0 };
<a name="l00308"></a>00308         ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#f75957f35be7ecd70616f5d0bcfb1e51">glblintrmsk</a> = 1;       <span class="comment">/* Enable interrupts */</span>
<a name="l00309"></a>00309         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">gahbcfg</a>, ahbcfg.<a class="code" href="uniongahbcfg__data.html#2532b75f838946009af8806c924f0c08">d32</a>, 0);
<a name="l00310"></a>00310 }
<a name="l00311"></a>00311 
<a name="l00319"></a><a class="code" href="dwc__otg__cil_8c.html#1761ac95e17bad3fa304413cc81c51de">00319</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#1761ac95e17bad3fa304413cc81c51de">dwc_otg_enable_common_interrupts</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00320"></a>00320 {
<a name="l00321"></a>00321         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l00322"></a>00322         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l00323"></a>00323 
<a name="l00324"></a>00324         <span class="comment">/* Clear any pending OTG Interrupts */</span>
<a name="l00325"></a>00325         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#69cc290cfdfe6900890f7a5a16b3137c">gotgint</a>, 0xFFFFFFFF);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327         <span class="comment">/* Clear any pending interrupts */</span>
<a name="l00328"></a>00328         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#aa1d909e3b0a60a56bf612968ff09019">gintsts</a>, 0xFFFFFFFF);
<a name="l00329"></a>00329 
<a name="l00330"></a>00330         <span class="comment">/* </span>
<a name="l00331"></a>00331 <span class="comment">         * Enable the interrupts in the GINTMSK. </span>
<a name="l00332"></a>00332 <span class="comment">         */</span>
<a name="l00333"></a>00333         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#f62315fe9de8bb3bc371cb0a51927496">modemismatch</a> = 1;
<a name="l00334"></a>00334         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#6c9d578034af4f2ca08447fdac22ff88">otgintr</a> = 1;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l00337"></a>00337                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#83db45f92a3a692d79199e1a850c2a62">rxstsqlvl</a> = 1;
<a name="l00338"></a>00338         }
<a name="l00339"></a>00339 
<a name="l00340"></a>00340         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#ade723f4f136cfa884e5bf536d913f14">conidstschng</a> = 1;
<a name="l00341"></a>00341         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#d3cde0fd62a006ec3f5db615f1e62da5">wkupintr</a> = 1;
<a name="l00342"></a>00342         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#0ff313bfc712a2f3d71bc1a5f1a17ce2">disconnect</a> = 1;
<a name="l00343"></a>00343         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3b93f1ae00dcd1dcc4d6d19547f26b56">usbsuspend</a> = 1;
<a name="l00344"></a>00344         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#aabb586a72e2a76982bfaa780e482212">sessreqintr</a> = 1;
<a name="l00345"></a>00345 <span class="preprocessor">#ifdef CONFIG_USB_DWC_OTG_LPM</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b906ba765a10dd9fcfa1c02dbc0184e">lpm_enable</a>) {
<a name="l00347"></a>00347                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#24f9f89b33866c5dc7b16588bc94e103">lpmtranrcvd</a> = 1;
<a name="l00348"></a>00348         }
<a name="l00349"></a>00349 <span class="preprocessor">#endif</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>        dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l00351"></a>00351 }
<a name="l00352"></a>00352 
<a name="l00357"></a><a class="code" href="dwc__otg__cil_8c.html#4550564b18dcd56bd2c4ec1ba91c6e13">00357</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#4550564b18dcd56bd2c4ec1ba91c6e13">init_fslspclksel</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359         uint32_t val;
<a name="l00360"></a>00360         <a class="code" href="unionhcfg__data.html">hcfg_data_t</a> hcfg;
<a name="l00361"></a>00361 
<a name="l00362"></a>00362         <span class="keywordflow">if</span> (((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 2) &amp;&amp;
<a name="l00363"></a>00363              (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e75417d7e2d1843abf6e48f67851326e">fs_phy_type</a> == 1) &amp;&amp;
<a name="l00364"></a>00364              (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d7cfc3c416010102b2c671dfaa828d5">ulpi_fs_ls</a>)) ||
<a name="l00365"></a>00365             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a> == <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>)) {
<a name="l00366"></a>00366                 <span class="comment">/* Full speed PHY */</span>
<a name="l00367"></a>00367                 val = <a class="code" href="dwc__otg__regs_8h.html#556ba73fd9346d666a7c0a28fcf993a7">DWC_HCFG_48_MHZ</a>;
<a name="l00368"></a>00368         } <span class="keywordflow">else</span> {
<a name="l00369"></a>00369                 <span class="comment">/* High speed PHY running at full speed or high speed */</span>
<a name="l00370"></a>00370                 val = <a class="code" href="dwc__otg__regs_8h.html#398b117902d7a5594388a5086bb2de21">DWC_HCFG_30_60_MHZ</a>;
<a name="l00371"></a>00371         }
<a name="l00372"></a>00372 
<a name="l00373"></a>00373         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Initializing HCFG.FSLSPClkSel to 0x%1x\n"</span>, val);
<a name="l00374"></a>00374         hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>);
<a name="l00375"></a>00375         hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#e048ad3775c6794c3ee07af86079fadf">fslspclksel</a> = val;
<a name="l00376"></a>00376         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>, hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a>);
<a name="l00377"></a>00377 }
<a name="l00378"></a>00378 
<a name="l00383"></a><a class="code" href="dwc__otg__cil_8c.html#6ef971c486eacd419d20e1bc545f9238">00383</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#6ef971c486eacd419d20e1bc545f9238">init_devspd</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00384"></a>00384 {
<a name="l00385"></a>00385         uint32_t val;
<a name="l00386"></a>00386         <a class="code" href="uniondcfg__data.html">dcfg_data_t</a> dcfg;
<a name="l00387"></a>00387 
<a name="l00388"></a>00388         <span class="keywordflow">if</span> (((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 2) &amp;&amp;
<a name="l00389"></a>00389              (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e75417d7e2d1843abf6e48f67851326e">fs_phy_type</a> == 1) &amp;&amp;
<a name="l00390"></a>00390              (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d7cfc3c416010102b2c671dfaa828d5">ulpi_fs_ls</a>)) ||
<a name="l00391"></a>00391             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a> == <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>)) {
<a name="l00392"></a>00392                 <span class="comment">/* Full speed PHY */</span>
<a name="l00393"></a>00393                 val = 0x3;
<a name="l00394"></a>00394         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d2c4f622f1c14f68c6e60e2603acd09d">speed</a> == <a class="code" href="dwc__otg__core__if_8h.html#353c64bfe6bbc9da8406528ad8220166">DWC_SPEED_PARAM_FULL</a>) {
<a name="l00395"></a>00395                 <span class="comment">/* High speed PHY running at full speed */</span>
<a name="l00396"></a>00396                 val = 0x1;
<a name="l00397"></a>00397         } <span class="keywordflow">else</span> {
<a name="l00398"></a>00398                 <span class="comment">/* High speed PHY running at high speed */</span>
<a name="l00399"></a>00399                 val = 0x0;
<a name="l00400"></a>00400         }
<a name="l00401"></a>00401 
<a name="l00402"></a>00402         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Initializing DCFG.DevSpd to 0x%1x\n"</span>, val);
<a name="l00403"></a>00403 
<a name="l00404"></a>00404         dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>);
<a name="l00405"></a>00405         dcfg.<a class="code" href="uniondcfg__data.html#242c1b463f445de3fc265e8c20fde50b">b</a>.<a class="code" href="uniondcfg__data.html#28ffb9fb43686fe553fbe80f1ead62a4">devspd</a> = val;
<a name="l00406"></a>00406         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>, dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a>);
<a name="l00407"></a>00407 }
<a name="l00408"></a>00408 
<a name="l00415"></a><a class="code" href="dwc__otg__cil_8c.html#1cdde3ab3e53e93c5a42feed628aaf7d">00415</a> <span class="keyword">static</span> uint32_t <a class="code" href="dwc__otg__cil_8c.html#1cdde3ab3e53e93c5a42feed628aaf7d">calc_num_in_eps</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00416"></a>00416 {
<a name="l00417"></a>00417         uint32_t num_in_eps = 0;
<a name="l00418"></a>00418         uint32_t num_eps = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#9f827f334b58643849598ce1fa314c5a">num_dev_ep</a>;
<a name="l00419"></a>00419         uint32_t hwcfg1 = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#d7c6a00c6d7c157ff60a044a28ec8b95">hwcfg1</a>.<a class="code" href="unionhwcfg1__data.html#9ca836052f9bd01e0b70902862ed09a4">d32</a> &gt;&gt; 3;
<a name="l00420"></a>00420         uint32_t num_tx_fifos = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#753b321350388c5e1307802ff968f9a8">num_in_eps</a>;
<a name="l00421"></a>00421         <span class="keywordtype">int</span> i;
<a name="l00422"></a>00422 
<a name="l00423"></a>00423         <span class="keywordflow">for</span> (i = 0; i &lt; num_eps; ++i) {
<a name="l00424"></a>00424                 <span class="keywordflow">if</span> (!(hwcfg1 &amp; 0x1))
<a name="l00425"></a>00425                         num_in_eps++;
<a name="l00426"></a>00426 
<a name="l00427"></a>00427                 hwcfg1 &gt;&gt;= 2;
<a name="l00428"></a>00428         }
<a name="l00429"></a>00429 
<a name="l00430"></a>00430         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#175e8897d6e3c8ef4026413943de503b">ded_fifo_en</a>) {
<a name="l00431"></a>00431                 num_in_eps =
<a name="l00432"></a>00432                     (num_in_eps &gt; num_tx_fifos) ? num_tx_fifos : num_in_eps;
<a name="l00433"></a>00433         }
<a name="l00434"></a>00434 
<a name="l00435"></a>00435         <span class="keywordflow">return</span> num_in_eps;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 
<a name="l00444"></a><a class="code" href="dwc__otg__cil_8c.html#e923d8ecfaf2957ef7d0a1379e0b5101">00444</a> <span class="keyword">static</span> uint32_t <a class="code" href="dwc__otg__cil_8c.html#e923d8ecfaf2957ef7d0a1379e0b5101">calc_num_out_eps</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00445"></a>00445 {
<a name="l00446"></a>00446         uint32_t num_out_eps = 0;
<a name="l00447"></a>00447         uint32_t num_eps = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#9f827f334b58643849598ce1fa314c5a">num_dev_ep</a>;
<a name="l00448"></a>00448         uint32_t hwcfg1 = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#d7c6a00c6d7c157ff60a044a28ec8b95">hwcfg1</a>.<a class="code" href="unionhwcfg1__data.html#9ca836052f9bd01e0b70902862ed09a4">d32</a> &gt;&gt; 2;
<a name="l00449"></a>00449         <span class="keywordtype">int</span> i;
<a name="l00450"></a>00450 
<a name="l00451"></a>00451         <span class="keywordflow">for</span> (i = 0; i &lt; num_eps; ++i) {
<a name="l00452"></a>00452                 <span class="keywordflow">if</span> (!(hwcfg1 &amp; 0x1))
<a name="l00453"></a>00453                         num_out_eps++;
<a name="l00454"></a>00454 
<a name="l00455"></a>00455                 hwcfg1 &gt;&gt;= 2;
<a name="l00456"></a>00456         }
<a name="l00457"></a>00457         <span class="keywordflow">return</span> num_out_eps;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 
<a name="l00467"></a><a class="code" href="dwc__otg__core__if_8h.html#bb49c254dfc70ec4cfe1bcb072cad5d8">00467</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#ce48d4f2d172600c325a82d793473d0f">dwc_otg_core_init</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00468"></a>00468 {
<a name="l00469"></a>00469         <span class="keywordtype">int</span> i = 0;
<a name="l00470"></a>00470         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l00471"></a>00471         <a class="code" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *dev_if = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>;
<a name="l00472"></a>00472         <a class="code" href="uniongahbcfg__data.html">gahbcfg_data_t</a> ahbcfg = {.d32 = 0 };
<a name="l00473"></a>00473         <a class="code" href="uniongusbcfg__data.html">gusbcfg_data_t</a> usbcfg = {.d32 = 0 };
<a name="l00474"></a>00474         <a class="code" href="uniongi2cctl__data.html">gi2cctl_data_t</a> i2cctl = {.d32 = 0 };
<a name="l00475"></a>00475 
<a name="l00476"></a>00476         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"dwc_otg_core_init(%p)\n"</span>, core_if);
<a name="l00477"></a>00477 
<a name="l00478"></a>00478         <span class="comment">/* Common Initialization */</span>
<a name="l00479"></a>00479 
<a name="l00480"></a>00480         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l00481"></a>00481 
<a name="l00482"></a>00482         <span class="comment">/* Program the ULPI External VBUS bit if needed */</span>
<a name="l00483"></a>00483         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#f4784a3028f221e2aed6138ecef53048">ulpi_ext_vbus_drv</a> =
<a name="l00484"></a>00484             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3b6fa0a7fe7d7f87326894fdbe0aa375">phy_ulpi_ext_vbus</a> ==
<a name="l00485"></a>00485              <a class="code" href="dwc__otg__core__if_8h.html#4e318fec85faf7169df368ee4f7b5176">DWC_PHY_ULPI_EXTERNAL_VBUS</a>) ? 1 : 0;
<a name="l00486"></a>00486 
<a name="l00487"></a>00487         <span class="comment">/* Set external TS Dline pulsing */</span>
<a name="l00488"></a>00488         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#d075f50f1d962c57ff491291f66f1778">term_sel_dl_pulse</a> =
<a name="l00489"></a>00489             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#879afefd6e13233a78d74ee71d3ee75e">ts_dline</a> == 1) ? 1 : 0;
<a name="l00490"></a>00490         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00491"></a>00491 
<a name="l00492"></a>00492         <span class="comment">/* Reset the Controller */</span>
<a name="l00493"></a>00493         <a class="code" href="dwc__otg__cil_8c.html#1edfc5634dd76db76e30f20affc10f0c">dwc_otg_core_reset</a>(core_if);
<a name="l00494"></a>00494 
<a name="l00495"></a>00495         <span class="comment">/* Initialize parameters from Hardware configuration registers. */</span>
<a name="l00496"></a>00496         dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#4fae9bc1293bf2e58966c38fa5b98822">num_in_eps</a> = <a class="code" href="dwc__otg__cil_8c.html#1cdde3ab3e53e93c5a42feed628aaf7d">calc_num_in_eps</a>(core_if);
<a name="l00497"></a>00497         dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#2f0e01cdc605623f591963fc83c8dc73">num_out_eps</a> = <a class="code" href="dwc__otg__cil_8c.html#e923d8ecfaf2957ef7d0a1379e0b5101">calc_num_out_eps</a>(core_if);
<a name="l00498"></a>00498 
<a name="l00499"></a>00499         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"num_dev_perio_in_ep=%d\n"</span>,
<a name="l00500"></a>00500                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#aee60fb196cf53b610df556744e4d317">num_dev_perio_in_ep</a>);
<a name="l00501"></a>00501 
<a name="l00502"></a>00502         <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#aee60fb196cf53b610df556744e4d317">num_dev_perio_in_ep</a>; i++) {
<a name="l00503"></a>00503                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#817a953b04c45cf346d7a7d6fc274150">perio_tx_fifo_size</a>[i] =
<a name="l00504"></a>00504                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[i]) &gt;&gt; 16;
<a name="l00505"></a>00505                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Periodic Tx FIFO SZ #%d=0x%0x\n"</span>,
<a name="l00506"></a>00506                             i, dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#817a953b04c45cf346d7a7d6fc274150">perio_tx_fifo_size</a>[i]);
<a name="l00507"></a>00507         }
<a name="l00508"></a>00508 
<a name="l00509"></a>00509         <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#753b321350388c5e1307802ff968f9a8">num_in_eps</a>; i++) {
<a name="l00510"></a>00510                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#ea32a81a3c0a752e6d6274f8fd6faef9">tx_fifo_size</a>[i] =
<a name="l00511"></a>00511                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[i]) &gt;&gt; 16;
<a name="l00512"></a>00512                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Tx FIFO SZ #%d=0x%0x\n"</span>,
<a name="l00513"></a>00513                             i, dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#817a953b04c45cf346d7a7d6fc274150">perio_tx_fifo_size</a>[i]);
<a name="l00514"></a>00514         }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#cae59008a554cb7de24bd4f2afea7532">total_fifo_size</a> = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#f885715ddb953dbe95acc08e49264706">dfifo_depth</a>;
<a name="l00517"></a>00517         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#50bbb76c3818ada9ed2ea5527edabcd4">rx_fifo_size</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>);
<a name="l00518"></a>00518         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#fb77b09f04a5687d2087726edd8dece6">nperio_tx_fifo_size</a> =
<a name="l00519"></a>00519             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>) &gt;&gt; 16;
<a name="l00520"></a>00520 
<a name="l00521"></a>00521         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Total FIFO SZ=%d\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#cae59008a554cb7de24bd4f2afea7532">total_fifo_size</a>);
<a name="l00522"></a>00522         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Rx FIFO SZ=%d\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#50bbb76c3818ada9ed2ea5527edabcd4">rx_fifo_size</a>);
<a name="l00523"></a>00523         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"NP Tx FIFO SZ=%d\n"</span>,
<a name="l00524"></a>00524                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#fb77b09f04a5687d2087726edd8dece6">nperio_tx_fifo_size</a>);
<a name="l00525"></a>00525 
<a name="l00526"></a>00526         <span class="comment">/* This programming sequence needs to happen in FS mode before any other</span>
<a name="l00527"></a>00527 <span class="comment">         * programming occurs */</span>
<a name="l00528"></a>00528         <span class="keywordflow">if</span> ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d2c4f622f1c14f68c6e60e2603acd09d">speed</a> == <a class="code" href="dwc__otg__core__if_8h.html#353c64bfe6bbc9da8406528ad8220166">DWC_SPEED_PARAM_FULL</a>) &amp;&amp;
<a name="l00529"></a>00529             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a> == <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>)) {
<a name="l00530"></a>00530                 <span class="comment">/* If FS mode with FS PHY */</span>
<a name="l00531"></a>00531 
<a name="l00532"></a>00532                 <span class="comment">/* core_init() is now called on every switch so only call the</span>
<a name="l00533"></a>00533 <span class="comment">                 * following for the first time through. */</span>
<a name="l00534"></a>00534                 <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#24dd9dec510e5edac930538b81004b74">phy_init_done</a>) {
<a name="l00535"></a>00535                         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#24dd9dec510e5edac930538b81004b74">phy_init_done</a> = 1;
<a name="l00536"></a>00536                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"FS_PHY detected\n"</span>);
<a name="l00537"></a>00537                         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l00538"></a>00538                         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#6680455bce7433ccec13377a20912e04">physel</a> = 1;
<a name="l00539"></a>00539                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00540"></a>00540 
<a name="l00541"></a>00541                         <span class="comment">/* Reset after a PHY select */</span>
<a name="l00542"></a>00542                         <a class="code" href="dwc__otg__cil_8c.html#1edfc5634dd76db76e30f20affc10f0c">dwc_otg_core_reset</a>(core_if);
<a name="l00543"></a>00543                 }
<a name="l00544"></a>00544 
<a name="l00545"></a>00545                 <span class="comment">/* Program DCFG.DevSpd or HCFG.FSLSPclkSel to 48Mhz in FS.      Also</span>
<a name="l00546"></a>00546 <span class="comment">                 * do this on HNP Dev/Host mode switches (done in dev_init and</span>
<a name="l00547"></a>00547 <span class="comment">                 * host_init). */</span>
<a name="l00548"></a>00548                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#f0bfe5f933e21a94ea06c96ffc086e72">dwc_otg_is_host_mode</a>(core_if)) {
<a name="l00549"></a>00549                         <a class="code" href="dwc__otg__cil_8c.html#4550564b18dcd56bd2c4ec1ba91c6e13">init_fslspclksel</a>(core_if);
<a name="l00550"></a>00550                 } <span class="keywordflow">else</span> {
<a name="l00551"></a>00551                         <a class="code" href="dwc__otg__cil_8c.html#6ef971c486eacd419d20e1bc545f9238">init_devspd</a>(core_if);
<a name="l00552"></a>00552                 }
<a name="l00553"></a>00553 
<a name="l00554"></a>00554                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6b0a0ab15284a541ae079beecaf3e617">i2c_enable</a>) {
<a name="l00555"></a>00555                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"FS_PHY Enabling I2c\n"</span>);
<a name="l00556"></a>00556                         <span class="comment">/* Program GUSBCFG.OtgUtmifsSel to I2C */</span>
<a name="l00557"></a>00557                         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l00558"></a>00558                         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#ef6e00f543156d1af19662c3ee86830d">otgutmifssel</a> = 1;
<a name="l00559"></a>00559                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00560"></a>00560 
<a name="l00561"></a>00561                         <span class="comment">/* Program GI2CCTL.I2CEn */</span>
<a name="l00562"></a>00562                         i2cctl.<a class="code" href="uniongi2cctl__data.html#97e9ae4e52d9bd9370027b5da5f65787">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8ecf68262dbcdb6901f3011cfe35a144">gi2cctl</a>);
<a name="l00563"></a>00563                         i2cctl.<a class="code" href="uniongi2cctl__data.html#5cd3b77fc770fc81b9cf9330cac214a8">b</a>.<a class="code" href="uniongi2cctl__data.html#78d1a33a0a81bbca4e89e2f578b27ca2">i2cdevaddr</a> = 1;
<a name="l00564"></a>00564                         i2cctl.<a class="code" href="uniongi2cctl__data.html#5cd3b77fc770fc81b9cf9330cac214a8">b</a>.<a class="code" href="uniongi2cctl__data.html#6a14bacfd6c36d22071a79cb0fb53e77">i2cen</a> = 0;
<a name="l00565"></a>00565                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8ecf68262dbcdb6901f3011cfe35a144">gi2cctl</a>, i2cctl.<a class="code" href="uniongi2cctl__data.html#97e9ae4e52d9bd9370027b5da5f65787">d32</a>);
<a name="l00566"></a>00566                         i2cctl.<a class="code" href="uniongi2cctl__data.html#5cd3b77fc770fc81b9cf9330cac214a8">b</a>.<a class="code" href="uniongi2cctl__data.html#6a14bacfd6c36d22071a79cb0fb53e77">i2cen</a> = 1;
<a name="l00567"></a>00567                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8ecf68262dbcdb6901f3011cfe35a144">gi2cctl</a>, i2cctl.<a class="code" href="uniongi2cctl__data.html#97e9ae4e52d9bd9370027b5da5f65787">d32</a>);
<a name="l00568"></a>00568                 }
<a name="l00569"></a>00569 
<a name="l00570"></a>00570         } <span class="comment">/* endif speed == DWC_SPEED_PARAM_FULL */</span>
<a name="l00571"></a>00571         <span class="keywordflow">else</span> {
<a name="l00572"></a>00572                 <span class="comment">/* High speed PHY. */</span>
<a name="l00573"></a>00573                 <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#24dd9dec510e5edac930538b81004b74">phy_init_done</a>) {
<a name="l00574"></a>00574                         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#24dd9dec510e5edac930538b81004b74">phy_init_done</a> = 1;
<a name="l00575"></a>00575                         <span class="comment">/* HS PHY parameters.  These parameters are preserved</span>
<a name="l00576"></a>00576 <span class="comment">                         * during soft reset so only program the first time.  Do</span>
<a name="l00577"></a>00577 <span class="comment">                         * a soft reset immediately after setting phyif.  */</span>
<a name="l00578"></a>00578                         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#f86631568e6d3682cdba6482608bdcfe">ulpi_utmi_sel</a> = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a>;
<a name="l00579"></a>00579                         <span class="keywordflow">if</span> (usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#f86631568e6d3682cdba6482608bdcfe">ulpi_utmi_sel</a> == 1) {
<a name="l00580"></a>00580                                 <span class="comment">/* ULPI interface */</span>
<a name="l00581"></a>00581                                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#f5e1a41cbdf6ae4b30a929ff3de8c99c">phyif</a> = 0;
<a name="l00582"></a>00582                                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#e6dc05942f880adfaee600bc9e0ba33b">ddrsel</a> =
<a name="l00583"></a>00583                                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6fc9a3fbe3c36cbbc231f1642ee96cfe">phy_ulpi_ddr</a>;
<a name="l00584"></a>00584                         } <span class="keywordflow">else</span> {
<a name="l00585"></a>00585                                 <span class="comment">/* UTMI+ interface */</span>
<a name="l00586"></a>00586                                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#41f5a03ab1b68564b240e03f33a09dde">phy_utmi_width</a> == 16) {
<a name="l00587"></a>00587                                         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#f5e1a41cbdf6ae4b30a929ff3de8c99c">phyif</a> = 1;
<a name="l00588"></a>00588 
<a name="l00589"></a>00589                                 } <span class="keywordflow">else</span> {
<a name="l00590"></a>00590                                         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#f5e1a41cbdf6ae4b30a929ff3de8c99c">phyif</a> = 0;
<a name="l00591"></a>00591                                 }
<a name="l00592"></a>00592 
<a name="l00593"></a>00593                         }
<a name="l00594"></a>00594 
<a name="l00595"></a>00595                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00596"></a>00596                         <span class="comment">/* Reset after setting the PHY parameters */</span>
<a name="l00597"></a>00597                         <a class="code" href="dwc__otg__cil_8c.html#1edfc5634dd76db76e30f20affc10f0c">dwc_otg_core_reset</a>(core_if);
<a name="l00598"></a>00598                 }
<a name="l00599"></a>00599         }
<a name="l00600"></a>00600 
<a name="l00601"></a>00601         <span class="keywordflow">if</span> ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 2) &amp;&amp;
<a name="l00602"></a>00602             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e75417d7e2d1843abf6e48f67851326e">fs_phy_type</a> == 1) &amp;&amp;
<a name="l00603"></a>00603             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d7cfc3c416010102b2c671dfaa828d5">ulpi_fs_ls</a>)) {
<a name="l00604"></a>00604                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Setting ULPI FSLS\n"</span>);
<a name="l00605"></a>00605                 usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l00606"></a>00606                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#de6d061bf2d0d8c909e6f7d701977b73">ulpi_fsls</a> = 1;
<a name="l00607"></a>00607                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#017fa2eb1df13d0917ffc6b243e5064c">ulpi_clk_sus_m</a> = 1;
<a name="l00608"></a>00608                 dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00609"></a>00609         } <span class="keywordflow">else</span> {
<a name="l00610"></a>00610                 usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l00611"></a>00611                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#de6d061bf2d0d8c909e6f7d701977b73">ulpi_fsls</a> = 0;
<a name="l00612"></a>00612                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#017fa2eb1df13d0917ffc6b243e5064c">ulpi_clk_sus_m</a> = 0;
<a name="l00613"></a>00613                 dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00614"></a>00614         }
<a name="l00615"></a>00615 
<a name="l00616"></a>00616         <span class="comment">/* Program the GAHBCFG Register. */</span>
<a name="l00617"></a>00617         <span class="keywordflow">switch</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e5000f58c6a0f09c75375b4c912af0eb">architecture</a>) {
<a name="l00618"></a>00618 
<a name="l00619"></a>00619         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#b06d547ae50b58fd46847daa34578122">DWC_SLAVE_ONLY_ARCH</a>:
<a name="l00620"></a>00620                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Slave Only Mode\n"</span>);
<a name="l00621"></a>00621                 ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#00758ec639d12cc80fd98b1a6526c454">nptxfemplvl_txfemplvl</a> =
<a name="l00622"></a>00622                     <a class="code" href="dwc__otg__regs_8h.html#0ec8d38e3f85707561b300ae1b339b71">DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY</a>;
<a name="l00623"></a>00623                 ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#e45b68a6e6e681e58d70fd8e70f9542f">ptxfemplvl</a> = <a class="code" href="dwc__otg__regs_8h.html#0ec8d38e3f85707561b300ae1b339b71">DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY</a>;
<a name="l00624"></a>00624                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a> = 0;
<a name="l00625"></a>00625                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> = 0;
<a name="l00626"></a>00626                 <span class="keywordflow">break</span>;
<a name="l00627"></a>00627 
<a name="l00628"></a>00628         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#bc493e89caf2ae15aa2b306099b8a927">DWC_EXT_DMA_ARCH</a>:
<a name="l00629"></a>00629                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"External DMA Mode\n"</span>);
<a name="l00630"></a>00630                 {
<a name="l00631"></a>00631                         uint8_t brst_sz = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#f9d2a8cd9b36d24de89121d19f693ccb">dma_burst_size</a>;
<a name="l00632"></a>00632                         ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#b8f9a94aa77eb5abc379c438bf68f3d0">hburstlen</a> = 0;
<a name="l00633"></a>00633                         <span class="keywordflow">while</span> (brst_sz &gt; 1) {
<a name="l00634"></a>00634                                 ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#b8f9a94aa77eb5abc379c438bf68f3d0">hburstlen</a>++;
<a name="l00635"></a>00635                                 brst_sz &gt;&gt;= 1;
<a name="l00636"></a>00636                         }
<a name="l00637"></a>00637                 }
<a name="l00638"></a>00638                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3c791cb4898379d156acc47c5b9a84fc">dma_enable</a> != 0);
<a name="l00639"></a>00639                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> =
<a name="l00640"></a>00640                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a> != 0);
<a name="l00641"></a>00641                 <span class="keywordflow">break</span>;
<a name="l00642"></a>00642 
<a name="l00643"></a>00643         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#f91a3e3ec200595566b8df5e40485fda">DWC_INT_DMA_ARCH</a>:
<a name="l00644"></a>00644                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Internal DMA Mode\n"</span>);
<a name="l00645"></a>00645                 ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#b8f9a94aa77eb5abc379c438bf68f3d0">hburstlen</a> = <a class="code" href="dwc__otg__regs_8h.html#e817b2bec10af4c5e95f10a78e031bcc">DWC_GAHBCFG_INT_DMA_BURST_INCR</a>;
<a name="l00646"></a>00646                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3c791cb4898379d156acc47c5b9a84fc">dma_enable</a> != 0);
<a name="l00647"></a>00647                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> =
<a name="l00648"></a>00648                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a> != 0);
<a name="l00649"></a>00649                 <span class="keywordflow">break</span>;
<a name="l00650"></a>00650 
<a name="l00651"></a>00651         }
<a name="l00652"></a>00652         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l00653"></a>00653                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l00654"></a>00654                         DWC_PRINTF(<span class="stringliteral">"Using Descriptor DMA mode\n"</span>);
<a name="l00655"></a>00655                 } <span class="keywordflow">else</span> {
<a name="l00656"></a>00656                         DWC_PRINTF(<span class="stringliteral">"Using Buffer DMA mode\n"</span>);
<a name="l00657"></a>00657 
<a name="l00658"></a>00658                 }
<a name="l00659"></a>00659         } <span class="keywordflow">else</span> {
<a name="l00660"></a>00660                 DWC_PRINTF(<span class="stringliteral">"Using Slave mode\n"</span>);
<a name="l00661"></a>00661                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> = 0;
<a name="l00662"></a>00662         }
<a name="l00663"></a>00663         
<a name="l00664"></a>00664         ahbcfg.<a class="code" href="uniongahbcfg__data.html#aa9726048597c5bb54ea38eda976e1a4">b</a>.<a class="code" href="uniongahbcfg__data.html#f39c07c45326af38a267b0e308496b5c">dmaenable</a> = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>;
<a name="l00665"></a>00665         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">gahbcfg</a>, ahbcfg.<a class="code" href="uniongahbcfg__data.html#2532b75f838946009af8806c924f0c08">d32</a>);
<a name="l00666"></a>00666 
<a name="l00667"></a>00667         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#175e8897d6e3c8ef4026413943de503b">ded_fifo_en</a>;
<a name="l00668"></a>00668 
<a name="l00669"></a>00669         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#34540b79e9a14bfa234a52ac132c5cd1">pti_enh_enable</a> = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b601fde03b371b74deab1205e1329a7d">pti_enable</a> != 0;
<a name="l00670"></a>00670         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a> = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#740e50199a75b3877b7db630d49c36aa">mpi_enable</a>;
<a name="l00671"></a>00671         DWC_PRINTF(<span class="stringliteral">"Periodic Transfer Interrupt Enhancement - %s\n"</span>,
<a name="l00672"></a>00672                    ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#34540b79e9a14bfa234a52ac132c5cd1">pti_enh_enable</a>) ? <span class="stringliteral">"enabled"</span> : <span class="stringliteral">"disabled"</span>));
<a name="l00673"></a>00673         DWC_PRINTF(<span class="stringliteral">"Multiprocessor Interrupt Enhancement - %s\n"</span>,
<a name="l00674"></a>00674                    ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) ? <span class="stringliteral">"enabled"</span> : <span class="stringliteral">"disabled"</span>));
<a name="l00675"></a>00675 
<a name="l00676"></a>00676         <span class="comment">/* </span>
<a name="l00677"></a>00677 <span class="comment">         * Program the GUSBCFG register. </span>
<a name="l00678"></a>00678 <span class="comment">         */</span>
<a name="l00679"></a>00679         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l00680"></a>00680 
<a name="l00681"></a>00681         <span class="keywordflow">switch</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a>) {
<a name="l00682"></a>00682         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#8d3140b85bae33e2d7955693c61fd490">DWC_MODE_HNP_SRP_CAPABLE</a>:
<a name="l00683"></a>00683                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a> ==
<a name="l00684"></a>00684                                    <a class="code" href="dwc__otg__core__if_8h.html#83c71a480363001711ff07e03834c49f">DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE</a>);
<a name="l00685"></a>00685                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a> !=
<a name="l00686"></a>00686                                    <a class="code" href="dwc__otg__core__if_8h.html#42ff7d87b7b3d3a47cf1749f02ce516c">DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</a>);
<a name="l00687"></a>00687                 <span class="keywordflow">break</span>;
<a name="l00688"></a>00688 
<a name="l00689"></a>00689         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#ecd675d5698ebf873bad50c6d2241296">DWC_MODE_SRP_ONLY_CAPABLE</a>:
<a name="l00690"></a>00690                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = 0;
<a name="l00691"></a>00691                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a> !=
<a name="l00692"></a>00692                                    <a class="code" href="dwc__otg__core__if_8h.html#42ff7d87b7b3d3a47cf1749f02ce516c">DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</a>);
<a name="l00693"></a>00693                 <span class="keywordflow">break</span>;
<a name="l00694"></a>00694 
<a name="l00695"></a>00695         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#42740812c78415753c76ea58e2dd6a50">DWC_MODE_NO_HNP_SRP_CAPABLE</a>:
<a name="l00696"></a>00696                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = 0;
<a name="l00697"></a>00697                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = 0;
<a name="l00698"></a>00698                 <span class="keywordflow">break</span>;
<a name="l00699"></a>00699 
<a name="l00700"></a>00700         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#0e5bc465c451f7ce8402ce94c355398e">DWC_MODE_SRP_CAPABLE_DEVICE</a>:
<a name="l00701"></a>00701                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = 0;
<a name="l00702"></a>00702                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a> !=
<a name="l00703"></a>00703                                    <a class="code" href="dwc__otg__core__if_8h.html#42ff7d87b7b3d3a47cf1749f02ce516c">DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</a>);
<a name="l00704"></a>00704                 <span class="keywordflow">break</span>;
<a name="l00705"></a>00705 
<a name="l00706"></a>00706         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#74152fd1bf534e043a53efd98a982bb6">DWC_MODE_NO_SRP_CAPABLE_DEVICE</a>:
<a name="l00707"></a>00707                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = 0;
<a name="l00708"></a>00708                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = 0;
<a name="l00709"></a>00709                 <span class="keywordflow">break</span>;
<a name="l00710"></a>00710 
<a name="l00711"></a>00711         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#bbca30221d8415bad1c254e5cb240eaa">DWC_MODE_SRP_CAPABLE_HOST</a>:
<a name="l00712"></a>00712                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = 0;
<a name="l00713"></a>00713                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a> !=
<a name="l00714"></a>00714                                    <a class="code" href="dwc__otg__core__if_8h.html#42ff7d87b7b3d3a47cf1749f02ce516c">DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</a>);
<a name="l00715"></a>00715                 <span class="keywordflow">break</span>;
<a name="l00716"></a>00716 
<a name="l00717"></a>00717         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#91a7255e685d172cfa7b6be0eaab5102">DWC_MODE_NO_SRP_CAPABLE_HOST</a>:
<a name="l00718"></a>00718                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = 0;
<a name="l00719"></a>00719                 usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = 0;
<a name="l00720"></a>00720                 <span class="keywordflow">break</span>;
<a name="l00721"></a>00721         }
<a name="l00722"></a>00722 
<a name="l00723"></a>00723         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00724"></a>00724 
<a name="l00725"></a>00725 <span class="preprocessor">#ifdef CONFIG_USB_DWC_OTG_LPM</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b906ba765a10dd9fcfa1c02dbc0184e">lpm_enable</a>) {
<a name="l00727"></a>00727                 <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg = {.d32 = 0 };
<a name="l00728"></a>00728 
<a name="l00729"></a>00729                 <span class="comment">/* To enable LPM support set lpm_cap_en bit */</span>
<a name="l00730"></a>00730                 lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#cf0a4cfcd158e41eb3811048e723890f">lpm_cap_en</a> = 1;
<a name="l00731"></a>00731 
<a name="l00732"></a>00732                 <span class="comment">/* Make AppL1Res ACK */</span>
<a name="l00733"></a>00733                 lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#1898203022af680f08036de89e86e4b0">appl_resp</a> = 1;
<a name="l00734"></a>00734 
<a name="l00735"></a>00735                 <span class="comment">/* Retry 3 times */</span>
<a name="l00736"></a>00736                 lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#be75ed525bcfe231cd9bda6a1b8594f6">retry_count</a> = 3;
<a name="l00737"></a>00737 
<a name="l00738"></a>00738                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>,
<a name="l00739"></a>00739                                  0, lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a>);
<a name="l00740"></a>00740 
<a name="l00741"></a>00741         }
<a name="l00742"></a>00742 <span class="preprocessor">#endif</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#359a3cb3a7b4800a0c32750005c9fd1b">ic_usb_cap</a>) {
<a name="l00744"></a>00744                 <a class="code" href="uniongusbcfg__data.html">gusbcfg_data_t</a> gusbcfg = {.d32 = 0 };
<a name="l00745"></a>00745                 gusbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#b729e853539aafb4bab1e4e9ac57916a">ic_usb_cap</a> = 1;
<a name="l00746"></a>00746                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>,
<a name="l00747"></a>00747                                  0, gusbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l00748"></a>00748         }
<a name="l00749"></a>00749 
<a name="l00750"></a>00750         <span class="comment">/* Enable common interrupts */</span>
<a name="l00751"></a>00751         <a class="code" href="dwc__otg__cil_8c.html#1761ac95e17bad3fa304413cc81c51de">dwc_otg_enable_common_interrupts</a>(core_if);
<a name="l00752"></a>00752 
<a name="l00753"></a>00753         <span class="comment">/* Do device or host intialization based on mode during PCD</span>
<a name="l00754"></a>00754 <span class="comment">         * and HCD initialization  */</span>
<a name="l00755"></a>00755         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#f0bfe5f933e21a94ea06c96ffc086e72">dwc_otg_is_host_mode</a>(core_if)) {
<a name="l00756"></a>00756                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#2bf62a567355d1ea38814714bd7b57ec">DBG_ANY</a>, <span class="stringliteral">"Host Mode\n"</span>);
<a name="l00757"></a>00757                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5a5c5c1cf8d870101cc1fffac56d88c0">op_state</a> = <a class="code" href="dwc__otg__cil_8h.html#a0732b344b6571a4554968e4ee2214dd">A_HOST</a>;
<a name="l00758"></a>00758         } <span class="keywordflow">else</span> {
<a name="l00759"></a>00759                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#2bf62a567355d1ea38814714bd7b57ec">DBG_ANY</a>, <span class="stringliteral">"Device Mode\n"</span>);
<a name="l00760"></a>00760                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5a5c5c1cf8d870101cc1fffac56d88c0">op_state</a> = <a class="code" href="dwc__otg__cil_8h.html#622c3b95c9a587f518a787c05c50ffb7">B_PERIPHERAL</a>;
<a name="l00761"></a>00761 <span class="preprocessor">#ifdef DWC_DEVICE_ONLY</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span>                <a class="code" href="dwc__otg__cil_8c.html#f79b0f3b5b96b0535e33627ee3a66eba">dwc_otg_core_dev_init</a>(core_if);
<a name="l00763"></a>00763 <span class="preprocessor">#endif</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span>        }
<a name="l00765"></a>00765 }
<a name="l00766"></a>00766 
<a name="l00772"></a><a class="code" href="dwc__otg__cil_8h.html#ea31a3abac0bdb1ede29a9d65c402553">00772</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#3d60e58f32be881047ac61bc852f60f7">dwc_otg_enable_device_interrupts</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00773"></a>00773 {
<a name="l00774"></a>00774         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l00775"></a>00775         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l00776"></a>00776 
<a name="l00777"></a>00777         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"%s()\n"</span>, __func__);
<a name="l00778"></a>00778 
<a name="l00779"></a>00779         <span class="comment">/* Disable all interrupts. */</span>
<a name="l00780"></a>00780         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, 0);
<a name="l00781"></a>00781 
<a name="l00782"></a>00782         <span class="comment">/* Clear any pending interrupts */</span>
<a name="l00783"></a>00783         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#aa1d909e3b0a60a56bf612968ff09019">gintsts</a>, 0xFFFFFFFF);
<a name="l00784"></a>00784 
<a name="l00785"></a>00785         <span class="comment">/* Enable the common interrupts */</span>
<a name="l00786"></a>00786         <a class="code" href="dwc__otg__cil_8c.html#1761ac95e17bad3fa304413cc81c51de">dwc_otg_enable_common_interrupts</a>(core_if);
<a name="l00787"></a>00787 
<a name="l00788"></a>00788         <span class="comment">/* Enable interrupts */</span>
<a name="l00789"></a>00789         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#de79426e6a5436e34cf4b1ac42a72ee6">usbreset</a> = 1;
<a name="l00790"></a>00790         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#895f1c1537debec62da4fd248249859c">enumdone</a> = 1;
<a name="l00791"></a>00791 
<a name="l00792"></a>00792         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) {
<a name="l00793"></a>00793                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#bcae4c9dd3d0f153b379dfbc6c830fc5">inepintr</a> = 1;
<a name="l00794"></a>00794                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#d48fe24e3e91bc1bcbc1c790c1b67f96">outepintr</a> = 1;
<a name="l00795"></a>00795         }
<a name="l00796"></a>00796 
<a name="l00797"></a>00797         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#0c455b6461081720584a8acc4e0e18a5">erlysuspend</a> = 1;
<a name="l00798"></a>00798 
<a name="l00799"></a>00799         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0) {
<a name="l00800"></a>00800                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3a21d0006e144647b43ef910b9183da9">epmismatch</a> = 1;
<a name="l00801"></a>00801         }
<a name="l00802"></a>00802 <span class="preprocessor">#ifdef DWC_EN_ISOC</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l00804"></a>00804                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0) {
<a name="l00805"></a>00805                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#34540b79e9a14bfa234a52ac132c5cd1">pti_enh_enable</a>) {
<a name="l00806"></a>00806                                 <a class="code" href="uniondctl__data.html">dctl_data_t</a> dctl = {.d32 = 0 };
<a name="l00807"></a>00807                                 dctl.<a class="code" href="uniondctl__data.html#a3abfa6d609d9864f1f65712b409d4d3">b</a>.<a class="code" href="uniondctl__data.html#a817a529df5c5fc57135560014b90dcc">ifrmnum</a> = 1;
<a name="l00808"></a>00808                                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;
<a name="l00809"></a>00809                                                  dev_global_regs-&gt;dctl, 0,
<a name="l00810"></a>00810                                                  dctl.<a class="code" href="uniondctl__data.html#f49aadfd7ad95b570115b3c245b1729e">d32</a>);
<a name="l00811"></a>00811                         } <span class="keywordflow">else</span> {
<a name="l00812"></a>00812                                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3f9eeb4c73291b7943b7187ba34c90f4">incomplisoin</a> = 1;
<a name="l00813"></a>00813                                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#c63c107070bd7623766e39cd06ec7c97">incomplisoout</a> = 1;
<a name="l00814"></a>00814                         }
<a name="l00815"></a>00815                 }
<a name="l00816"></a>00816         } <span class="keywordflow">else</span> {
<a name="l00817"></a>00817                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3f9eeb4c73291b7943b7187ba34c90f4">incomplisoin</a> = 1;
<a name="l00818"></a>00818                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#c63c107070bd7623766e39cd06ec7c97">incomplisoout</a> = 1;
<a name="l00819"></a>00819         }
<a name="l00820"></a>00820 <span class="preprocessor">#endif                          </span><span class="comment">/* DWC_EN_ISOC */</span>
<a name="l00821"></a>00821 
<a name="l00823"></a>00823 <span class="preprocessor">#ifdef USE_PERIODIC_EP</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span>        intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3a0a75b129ccdaed6d98d1982b374d52">isooutdrop</a> = 1;
<a name="l00825"></a>00825         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#aeb61a24f3c50caacfb8fe523c85768a">eopframe</a> = 1;
<a name="l00826"></a>00826         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3f9eeb4c73291b7943b7187ba34c90f4">incomplisoin</a> = 1;
<a name="l00827"></a>00827         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#c63c107070bd7623766e39cd06ec7c97">incomplisoout</a> = 1;
<a name="l00828"></a>00828 <span class="preprocessor">#endif</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span>
<a name="l00830"></a>00830         dwc_modify_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l00831"></a>00831 
<a name="l00832"></a>00832         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"%s() gintmsk=%0x\n"</span>, __func__,
<a name="l00833"></a>00833                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>));
<a name="l00834"></a>00834 }
<a name="l00835"></a>00835 
<a name="l00843"></a><a class="code" href="dwc__otg__cil_8h.html#16b147d5ce40708fe305d65c869edad8">00843</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#f79b0f3b5b96b0535e33627ee3a66eba">dwc_otg_core_dev_init</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l00844"></a>00844 {
<a name="l00845"></a>00845         <span class="keywordtype">int</span> i;
<a name="l00846"></a>00846         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l00847"></a>00847         <a class="code" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *dev_if = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>;
<a name="l00848"></a>00848         <a class="code" href="structdwc__otg__core__params.html">dwc_otg_core_params_t</a> *params = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>;
<a name="l00849"></a>00849         <a class="code" href="uniondcfg__data.html">dcfg_data_t</a> dcfg = {.d32 = 0 };
<a name="l00850"></a>00850         <a class="code" href="uniongrstctl__data.html">grstctl_t</a> resetctl = {.d32 = 0 };
<a name="l00851"></a>00851         uint32_t rx_fifo_size;
<a name="l00852"></a>00852         <a class="code" href="unionfifosize__data.html">fifosize_data_t</a> nptxfifosize;
<a name="l00853"></a>00853         <a class="code" href="unionfifosize__data.html">fifosize_data_t</a> txfifosize;
<a name="l00854"></a>00854         <a class="code" href="uniondthrctl__data.html">dthrctl_data_t</a> dthrctl;
<a name="l00855"></a>00855         <a class="code" href="unionfifosize__data.html">fifosize_data_t</a> ptxfifosize;
<a name="l00856"></a>00856 
<a name="l00857"></a>00857         <span class="comment">/* Restart the Phy Clock */</span>
<a name="l00858"></a>00858         dwc_write_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#348ed2c9aeae6fc608f1bb813978b3f9">pcgcctl</a>, 0);
<a name="l00859"></a>00859 
<a name="l00860"></a>00860         <span class="comment">/* Device configuration register */</span>
<a name="l00861"></a>00861         <a class="code" href="dwc__otg__cil_8c.html#6ef971c486eacd419d20e1bc545f9238">init_devspd</a>(core_if);
<a name="l00862"></a>00862         dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a> = dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>);
<a name="l00863"></a>00863         dcfg.<a class="code" href="uniondcfg__data.html#242c1b463f445de3fc265e8c20fde50b">b</a>.<a class="code" href="uniondcfg__data.html#d83666dcf5675453a387915ce1653d54">descdma</a> = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) ? 1 : 0;
<a name="l00864"></a>00864         dcfg.<a class="code" href="uniondcfg__data.html#242c1b463f445de3fc265e8c20fde50b">b</a>.<a class="code" href="uniondcfg__data.html#f4ed8f15f1716ff0f9366badac18fbb4">perfrint</a> = <a class="code" href="dwc__otg__regs_8h.html#d5b5378a658017c4f9cbdd8e4462d4fc">DWC_DCFG_FRAME_INTERVAL_80</a>;
<a name="l00865"></a>00865 
<a name="l00866"></a>00866         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>, dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a>);
<a name="l00867"></a>00867 
<a name="l00868"></a>00868         <span class="comment">/* Configure data FIFO sizes */</span>
<a name="l00869"></a>00869         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#b6bfbfe650352dec82a02d15677fe88d">dynamic_fifo</a> &amp;&amp; params-&gt;<a class="code" href="structdwc__otg__core__params.html#8c169633d4a6f28e964cef9f597c6e03">enable_dynamic_fifo</a>) {
<a name="l00870"></a>00870                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Total FIFO Size=%d\n"</span>,
<a name="l00871"></a>00871                             core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#cae59008a554cb7de24bd4f2afea7532">total_fifo_size</a>);
<a name="l00872"></a>00872                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Rx FIFO Size=%d\n"</span>,
<a name="l00873"></a>00873                             params-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>);
<a name="l00874"></a>00874                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"NP Tx FIFO Size=%d\n"</span>,
<a name="l00875"></a>00875                             params-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a>);
<a name="l00876"></a>00876 
<a name="l00877"></a>00877                 <span class="comment">/* Rx FIFO */</span>
<a name="l00878"></a>00878                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"initial grxfsiz=%08x\n"</span>,
<a name="l00879"></a>00879                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>));
<a name="l00880"></a>00880 
<a name="l00881"></a>00881 <span class="preprocessor">#ifdef DWC_UTE_CFI</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span>                core_if-&gt;pwron_rxfsiz = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>);
<a name="l00883"></a>00883                 core_if-&gt;init_rxfsiz = params-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>;
<a name="l00884"></a>00884 <span class="preprocessor">#endif</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span>                rx_fifo_size = params-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>;
<a name="l00886"></a>00886                 dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>, rx_fifo_size);
<a name="l00887"></a>00887 
<a name="l00888"></a>00888                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"new grxfsiz=%08x\n"</span>,
<a name="l00889"></a>00889                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>));
<a name="l00890"></a>00890 
<a name="l00892"></a>00892                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#0683b28ebf5247a60247d27a1a714d27">p_tx_msk</a> = 0;
<a name="l00893"></a>00893 
<a name="l00895"></a>00895                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#b558bae74403677f08e45c692a88d4e2">tx_msk</a> = 0;
<a name="l00896"></a>00896 
<a name="l00897"></a>00897                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0) {
<a name="l00898"></a>00898                         <span class="comment">/* Non-periodic Tx FIFO */</span>
<a name="l00899"></a>00899                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"initial gnptxfsiz=%08x\n"</span>,
<a name="l00900"></a>00900                                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>));
<a name="l00901"></a>00901 
<a name="l00902"></a>00902                         nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a>;
<a name="l00903"></a>00903                         nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>;
<a name="l00904"></a>00904 
<a name="l00905"></a>00905                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>,
<a name="l00906"></a>00906                                         nptxfifosize.<a class="code" href="unionfifosize__data.html#937e01b91f0a60a5aa9f6a4eaf6ce661">d32</a>);
<a name="l00907"></a>00907 
<a name="l00908"></a>00908                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"new gnptxfsiz=%08x\n"</span>,
<a name="l00909"></a>00909                                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>));
<a name="l00910"></a>00910 
<a name="l00912"></a>00912                         <span class="comment">/*</span>
<a name="l00913"></a>00913 <span class="comment">                         * Periodic Tx FIFOs These FIFOs are numbered from 1 to 15.</span>
<a name="l00914"></a>00914 <span class="comment">                         * Indexes of the FIFO size module parameters in the</span>
<a name="l00915"></a>00915 <span class="comment">                         * dev_perio_tx_fifo_size array and the FIFO size registers in</span>
<a name="l00916"></a>00916 <span class="comment">                         * the dptxfsiz array run from 0 to 14.</span>
<a name="l00917"></a>00917 <span class="comment">                         */</span>
<a name="l00919"></a>00919                         ptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> =
<a name="l00920"></a>00920                             nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> + nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a>;
<a name="l00921"></a>00921                         <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#aee60fb196cf53b610df556744e4d317">num_dev_perio_in_ep</a>;
<a name="l00922"></a>00922                              i++) {
<a name="l00923"></a>00923                                 ptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a> =
<a name="l00924"></a>00924                                     params-&gt;<a class="code" href="structdwc__otg__core__params.html#2958d325289f4a77b6435cda729e5f6e">dev_perio_tx_fifo_size</a>[i];
<a name="l00925"></a>00925                                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>,
<a name="l00926"></a>00926                                             <span class="stringliteral">"initial dptxfsiz_dieptxf[%d]=%08x\n"</span>,
<a name="l00927"></a>00927                                             i,
<a name="l00928"></a>00928                                             dwc_read_reg32(&amp;global_regs-&gt;
<a name="l00929"></a>00929                                                            dptxfsiz_dieptxf
<a name="l00930"></a>00930                                                            [i]));
<a name="l00931"></a>00931                                 dwc_write_reg32(&amp;global_regs-&gt;
<a name="l00932"></a>00932                                                 dptxfsiz_dieptxf[i],
<a name="l00933"></a>00933                                                 ptxfifosize.<a class="code" href="unionfifosize__data.html#937e01b91f0a60a5aa9f6a4eaf6ce661">d32</a>);
<a name="l00934"></a>00934                                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(DBG_CIL,
<a name="l00935"></a>00935                                             <span class="stringliteral">"new dptxfsiz_dieptxf[%d]=%08x\n"</span>,
<a name="l00936"></a>00936                                             i,
<a name="l00937"></a>00937                                             dwc_read_reg32(&amp;global_regs-&gt;
<a name="l00938"></a>00938                                                            dptxfsiz_dieptxf
<a name="l00939"></a>00939                                                            [i]));
<a name="l00940"></a>00940                                 ptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> += ptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a>;
<a name="l00941"></a>00941                         }
<a name="l00942"></a>00942                 } <span class="keywordflow">else</span> {
<a name="l00943"></a>00943                         <span class="comment">/*</span>
<a name="l00944"></a>00944 <span class="comment">                         * Tx FIFOs These FIFOs are numbered from 1 to 15.</span>
<a name="l00945"></a>00945 <span class="comment">                         * Indexes of the FIFO size module parameters in the</span>
<a name="l00946"></a>00946 <span class="comment">                         * dev_tx_fifo_size array and the FIFO size registers in</span>
<a name="l00947"></a>00947 <span class="comment">                         * the dptxfsiz_dieptxf array run from 0 to 14.</span>
<a name="l00948"></a>00948 <span class="comment">                         */</span>
<a name="l00949"></a>00949 
<a name="l00950"></a>00950                         <span class="comment">/* Non-periodic Tx FIFO */</span>
<a name="l00951"></a>00951                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"initial gnptxfsiz=%08x\n"</span>,
<a name="l00952"></a>00952                                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>));
<a name="l00953"></a>00953 
<a name="l00954"></a>00954 <span class="preprocessor">#ifdef DWC_UTE_CFI</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span>                        core_if-&gt;pwron_gnptxfsiz =
<a name="l00956"></a>00956                             (dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>) &gt;&gt; 16);
<a name="l00957"></a>00957                         core_if-&gt;init_gnptxfsiz =
<a name="l00958"></a>00958                             params-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a>;
<a name="l00959"></a>00959 <span class="preprocessor">#endif</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span>                        nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a>;
<a name="l00961"></a>00961                         nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>;
<a name="l00962"></a>00962 
<a name="l00963"></a>00963                         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>,
<a name="l00964"></a>00964                                         nptxfifosize.<a class="code" href="unionfifosize__data.html#937e01b91f0a60a5aa9f6a4eaf6ce661">d32</a>);
<a name="l00965"></a>00965 
<a name="l00966"></a>00966                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"new gnptxfsiz=%08x\n"</span>,
<a name="l00967"></a>00967                                     dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>));
<a name="l00968"></a>00968 
<a name="l00969"></a>00969                         txfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> =
<a name="l00970"></a>00970                             nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> + nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a>;
<a name="l00971"></a>00971 
<a name="l00972"></a>00972                         <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#753b321350388c5e1307802ff968f9a8">num_in_eps</a>; i++) {
<a name="l00973"></a>00973 
<a name="l00974"></a>00974                                 txfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a> =
<a name="l00975"></a>00975                                     params-&gt;<a class="code" href="structdwc__otg__core__params.html#6e0c5d06467fbf3458f11f7eb8153a8b">dev_tx_fifo_size</a>[i];
<a name="l00976"></a>00976 
<a name="l00977"></a>00977                                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>,
<a name="l00978"></a>00978                                             <span class="stringliteral">"initial dptxfsiz_dieptxf[%d]=%08x\n"</span>,
<a name="l00979"></a>00979                                             i,
<a name="l00980"></a>00980                                             dwc_read_reg32(&amp;global_regs-&gt;
<a name="l00981"></a>00981                                                            dptxfsiz_dieptxf
<a name="l00982"></a>00982                                                            [i]));
<a name="l00983"></a>00983 
<a name="l00984"></a>00984 #ifdef DWC_UTE_CFI
<a name="l00985"></a>00985                                 core_if-&gt;pwron_txfsiz[i] =
<a name="l00986"></a>00986                                     (dwc_read_reg32
<a name="l00987"></a>00987                                      (&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[i]) &gt;&gt; 16);
<a name="l00988"></a>00988                                 core_if-&gt;init_txfsiz[i] =
<a name="l00989"></a>00989                                     params-&gt;<a class="code" href="structdwc__otg__core__params.html#6e0c5d06467fbf3458f11f7eb8153a8b">dev_tx_fifo_size</a>[i];
<a name="l00990"></a>00990 #endif
<a name="l00991"></a>00991                                 dwc_write_reg32(&amp;global_regs-&gt;
<a name="l00992"></a>00992                                                 dptxfsiz_dieptxf[i],
<a name="l00993"></a>00993                                                 txfifosize.<a class="code" href="unionfifosize__data.html#937e01b91f0a60a5aa9f6a4eaf6ce661">d32</a>);
<a name="l00994"></a>00994 
<a name="l00995"></a>00995                                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(DBG_CIL,
<a name="l00996"></a>00996                                             <span class="stringliteral">"new dptxfsiz_dieptxf[%d]=%08x\n"</span>,
<a name="l00997"></a>00997                                             i,
<a name="l00998"></a>00998                                             dwc_read_reg32(&amp;global_regs-&gt;
<a name="l00999"></a>00999                                                            dptxfsiz_dieptxf
<a name="l01000"></a>01000                                                            [i]));
<a name="l01001"></a>01001 
<a name="l01002"></a>01002                                 txfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> += txfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a>;
<a name="l01003"></a>01003                         }
<a name="l01004"></a>01004                 }
<a name="l01005"></a>01005         }
<a name="l01006"></a>01006         <span class="comment">/* Flush the FIFOs */</span>
<a name="l01007"></a>01007         <a class="code" href="dwc__otg__cil_8c.html#039e387cd0e0282727da3c5a36f4cdda">dwc_otg_flush_tx_fifo</a>(core_if, 0x10);   <span class="comment">/* all Tx FIFOs */</span>
<a name="l01008"></a>01008         <a class="code" href="dwc__otg__cil_8c.html#fb275f0f9923cc30629fce5e3753025c">dwc_otg_flush_rx_fifo</a>(core_if);
<a name="l01009"></a>01009 
<a name="l01010"></a>01010         <span class="comment">/* Flush the Learning Queue. */</span>
<a name="l01011"></a>01011         resetctl.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#259049fa7991ecad9ca1595763b636f9">intknqflsh</a> = 1;
<a name="l01012"></a>01012         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>, resetctl.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l01013"></a>01013 
<a name="l01014"></a>01014         <span class="comment">/* Clear all pending Device Interrupts */</span>
<a name="l01018"></a>01018         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) {
<a name="l01019"></a>01019                 <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#4fae9bc1293bf2e58966c38fa5b98822">num_in_eps</a>; ++i) {
<a name="l01020"></a>01020                         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l01021"></a>01021                                         diepeachintmsk[i], 0);
<a name="l01022"></a>01022                 }
<a name="l01023"></a>01023 
<a name="l01024"></a>01024                 <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#2f0e01cdc605623f591963fc83c8dc73">num_out_eps</a>; ++i) {
<a name="l01025"></a>01025                         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l01026"></a>01026                                         doepeachintmsk[i], 0);
<a name="l01027"></a>01027                 }
<a name="l01028"></a>01028 
<a name="l01029"></a>01029                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#4795bc8eab569241a3f8e6aad5d99ac7">deachint</a>, 0xFFFFFFFF);
<a name="l01030"></a>01030                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#e64a153683f0e0cda14b56a163651825">deachintmsk</a>, 0);
<a name="l01031"></a>01031         } <span class="keywordflow">else</span> {
<a name="l01032"></a>01032                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#02e44cb182548d78c5b7d27929ca5f11">diepmsk</a>, 0);
<a name="l01033"></a>01033                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#d6947be9d84a1d87156f81a10ebb036b">doepmsk</a>, 0);
<a name="l01034"></a>01034                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#2e25df2fbec9d398742709524056cbd5">daint</a>, 0xFFFFFFFF);
<a name="l01035"></a>01035                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">daintmsk</a>, 0);
<a name="l01036"></a>01036         }
<a name="l01037"></a>01037 
<a name="l01038"></a>01038         <span class="keywordflow">for</span> (i = 0; i &lt;= dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#4fae9bc1293bf2e58966c38fa5b98822">num_in_eps</a>; i++) {
<a name="l01039"></a>01039                 <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l01040"></a>01040                 depctl.d32 = dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l01041"></a>01041                 <span class="keywordflow">if</span> (depctl.b.epena) {
<a name="l01042"></a>01042                         depctl.d32 = 0;
<a name="l01043"></a>01043                         depctl.b.epdis = 1;
<a name="l01044"></a>01044                         depctl.b.snak = 1;
<a name="l01045"></a>01045                 } <span class="keywordflow">else</span> {
<a name="l01046"></a>01046                         depctl.d32 = 0;
<a name="l01047"></a>01047                 }
<a name="l01048"></a>01048 
<a name="l01049"></a>01049                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>, depctl.d32);
<a name="l01050"></a>01050 
<a name="l01051"></a>01051                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>, 0);
<a name="l01052"></a>01052                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>, 0);
<a name="l01053"></a>01053                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#4d6d6309ef5e09ad9048655ced6a2769">diepint</a>, 0xFF);
<a name="l01054"></a>01054         }
<a name="l01055"></a>01055 
<a name="l01056"></a>01056         <span class="keywordflow">for</span> (i = 0; i &lt;= dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#2f0e01cdc605623f591963fc83c8dc73">num_out_eps</a>; i++) {
<a name="l01057"></a>01057                 <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l01058"></a>01058                 depctl.d32 = dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l01059"></a>01059                 <span class="keywordflow">if</span> (depctl.b.epena) {
<a name="l01060"></a>01060                         depctl.d32 = 0;
<a name="l01061"></a>01061                         depctl.b.epdis = 1;
<a name="l01062"></a>01062                         depctl.b.snak = 1;
<a name="l01063"></a>01063                 } <span class="keywordflow">else</span> {
<a name="l01064"></a>01064                         depctl.d32 = 0;
<a name="l01065"></a>01065                 }
<a name="l01066"></a>01066 
<a name="l01067"></a>01067                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>, depctl.d32);
<a name="l01068"></a>01068 
<a name="l01069"></a>01069                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>, 0);
<a name="l01070"></a>01070                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>, 0);
<a name="l01071"></a>01071                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#81d837c801dcfa30f17b567419a86f62">doepint</a>, 0xFF);
<a name="l01072"></a>01072         }
<a name="l01073"></a>01073 
<a name="l01074"></a>01074         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> &amp;&amp; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l01075"></a>01075                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#c4c1cdbb40f37e3403d62ae00b4819eb">non_iso_tx_thr_en</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#1610a4b28bea581c46f251d995bf4a51">thr_ctl</a> &amp; 0x1;
<a name="l01076"></a>01076                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#76af117a05ad95e5e5c534a1afcdae22">iso_tx_thr_en</a> = (params-&gt;<a class="code" href="structdwc__otg__core__params.html#1610a4b28bea581c46f251d995bf4a51">thr_ctl</a> &gt;&gt; 1) &amp; 0x1;
<a name="l01077"></a>01077                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#839ada1cbeff50af91f5db00f4b36ec4">rx_thr_en</a> = (params-&gt;<a class="code" href="structdwc__otg__core__params.html#1610a4b28bea581c46f251d995bf4a51">thr_ctl</a> &gt;&gt; 2) &amp; 0x1;
<a name="l01078"></a>01078 
<a name="l01079"></a>01079                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e1ec98fc03446d7e172572a973107d62">rx_thr_length</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#2cb1f83013e357828fbf55ac91971d44">rx_thr_length</a>;
<a name="l01080"></a>01080                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#55206f9ce7b0c2614e2c534d01acd6c4">tx_thr_length</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#c92fc907d503f9b8bb3600164c520b0e">tx_thr_length</a>;
<a name="l01081"></a>01081 
<a name="l01082"></a>01082                 dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#dd45f3935b2ebb171de8da70cddd6935">setup_desc_index</a> = 0;
<a name="l01083"></a>01083 
<a name="l01084"></a>01084                 dthrctl.<a class="code" href="uniondthrctl__data.html#f66c52fe9278bb6ed52c811ddbed16a5">d32</a> = 0;
<a name="l01085"></a>01085                 dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#9b9e309f454fb10621cbaeafe068af47">non_iso_thr_en</a> = dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#c4c1cdbb40f37e3403d62ae00b4819eb">non_iso_tx_thr_en</a>;
<a name="l01086"></a>01086                 dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#f69727f09d4443c01038ba7b163814f8">iso_thr_en</a> = dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#76af117a05ad95e5e5c534a1afcdae22">iso_tx_thr_en</a>;
<a name="l01087"></a>01087                 dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#75959c97b938bf99faa602c933938340">tx_thr_len</a> = dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#55206f9ce7b0c2614e2c534d01acd6c4">tx_thr_length</a>;
<a name="l01088"></a>01088                 dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#0a73132b4e481b250e1b5f533b807bcb">rx_thr_en</a> = dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#839ada1cbeff50af91f5db00f4b36ec4">rx_thr_en</a>;
<a name="l01089"></a>01089                 dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#210370ba2134a296e1c1dcc8b2f05461">rx_thr_len</a> = dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e1ec98fc03446d7e172572a973107d62">rx_thr_length</a>;
<a name="l01090"></a>01090                 dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#00bbf39ee16616cc14410549c1e97c45">ahb_thr_ratio</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#8787af52f8d70a9100ab1fa2b0f69bfb">ahb_thr_ratio</a>;
<a name="l01091"></a>01091 
<a name="l01092"></a>01092                 dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c263c55a0bb752f8939731aa2f8f6cb8">dtknqr3_dthrctl</a>,
<a name="l01093"></a>01093                                 dthrctl.<a class="code" href="uniondthrctl__data.html#f66c52fe9278bb6ed52c811ddbed16a5">d32</a>);
<a name="l01094"></a>01094 
<a name="l01095"></a>01095                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>,
<a name="l01096"></a>01096                             <span class="stringliteral">"Non ISO Tx Thr - %d\nISO Tx Thr - %d\nRx Thr - %d\nTx Thr Len - %d\nRx Thr Len - %d\n"</span>,
<a name="l01097"></a>01097                             dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#9b9e309f454fb10621cbaeafe068af47">non_iso_thr_en</a>, dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#f69727f09d4443c01038ba7b163814f8">iso_thr_en</a>,
<a name="l01098"></a>01098                             dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#0a73132b4e481b250e1b5f533b807bcb">rx_thr_en</a>, dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#75959c97b938bf99faa602c933938340">tx_thr_len</a>,
<a name="l01099"></a>01099                             dthrctl.<a class="code" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a>.<a class="code" href="uniondthrctl__data.html#210370ba2134a296e1c1dcc8b2f05461">rx_thr_len</a>);
<a name="l01100"></a>01100 
<a name="l01101"></a>01101         }
<a name="l01102"></a>01102 
<a name="l01103"></a>01103         <a class="code" href="dwc__otg__cil_8c.html#3d60e58f32be881047ac61bc852f60f7">dwc_otg_enable_device_interrupts</a>(core_if);
<a name="l01104"></a>01104 
<a name="l01105"></a>01105         {
<a name="l01106"></a>01106                 <a class="code" href="uniondiepint__data.html">diepmsk_data_t</a> msk = {.d32 = 0 };
<a name="l01107"></a>01107                 msk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#90d0e6a99275eccd4a50f62644de9152">txfifoundrn</a> = 1;
<a name="l01108"></a>01108                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) {
<a name="l01109"></a>01109                         dwc_modify_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l01110"></a>01110                                          diepeachintmsk[0], msk.<a class="code" href="uniondiepint__data.html#7d2c24507663bf96c280c57fbf544ef7">d32</a>, msk.<a class="code" href="uniondiepint__data.html#7d2c24507663bf96c280c57fbf544ef7">d32</a>);
<a name="l01111"></a>01111                 } <span class="keywordflow">else</span> {
<a name="l01112"></a>01112                         dwc_modify_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#02e44cb182548d78c5b7d27929ca5f11">diepmsk</a>,
<a name="l01113"></a>01113                                          msk.<a class="code" href="uniondiepint__data.html#7d2c24507663bf96c280c57fbf544ef7">d32</a>, msk.<a class="code" href="uniondiepint__data.html#7d2c24507663bf96c280c57fbf544ef7">d32</a>);
<a name="l01114"></a>01114                 }
<a name="l01115"></a>01115         }
<a name="l01116"></a>01116 
<a name="l01117"></a>01117         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) {
<a name="l01118"></a>01118                 <span class="comment">/* Set NAK on Babble */</span>
<a name="l01119"></a>01119                 <a class="code" href="uniondctl__data.html">dctl_data_t</a> dctl = {.d32 = 0 };
<a name="l01120"></a>01120                 dctl.<a class="code" href="uniondctl__data.html#a3abfa6d609d9864f1f65712b409d4d3">b</a>.<a class="code" href="uniondctl__data.html#422c27727aa788391b807b62011bd464">nakonbble</a> = 1;
<a name="l01121"></a>01121                 dwc_modify_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dctl</a>, 0, dctl.<a class="code" href="uniondctl__data.html#f49aadfd7ad95b570115b3c245b1729e">d32</a>);
<a name="l01122"></a>01122         }
<a name="l01123"></a>01123 }
<a name="l01124"></a>01124 
<a name="l01130"></a><a class="code" href="dwc__otg__cil_8h.html#99a7497537db075b95c72816e766acf8">01130</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#373701240c023fda03eed98cf093df74">dwc_otg_enable_host_interrupts</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l01131"></a>01131 {
<a name="l01132"></a>01132         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l01133"></a>01133         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l01134"></a>01134 
<a name="l01135"></a>01135         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"%s()\n"</span>, __func__);
<a name="l01136"></a>01136 
<a name="l01137"></a>01137         <span class="comment">/* Disable all interrupts. */</span>
<a name="l01138"></a>01138         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, 0);
<a name="l01139"></a>01139 
<a name="l01140"></a>01140         <span class="comment">/* Clear any pending interrupts. */</span>
<a name="l01141"></a>01141         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#aa1d909e3b0a60a56bf612968ff09019">gintsts</a>, 0xFFFFFFFF);
<a name="l01142"></a>01142 
<a name="l01143"></a>01143         <span class="comment">/* Enable the common interrupts */</span>
<a name="l01144"></a>01144         <a class="code" href="dwc__otg__cil_8c.html#1761ac95e17bad3fa304413cc81c51de">dwc_otg_enable_common_interrupts</a>(core_if);
<a name="l01145"></a>01145 
<a name="l01146"></a>01146         <span class="comment">/*</span>
<a name="l01147"></a>01147 <span class="comment">         * Enable host mode interrupts without disturbing common</span>
<a name="l01148"></a>01148 <span class="comment">         * interrupts.</span>
<a name="l01149"></a>01149 <span class="comment">         */</span>
<a name="l01150"></a>01150          
<a name="l01151"></a>01151         <span class="comment">/* Do not need sof interrupt for Descriptor DMA*/</span> 
<a name="l01152"></a>01152         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) 
<a name="l01153"></a>01153         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#d9cb28e92090a5da3c00d35768d90c82">sofintr</a> = 1;
<a name="l01154"></a>01154         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#c907c60cbc7b157e730b053b40f4a2b3">portintr</a> = 1;
<a name="l01155"></a>01155         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3a4c193d8ff48291809dcd3ccb7c0585">hcintr</a> = 1;
<a name="l01156"></a>01156 
<a name="l01157"></a>01157         dwc_modify_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l01158"></a>01158 }
<a name="l01159"></a>01159 
<a name="l01165"></a><a class="code" href="dwc__otg__cil_8h.html#6f3cf40d961167bf8c5888bcf577c15b">01165</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#4dd4a30dd75a819e9da38d6410cbb0a4">dwc_otg_disable_host_interrupts</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l01166"></a>01166 {
<a name="l01167"></a>01167         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l01168"></a>01168         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l01169"></a>01169 
<a name="l01170"></a>01170         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"%s()\n"</span>, __func__);
<a name="l01171"></a>01171 
<a name="l01172"></a>01172         <span class="comment">/*</span>
<a name="l01173"></a>01173 <span class="comment">         * Disable host mode interrupts without disturbing common</span>
<a name="l01174"></a>01174 <span class="comment">         * interrupts.</span>
<a name="l01175"></a>01175 <span class="comment">         */</span>
<a name="l01176"></a>01176         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#d9cb28e92090a5da3c00d35768d90c82">sofintr</a> = 1;
<a name="l01177"></a>01177         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#c907c60cbc7b157e730b053b40f4a2b3">portintr</a> = 1;
<a name="l01178"></a>01178         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3a4c193d8ff48291809dcd3ccb7c0585">hcintr</a> = 1;
<a name="l01179"></a>01179         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3b52444894e041c660c146af2178272f">ptxfempty</a> = 1;
<a name="l01180"></a>01180         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#2c395e7bef31a4d9b2d1a3257c601be4">nptxfempty</a> = 1;
<a name="l01181"></a>01181 
<a name="l01182"></a>01182         dwc_modify_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>, 0);
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 
<a name="l01196"></a><a class="code" href="dwc__otg__cil_8h.html#9389236ccea6cb2710628143ab771004">01196</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#04ad276f20faad71333f6293c952744e">dwc_otg_core_host_init</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l01197"></a>01197 {
<a name="l01198"></a>01198         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l01199"></a>01199         <a class="code" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a> *host_if = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>;
<a name="l01200"></a>01200         <a class="code" href="structdwc__otg__core__params.html">dwc_otg_core_params_t</a> *params = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>;
<a name="l01201"></a>01201         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0 = {.d32 = 0 };
<a name="l01202"></a>01202         <a class="code" href="unionfifosize__data.html">fifosize_data_t</a> nptxfifosize;
<a name="l01203"></a>01203         <a class="code" href="unionfifosize__data.html">fifosize_data_t</a> ptxfifosize;
<a name="l01204"></a>01204         <span class="keywordtype">int</span> i;
<a name="l01205"></a>01205         <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l01206"></a>01206         <a class="code" href="unionhcfg__data.html">hcfg_data_t</a> hcfg;
<a name="l01207"></a>01207         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs;
<a name="l01208"></a>01208         <span class="keywordtype">int</span> num_channels;
<a name="l01209"></a>01209         <a class="code" href="uniongotgctl__data.html">gotgctl_data_t</a> gotgctl = {.d32 = 0 };
<a name="l01210"></a>01210 
<a name="l01211"></a>01211         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"%s(%p)\n"</span>, __func__, core_if);
<a name="l01212"></a>01212 
<a name="l01213"></a>01213         <span class="comment">/* Restart the Phy Clock */</span>
<a name="l01214"></a>01214         dwc_write_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#348ed2c9aeae6fc608f1bb813978b3f9">pcgcctl</a>, 0);
<a name="l01215"></a>01215 
<a name="l01216"></a>01216         <span class="comment">/* Initialize Host Configuration Register */</span>
<a name="l01217"></a>01217         <a class="code" href="dwc__otg__cil_8c.html#4550564b18dcd56bd2c4ec1ba91c6e13">init_fslspclksel</a>(core_if);
<a name="l01218"></a>01218         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d2c4f622f1c14f68c6e60e2603acd09d">speed</a> == <a class="code" href="dwc__otg__core__if_8h.html#353c64bfe6bbc9da8406528ad8220166">DWC_SPEED_PARAM_FULL</a>) {
<a name="l01219"></a>01219                 hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a> = dwc_read_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>);
<a name="l01220"></a>01220                 hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#c047f55e398b8a94aef27a66ed78f2de">fslssupp</a> = 1;
<a name="l01221"></a>01221                 dwc_write_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>, hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a>);
<a name="l01222"></a>01222                 
<a name="l01223"></a>01223         }
<a name="l01224"></a>01224 
<a name="l01225"></a>01225         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a>) {
<a name="l01226"></a>01226                 uint8_t op_mode = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a>;    
<a name="l01227"></a>01227                 <span class="keywordflow">if</span> (!(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#988888a48e9088d0e9f889818eb63509">desc_dma</a> &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &gt;= <a class="code" href="dwc__otg__cil_8h.html#c2f4aa7b1cfc164330925404c5029724">OTG_CORE_REV_2_90a</a>) &amp;&amp;
<a name="l01228"></a>01228                                 ((op_mode == <a class="code" href="dwc__otg__regs_8h.html#8af3c99831b24f4f12a6d5c8d738b5c1">DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG</a>) ||
<a name="l01229"></a>01229                                 (op_mode == <a class="code" href="dwc__otg__regs_8h.html#184dedc2208935e427ec8d70f63acc03">DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG</a>) || 
<a name="l01230"></a>01230                                 (op_mode == <a class="code" href="dwc__otg__regs_8h.html#9f259c90ff1115e85ad4ffc7dab0186b">DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG</a>) ||
<a name="l01231"></a>01231                                 (op_mode == <a class="code" href="dwc__otg__regs_8h.html#77eccf27fae160a4ad7f72b1b43864c3">DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST</a>) ||
<a name="l01232"></a>01232                                 (op_mode == <a class="code" href="dwc__otg__regs_8h.html#dc5c9ee91aa1e0070aa05fd7d958ab8f">DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST</a>)))) {
<a name="l01233"></a>01233                                 
<a name="l01234"></a>01234                                 DWC_ERROR(<span class="stringliteral">"Host can't operate in Descriptor DMA mode.\n"</span>
<a name="l01235"></a>01235                                           <span class="stringliteral">"Either core version is below 2.90a or "</span>
<a name="l01236"></a>01236                                           <span class="stringliteral">"GHWCFG2, GHWCFG4 registers' values do not allow Descriptor DMA in host mode.\n"</span>
<a name="l01237"></a>01237                                           <span class="stringliteral">"To run the driver in Buffer DMA host mode set dma_desc_enable "</span>
<a name="l01238"></a>01238                                           <span class="stringliteral">"module parameter to 0.\n"</span>);
<a name="l01239"></a>01239                                 <span class="keywordflow">return</span>;
<a name="l01240"></a>01240                 }               
<a name="l01241"></a>01241                 hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a> = dwc_read_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>);
<a name="l01242"></a>01242                 hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#7ec04d77b1c0d3cc25165e77e9bce5f4">descdma</a> = 1;
<a name="l01243"></a>01243                 dwc_write_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>, hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a>);
<a name="l01244"></a>01244         }
<a name="l01245"></a>01245         
<a name="l01246"></a>01246         <span class="comment">/* Configure data FIFO sizes */</span>
<a name="l01247"></a>01247         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#b6bfbfe650352dec82a02d15677fe88d">dynamic_fifo</a> &amp;&amp; params-&gt;<a class="code" href="structdwc__otg__core__params.html#8c169633d4a6f28e964cef9f597c6e03">enable_dynamic_fifo</a>) {
<a name="l01248"></a>01248                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Total FIFO Size=%d\n"</span>,
<a name="l01249"></a>01249                             core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#cae59008a554cb7de24bd4f2afea7532">total_fifo_size</a>);
<a name="l01250"></a>01250                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"Rx FIFO Size=%d\n"</span>,
<a name="l01251"></a>01251                             params-&gt;<a class="code" href="structdwc__otg__core__params.html#2b2ab9c2fe16db70b136515b2e981f6b">host_rx_fifo_size</a>);
<a name="l01252"></a>01252                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"NP Tx FIFO Size=%d\n"</span>,
<a name="l01253"></a>01253                             params-&gt;<a class="code" href="structdwc__otg__core__params.html#6ff00857d99f72c0cfd6198cbcfab9a7">host_nperio_tx_fifo_size</a>);
<a name="l01254"></a>01254                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"P Tx FIFO Size=%d\n"</span>,
<a name="l01255"></a>01255                             params-&gt;<a class="code" href="structdwc__otg__core__params.html#5bc3cac5c81fd8d6fd291ca4b7de3e28">host_perio_tx_fifo_size</a>);
<a name="l01256"></a>01256 
<a name="l01257"></a>01257                 <span class="comment">/* Rx FIFO */</span>
<a name="l01258"></a>01258                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"initial grxfsiz=%08x\n"</span>,
<a name="l01259"></a>01259                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>));
<a name="l01260"></a>01260                 dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>,
<a name="l01261"></a>01261                                 params-&gt;<a class="code" href="structdwc__otg__core__params.html#2b2ab9c2fe16db70b136515b2e981f6b">host_rx_fifo_size</a>);
<a name="l01262"></a>01262                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"new grxfsiz=%08x\n"</span>,
<a name="l01263"></a>01263                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>));
<a name="l01264"></a>01264 
<a name="l01265"></a>01265                 <span class="comment">/* Non-periodic Tx FIFO */</span>
<a name="l01266"></a>01266                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"initial gnptxfsiz=%08x\n"</span>,
<a name="l01267"></a>01267                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>));
<a name="l01268"></a>01268                 nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#6ff00857d99f72c0cfd6198cbcfab9a7">host_nperio_tx_fifo_size</a>;
<a name="l01269"></a>01269                 nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#2b2ab9c2fe16db70b136515b2e981f6b">host_rx_fifo_size</a>;
<a name="l01270"></a>01270                 dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>, nptxfifosize.<a class="code" href="unionfifosize__data.html#937e01b91f0a60a5aa9f6a4eaf6ce661">d32</a>);
<a name="l01271"></a>01271                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"new gnptxfsiz=%08x\n"</span>,
<a name="l01272"></a>01272                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>));
<a name="l01273"></a>01273 
<a name="l01274"></a>01274                 <span class="comment">/* Periodic Tx FIFO */</span>
<a name="l01275"></a>01275                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"initial hptxfsiz=%08x\n"</span>,
<a name="l01276"></a>01276                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>));
<a name="l01277"></a>01277                 ptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a> = params-&gt;<a class="code" href="structdwc__otg__core__params.html#5bc3cac5c81fd8d6fd291ca4b7de3e28">host_perio_tx_fifo_size</a>;
<a name="l01278"></a>01278                 ptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> =
<a name="l01279"></a>01279                     nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#26d78332a532cf9c0337c89edbff5f1b">startaddr</a> + nptxfifosize.<a class="code" href="unionfifosize__data.html#4f0c71e88cc54c4efa4cd4ff43334c51">b</a>.<a class="code" href="unionfifosize__data.html#48c08d73da4d2d16d4320b93beb5ba8b">depth</a>;
<a name="l01280"></a>01280                 dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>, ptxfifosize.<a class="code" href="unionfifosize__data.html#937e01b91f0a60a5aa9f6a4eaf6ce661">d32</a>);
<a name="l01281"></a>01281                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a>, <span class="stringliteral">"new hptxfsiz=%08x\n"</span>,
<a name="l01282"></a>01282                             dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>));
<a name="l01283"></a>01283         }
<a name="l01284"></a>01284 
<a name="l01285"></a>01285         <span class="comment">/* Clear Host Set HNP Enable in the OTG Control Register */</span>
<a name="l01286"></a>01286         gotgctl.<a class="code" href="uniongotgctl__data.html#212c81366266e906a188f4dbfadb6dd3">b</a>.<a class="code" href="uniongotgctl__data.html#7d45791d3622a59ff43ab248bbb1b2c1">hstsethnpen</a> = 1;
<a name="l01287"></a>01287         dwc_modify_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>, gotgctl.<a class="code" href="uniongotgctl__data.html#ebb591ab40ff41f0e06f03a795647d33">d32</a>, 0);
<a name="l01288"></a>01288 
<a name="l01289"></a>01289         <span class="comment">/* Make sure the FIFOs are flushed. */</span>
<a name="l01290"></a>01290         <a class="code" href="dwc__otg__cil_8c.html#039e387cd0e0282727da3c5a36f4cdda">dwc_otg_flush_tx_fifo</a>(core_if, 0x10 <span class="comment">/* all Tx FIFOs */</span> );
<a name="l01291"></a>01291         <a class="code" href="dwc__otg__cil_8c.html#fb275f0f9923cc30629fce5e3753025c">dwc_otg_flush_rx_fifo</a>(core_if);
<a name="l01292"></a>01292 
<a name="l01293"></a>01293         <span class="keywordflow">if</span>(!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a>) {
<a name="l01294"></a>01294                 <span class="comment">/* Flush out any leftover queued requests. */</span>
<a name="l01295"></a>01295                 num_channels = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c1b433c6965aa7d48f6ca6818c592039">host_channels</a>;
<a name="l01296"></a>01296         
<a name="l01297"></a>01297                 <span class="keywordflow">for</span> (i = 0; i &lt; num_channels; i++) {
<a name="l01298"></a>01298                         hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i];
<a name="l01299"></a>01299                         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l01300"></a>01300                         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 0;
<a name="l01301"></a>01301                         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 1;
<a name="l01302"></a>01302                         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#11f1b16e50f90806f90953bb979d4e77">epdir</a> = 0;
<a name="l01303"></a>01303                         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01304"></a>01304                 }
<a name="l01305"></a>01305 
<a name="l01306"></a>01306                 <span class="comment">/* Halt all channels to put them into a known state. */</span>
<a name="l01307"></a>01307                 <span class="keywordflow">for</span> (i = 0; i &lt; num_channels; i++) {
<a name="l01308"></a>01308                         <span class="keywordtype">int</span> count = 0;
<a name="l01309"></a>01309                         hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i];
<a name="l01310"></a>01310                         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l01311"></a>01311                         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 1;
<a name="l01312"></a>01312                         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 1;
<a name="l01313"></a>01313                         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#11f1b16e50f90806f90953bb979d4e77">epdir</a> = 0;
<a name="l01314"></a>01314                         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01315"></a>01315                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Halt channel %d\n"</span>, __func__, i);
<a name="l01316"></a>01316                         <span class="keywordflow">do</span> {
<a name="l01317"></a>01317                                 hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l01318"></a>01318                                 <span class="keywordflow">if</span> (++count &gt; 1000) {
<a name="l01319"></a>01319                                         DWC_ERROR
<a name="l01320"></a>01320                                             (<span class="stringliteral">"%s: Unable to clear halt on channel %d\n"</span>,
<a name="l01321"></a>01321                                              __func__, i);
<a name="l01322"></a>01322                                         <span class="keywordflow">break</span>;
<a name="l01323"></a>01323                                 }
<a name="l01324"></a>01324                                 dwc_udelay(1);
<a name="l01325"></a>01325                         } <span class="keywordflow">while</span> (hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a>);
<a name="l01326"></a>01326                 }
<a name="l01327"></a>01327         }
<a name="l01328"></a>01328         
<a name="l01329"></a>01329         <span class="comment">/* Turn on the vbus power. */</span>
<a name="l01330"></a>01330         DWC_PRINTF(<span class="stringliteral">"Init: Port Power? op_state=%d\n"</span>, core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5a5c5c1cf8d870101cc1fffac56d88c0">op_state</a>);
<a name="l01331"></a>01331         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5a5c5c1cf8d870101cc1fffac56d88c0">op_state</a> == <a class="code" href="dwc__otg__cil_8h.html#a0732b344b6571a4554968e4ee2214dd">A_HOST</a>) {
<a name="l01332"></a>01332                 hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = <a class="code" href="dwc__otg__cil_8h.html#ce67da6af4023cffd25333d20992438e">dwc_otg_read_hprt0</a>(core_if);
<a name="l01333"></a>01333                 DWC_PRINTF(<span class="stringliteral">"Init: Power Port (%d)\n"</span>, hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#010bd8fb208ef4eeaa288b28f8f8c3a4">prtpwr</a>);
<a name="l01334"></a>01334                 <span class="keywordflow">if</span> (hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#010bd8fb208ef4eeaa288b28f8f8c3a4">prtpwr</a> == 0) {
<a name="l01335"></a>01335                         hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#010bd8fb208ef4eeaa288b28f8f8c3a4">prtpwr</a> = 1;
<a name="l01336"></a>01336                         dwc_write_reg32(host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>, hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a>);
<a name="l01337"></a>01337                 }
<a name="l01338"></a>01338         }
<a name="l01339"></a>01339 
<a name="l01340"></a>01340         <a class="code" href="dwc__otg__cil_8c.html#373701240c023fda03eed98cf093df74">dwc_otg_enable_host_interrupts</a>(core_if);
<a name="l01341"></a>01341 }
<a name="l01342"></a>01342 
<a name="l01352"></a><a class="code" href="dwc__otg__cil_8h.html#f2f5f8703a3292608f1cb756d0d5c4ea">01352</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#7b04d5b3b31c79c73d577cfbb231998c">dwc_otg_hc_init</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l01353"></a>01353 {
<a name="l01354"></a>01354         uint32_t intr_enable;
<a name="l01355"></a>01355         <a class="code" href="unionhcintmsk__data.html">hcintmsk_data_t</a> hc_intr_mask;
<a name="l01356"></a>01356         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> gintmsk = {.d32 = 0 };
<a name="l01357"></a>01357         <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l01358"></a>01358         <a class="code" href="unionhcsplt__data.html">hcsplt_data_t</a> hcsplt;
<a name="l01359"></a>01359 
<a name="l01360"></a>01360         uint8_t hc_num = hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>;
<a name="l01361"></a>01361         <a class="code" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a> *host_if = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>;
<a name="l01362"></a>01362         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs = host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc_num];
<a name="l01363"></a>01363 
<a name="l01364"></a>01364         <span class="comment">/* Clear old interrupt conditions for this host channel. */</span>
<a name="l01365"></a>01365         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a> = 0xFFFFFFFF;
<a name="l01366"></a>01366         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#dcb3b9df0efa5f60db95dd09a7e4a083">reserved14_31</a> = 0;
<a name="l01367"></a>01367         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#0dfd5bae537d58e13788508dc719480d">hcint</a>, hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a>);
<a name="l01368"></a>01368 
<a name="l01369"></a>01369         <span class="comment">/* Enable channel interrupts required for this transfer. */</span>
<a name="l01370"></a>01370         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a> = 0;
<a name="l01371"></a>01371         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#2549a84a06f4f6a7ad6fed50fcf7b068">chhltd</a> = 1;
<a name="l01372"></a>01372         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l01373"></a>01373                 <span class="comment">/* For Descriptor DMA mode core halts the channel on AHB error. Interrupt is not required */</span>
<a name="l01374"></a>01374                 <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>)
<a name="l01375"></a>01375                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#bd9e228b6cb8e60cdbefd4bb57bdcc33">ahberr</a> = 1;
<a name="l01376"></a>01376                 <span class="keywordflow">else</span> {
<a name="l01377"></a>01377                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) 
<a name="l01378"></a>01378                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4983a78156d96d9a0c16ca8ea2b09106">xfercompl</a> = 1;
<a name="l01379"></a>01379                 }
<a name="l01380"></a>01380                 
<a name="l01381"></a>01381                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ab0855754930fdc74978fa71772982ed">error_state</a> &amp;&amp; !hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a> &amp;&amp;
<a name="l01382"></a>01382                     hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> != <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l01383"></a>01383                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01384"></a>01384                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01385"></a>01385                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#60bbf3878314aad41055137e348cc01d">datatglerr</a> = 1;
<a name="l01386"></a>01386                                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> != <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a>) {
<a name="l01387"></a>01387                                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#32ae7d92d0eb93ced42ac3773ddc3a2f">nak</a> = 1;
<a name="l01388"></a>01388                                 }
<a name="l01389"></a>01389                         }
<a name="l01390"></a>01390                 }
<a name="l01391"></a>01391         } <span class="keywordflow">else</span> {
<a name="l01392"></a>01392                 <span class="keywordflow">switch</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a>) {
<a name="l01393"></a>01393                 <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#64e5cd756330f5adab79b25cc8067bdc">DWC_OTG_EP_TYPE_CONTROL</a>:
<a name="l01394"></a>01394                 <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#9b079858cda0b917316ad9161b3881e0">DWC_OTG_EP_TYPE_BULK</a>:
<a name="l01395"></a>01395                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4983a78156d96d9a0c16ca8ea2b09106">xfercompl</a> = 1;
<a name="l01396"></a>01396                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#94dc82e231d28d16d21238809cb88f78">stall</a> = 1;
<a name="l01397"></a>01397                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#29686b2c0b9502932327915d690a45d5">xacterr</a> = 1;
<a name="l01398"></a>01398                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#60bbf3878314aad41055137e348cc01d">datatglerr</a> = 1;
<a name="l01399"></a>01399                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01400"></a>01400                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#5052c8737755083ee10105f36e839590">bblerr</a> = 1;
<a name="l01401"></a>01401                         } <span class="keywordflow">else</span> {
<a name="l01402"></a>01402                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#32ae7d92d0eb93ced42ac3773ddc3a2f">nak</a> = 1;
<a name="l01403"></a>01403                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4274f9b730db0e390e5f3be4247ee45c">nyet</a> = 1;
<a name="l01404"></a>01404                                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ae7184275dbb23b3a5d2af20ed224920">do_ping</a>) {
<a name="l01405"></a>01405                                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01406"></a>01406                                 }
<a name="l01407"></a>01407                         }
<a name="l01408"></a>01408 
<a name="l01409"></a>01409                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>) {
<a name="l01410"></a>01410                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#32ae7d92d0eb93ced42ac3773ddc3a2f">nak</a> = 1;
<a name="l01411"></a>01411                                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a>) {
<a name="l01412"></a>01412                                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4274f9b730db0e390e5f3be4247ee45c">nyet</a> = 1;
<a name="l01413"></a>01413                                 } <span class="keywordflow">else</span> {
<a name="l01414"></a>01414                                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01415"></a>01415                                 }
<a name="l01416"></a>01416                         }
<a name="l01417"></a>01417 
<a name="l01418"></a>01418                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ab0855754930fdc74978fa71772982ed">error_state</a>) {
<a name="l01419"></a>01419                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01420"></a>01420                         }
<a name="l01421"></a>01421                         <span class="keywordflow">break</span>;
<a name="l01422"></a>01422                 <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a>:
<a name="l01423"></a>01423                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4983a78156d96d9a0c16ca8ea2b09106">xfercompl</a> = 1;
<a name="l01424"></a>01424                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#32ae7d92d0eb93ced42ac3773ddc3a2f">nak</a> = 1;
<a name="l01425"></a>01425                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#94dc82e231d28d16d21238809cb88f78">stall</a> = 1;
<a name="l01426"></a>01426                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#29686b2c0b9502932327915d690a45d5">xacterr</a> = 1;
<a name="l01427"></a>01427                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#60bbf3878314aad41055137e348cc01d">datatglerr</a> = 1;
<a name="l01428"></a>01428                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#2ba9f8dc5e946b28ac4169f75364e182">frmovrun</a> = 1;
<a name="l01429"></a>01429 
<a name="l01430"></a>01430                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01431"></a>01431                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#5052c8737755083ee10105f36e839590">bblerr</a> = 1;
<a name="l01432"></a>01432                         }
<a name="l01433"></a>01433                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ab0855754930fdc74978fa71772982ed">error_state</a>) {
<a name="l01434"></a>01434                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01435"></a>01435                         }
<a name="l01436"></a>01436                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>) {
<a name="l01437"></a>01437                                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a>) {
<a name="l01438"></a>01438                                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4274f9b730db0e390e5f3be4247ee45c">nyet</a> = 1;
<a name="l01439"></a>01439                                 } <span class="keywordflow">else</span> {
<a name="l01440"></a>01440                                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01441"></a>01441                                 }
<a name="l01442"></a>01442                         }
<a name="l01443"></a>01443                         <span class="keywordflow">break</span>;
<a name="l01444"></a>01444                 <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>:
<a name="l01445"></a>01445                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#4983a78156d96d9a0c16ca8ea2b09106">xfercompl</a> = 1;
<a name="l01446"></a>01446                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#2ba9f8dc5e946b28ac4169f75364e182">frmovrun</a> = 1;
<a name="l01447"></a>01447                         hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#8d3388818a6dc098a1e1c64147d1ced9">ack</a> = 1;
<a name="l01448"></a>01448 
<a name="l01449"></a>01449                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01450"></a>01450                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#29686b2c0b9502932327915d690a45d5">xacterr</a> = 1;
<a name="l01451"></a>01451                                 hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#5052c8737755083ee10105f36e839590">bblerr</a> = 1;
<a name="l01452"></a>01452                         }
<a name="l01453"></a>01453                         <span class="keywordflow">break</span>;
<a name="l01454"></a>01454                 }
<a name="l01455"></a>01455         }
<a name="l01456"></a>01456         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#830aa61c1d4326823662168ea7359205">hcintmsk</a>, hc_intr_mask.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a>);
<a name="l01457"></a>01457 
<a name="l01458"></a>01458         <span class="comment">/* Enable the top level host channel interrupt. */</span>
<a name="l01459"></a>01459         intr_enable = (1 &lt;&lt; hc_num);
<a name="l01460"></a>01460         dwc_modify_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#317f5059d4c2dc91da041f5c0a4819fc">haintmsk</a>, 0, intr_enable);
<a name="l01461"></a>01461 
<a name="l01462"></a>01462         <span class="comment">/* Make sure host channel interrupts are enabled. */</span>
<a name="l01463"></a>01463         gintmsk.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#3a4c193d8ff48291809dcd3ccb7c0585">hcintr</a> = 1;
<a name="l01464"></a>01464         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>, 0, gintmsk.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l01465"></a>01465 
<a name="l01466"></a>01466         <span class="comment">/*</span>
<a name="l01467"></a>01467 <span class="comment">         * Program the HCCHARn register with the endpoint characteristics for</span>
<a name="l01468"></a>01468 <span class="comment">         * the current transfer.</span>
<a name="l01469"></a>01469 <span class="comment">         */</span>
<a name="l01470"></a>01470         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = 0;
<a name="l01471"></a>01471         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#19326a679cb3507cf294d229834252a1">devaddr</a> = hc-&gt;<a class="code" href="structdwc__hc.html#b2c7e8baff70104375f4916e9b76cef7">dev_addr</a>;
<a name="l01472"></a>01472         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#1597f36b85006e643aaf6f4d503bebc9">epnum</a> = hc-&gt;<a class="code" href="structdwc__hc.html#70b755f76a00b81679aeb1e0db8b2e60">ep_num</a>;
<a name="l01473"></a>01473         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#11f1b16e50f90806f90953bb979d4e77">epdir</a> = hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>;
<a name="l01474"></a>01474         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#ca469c8bda88761c4d9ef74b811d71f4">lspddev</a> = (hc-&gt;<a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a> == <a class="code" href="dwc__otg__cil_8h.html#1a25260b2e1a06850c26f7b7e5128f31">DWC_OTG_EP_SPEED_LOW</a>);
<a name="l01475"></a>01475         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#df4deee52d932ab29e5d077cde77cbfc">eptype</a> = hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a>;
<a name="l01476"></a>01476         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#47d11a5e62f69534d8ac0606aa7ffe7d">mps</a> = hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l01477"></a>01477 
<a name="l01478"></a>01478         dwc_write_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc_num]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01479"></a>01479 
<a name="l01480"></a>01480         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Channel %d\n"</span>, __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l01481"></a>01481         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Dev Addr: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#19326a679cb3507cf294d229834252a1">devaddr</a>);
<a name="l01482"></a>01482         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Ep Num: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#1597f36b85006e643aaf6f4d503bebc9">epnum</a>);
<a name="l01483"></a>01483         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Is In: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#11f1b16e50f90806f90953bb979d4e77">epdir</a>);
<a name="l01484"></a>01484         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Is Low Speed: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#ca469c8bda88761c4d9ef74b811d71f4">lspddev</a>);
<a name="l01485"></a>01485         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Ep Type: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#df4deee52d932ab29e5d077cde77cbfc">eptype</a>);
<a name="l01486"></a>01486         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Max Pkt: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#47d11a5e62f69534d8ac0606aa7ffe7d">mps</a>);
<a name="l01487"></a>01487         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Multi Cnt: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#9c0f515663251779e4960ec5613ce6fe">multicnt</a>);
<a name="l01488"></a>01488 
<a name="l01489"></a>01489         <span class="comment">/*</span>
<a name="l01490"></a>01490 <span class="comment">         * Program the HCSPLIT register for SPLITs</span>
<a name="l01491"></a>01491 <span class="comment">         */</span>
<a name="l01492"></a>01492         hcsplt.<a class="code" href="unionhcsplt__data.html#0cd235b445ff681b846f5dccf24fd644">d32</a> = 0;
<a name="l01493"></a>01493         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>) {
<a name="l01494"></a>01494                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"Programming HC %d with split --&gt; %s\n"</span>,
<a name="l01495"></a>01495                             hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>,
<a name="l01496"></a>01496                             hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a> ? <span class="stringliteral">"CSPLIT"</span> : <span class="stringliteral">"SSPLIT"</span>);
<a name="l01497"></a>01497                 hcsplt.<a class="code" href="unionhcsplt__data.html#b8bafe40eee4a9f598659d254be836e1">b</a>.<a class="code" href="unionhcsplt__data.html#0a4855eb44ec93ec47dcc218a8703e94">compsplt</a> = hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a>;
<a name="l01498"></a>01498                 hcsplt.<a class="code" href="unionhcsplt__data.html#b8bafe40eee4a9f598659d254be836e1">b</a>.<a class="code" href="unionhcsplt__data.html#68e7b96ce2ca96c96f40b4f95c679a11">xactpos</a> = hc-&gt;<a class="code" href="structdwc__hc.html#3cde49a724756e16eb11a027360b2d4b">xact_pos</a>;
<a name="l01499"></a>01499                 hcsplt.<a class="code" href="unionhcsplt__data.html#b8bafe40eee4a9f598659d254be836e1">b</a>.<a class="code" href="unionhcsplt__data.html#2843e0a36458a9a4c2d5ed6da3027b36">hubaddr</a> = hc-&gt;<a class="code" href="structdwc__hc.html#19d0302b6e3769eada2466b8e5e0dd91">hub_addr</a>;
<a name="l01500"></a>01500                 hcsplt.<a class="code" href="unionhcsplt__data.html#b8bafe40eee4a9f598659d254be836e1">b</a>.<a class="code" href="unionhcsplt__data.html#e1c0812d6f655ea9915a6152c9f16cd6">prtaddr</a> = hc-&gt;<a class="code" href="structdwc__hc.html#9f597e05c37d7292f4c0d965c67ee3dd">port_addr</a>;
<a name="l01501"></a>01501                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   comp split %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a>);
<a name="l01502"></a>01502                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   xact pos %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#3cde49a724756e16eb11a027360b2d4b">xact_pos</a>);
<a name="l01503"></a>01503                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   hub addr %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#19d0302b6e3769eada2466b8e5e0dd91">hub_addr</a>);
<a name="l01504"></a>01504                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   port addr %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#9f597e05c37d7292f4c0d965c67ee3dd">port_addr</a>);
<a name="l01505"></a>01505                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   is_in %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>);
<a name="l01506"></a>01506                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   Max Pkt: %d\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#47d11a5e62f69534d8ac0606aa7ffe7d">mps</a>);
<a name="l01507"></a>01507                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"   xferlen: %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a>);
<a name="l01508"></a>01508         }
<a name="l01509"></a>01509         dwc_write_reg32(&amp;host_if-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc_num]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#149053001a9ee21b692afde531a814de">hcsplt</a>, hcsplt.<a class="code" href="unionhcsplt__data.html#0cd235b445ff681b846f5dccf24fd644">d32</a>);
<a name="l01510"></a>01510 
<a name="l01511"></a>01511 }
<a name="l01512"></a>01512 
<a name="l01540"></a><a class="code" href="dwc__otg__cil_8h.html#ec2bad3cbf8baa9b4932d84719e952e1">01540</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#de044bf6b96c1bac92259a447ae85c0f">dwc_otg_hc_halt</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l01541"></a>01541                      <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc, dwc_otg_halt_status_e halt_status)
<a name="l01542"></a>01542 {
<a name="l01543"></a>01543         <a class="code" href="uniongnptxsts__data.html">gnptxsts_data_t</a> nptxsts;
<a name="l01544"></a>01544         <a class="code" href="unionhptxsts__data.html">hptxsts_data_t</a> hptxsts;
<a name="l01545"></a>01545         <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l01546"></a>01546         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs;
<a name="l01547"></a>01547         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs;
<a name="l01548"></a>01548         <a class="code" href="structdwc__otg__host__global__regs.html">dwc_otg_host_global_regs_t</a> *host_global_regs;
<a name="l01549"></a>01549 
<a name="l01550"></a>01550         hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l01551"></a>01551         global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l01552"></a>01552         host_global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>;
<a name="l01553"></a>01553 
<a name="l01554"></a>01554         DWC_ASSERT(!(halt_status == DWC_OTG_HC_XFER_NO_HALT_STATUS),
<a name="l01555"></a>01555                    <span class="stringliteral">"halt_status = %d\n"</span>, halt_status);
<a name="l01556"></a>01556 
<a name="l01557"></a>01557         <span class="keywordflow">if</span> (halt_status == DWC_OTG_HC_XFER_URB_DEQUEUE ||
<a name="l01558"></a>01558             halt_status == DWC_OTG_HC_XFER_AHB_ERR) {
<a name="l01559"></a>01559                 <span class="comment">/*</span>
<a name="l01560"></a>01560 <span class="comment">                 * Disable all channel interrupts except Ch Halted. The QTD</span>
<a name="l01561"></a>01561 <span class="comment">                 * and QH state associated with this transfer has been cleared</span>
<a name="l01562"></a>01562 <span class="comment">                 * (in the case of URB_DEQUEUE), so the channel needs to be</span>
<a name="l01563"></a>01563 <span class="comment">                 * shut down carefully to prevent crashes.</span>
<a name="l01564"></a>01564 <span class="comment">                 */</span>
<a name="l01565"></a>01565                 <a class="code" href="unionhcintmsk__data.html">hcintmsk_data_t</a> hcintmsk;
<a name="l01566"></a>01566                 hcintmsk.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a> = 0;
<a name="l01567"></a>01567                 hcintmsk.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>.<a class="code" href="unionhcintmsk__data.html#2549a84a06f4f6a7ad6fed50fcf7b068">chhltd</a> = 1;
<a name="l01568"></a>01568                 dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#830aa61c1d4326823662168ea7359205">hcintmsk</a>, hcintmsk.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a>);
<a name="l01569"></a>01569 
<a name="l01570"></a>01570                 <span class="comment">/*</span>
<a name="l01571"></a>01571 <span class="comment">                 * Make sure no other interrupts besides halt are currently</span>
<a name="l01572"></a>01572 <span class="comment">                 * pending. Handling another interrupt could cause a crash due</span>
<a name="l01573"></a>01573 <span class="comment">                 * to the QTD and QH state.</span>
<a name="l01574"></a>01574 <span class="comment">                 */</span>
<a name="l01575"></a>01575                 dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#0dfd5bae537d58e13788508dc719480d">hcint</a>, ~hcintmsk.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a>);
<a name="l01576"></a>01576 
<a name="l01577"></a>01577                 <span class="comment">/*</span>
<a name="l01578"></a>01578 <span class="comment">                 * Make sure the halt status is set to URB_DEQUEUE or AHB_ERR</span>
<a name="l01579"></a>01579 <span class="comment">                 * even if the channel was already halted for some other</span>
<a name="l01580"></a>01580 <span class="comment">                 * reason.</span>
<a name="l01581"></a>01581 <span class="comment">                 */</span>
<a name="l01582"></a>01582                 hc-&gt;<a class="code" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a> = halt_status;
<a name="l01583"></a>01583 
<a name="l01584"></a>01584                 hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l01585"></a>01585                 <span class="keywordflow">if</span> (hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> == 0) {
<a name="l01586"></a>01586                         <span class="comment">/*</span>
<a name="l01587"></a>01587 <span class="comment">                         * The channel is either already halted or it hasn't</span>
<a name="l01588"></a>01588 <span class="comment">                         * started yet. In DMA mode, the transfer may halt if</span>
<a name="l01589"></a>01589 <span class="comment">                         * it finishes normally or a condition occurs that</span>
<a name="l01590"></a>01590 <span class="comment">                         * requires driver intervention. Don't want to halt</span>
<a name="l01591"></a>01591 <span class="comment">                         * the channel again. In either Slave or DMA mode,</span>
<a name="l01592"></a>01592 <span class="comment">                         * it's possible that the transfer has been assigned</span>
<a name="l01593"></a>01593 <span class="comment">                         * to a channel, but not started yet when an URB is</span>
<a name="l01594"></a>01594 <span class="comment">                         * dequeued. Don't want to halt a channel that hasn't</span>
<a name="l01595"></a>01595 <span class="comment">                         * started yet.</span>
<a name="l01596"></a>01596 <span class="comment">                         */</span>
<a name="l01597"></a>01597                         <span class="keywordflow">return</span>;
<a name="l01598"></a>01598                 }
<a name="l01599"></a>01599         }
<a name="l01600"></a>01600         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#2177dcde6dbb17b6bc7d0fb34e8ec95a">halt_pending</a>) {
<a name="l01601"></a>01601                 <span class="comment">/*</span>
<a name="l01602"></a>01602 <span class="comment">                 * A halt has already been issued for this channel. This might</span>
<a name="l01603"></a>01603 <span class="comment">                 * happen when a transfer is aborted by a higher level in</span>
<a name="l01604"></a>01604 <span class="comment">                 * the stack.</span>
<a name="l01605"></a>01605 <span class="comment">                 */</span>
<a name="l01606"></a>01606 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span>                DWC_PRINTF
<a name="l01608"></a>01608                     (<span class="stringliteral">"*** %s: Channel %d, _hc-&gt;halt_pending already set ***\n"</span>,
<a name="l01609"></a>01609                      __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l01610"></a>01610 
<a name="l01611"></a>01611 <span class="preprocessor">#endif</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span>                <span class="keywordflow">return</span>;
<a name="l01613"></a>01613         }
<a name="l01614"></a>01614 
<a name="l01615"></a>01615         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l01616"></a>01616         
<a name="l01617"></a>01617         <span class="comment">/* No need to set the bit in DDMA for disabling the channel */</span>
<a name="l01618"></a>01618         <span class="comment">//TODO check it everywhere channel is disabled          </span>
<a name="l01619"></a>01619         <span class="keywordflow">if</span>(!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a>)
<a name="l01620"></a>01620                 hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 1;
<a name="l01621"></a>01621         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 1;
<a name="l01622"></a>01622         
<a name="l01623"></a>01623         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l01624"></a>01624                 <span class="comment">/* Check for space in the request queue to issue the halt. */</span>
<a name="l01625"></a>01625                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#64e5cd756330f5adab79b25cc8067bdc">DWC_OTG_EP_TYPE_CONTROL</a> ||
<a name="l01626"></a>01626                     hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#9b079858cda0b917316ad9161b3881e0">DWC_OTG_EP_TYPE_BULK</a>) {
<a name="l01627"></a>01627                         nptxsts.<a class="code" href="uniongnptxsts__data.html#a58b5adbe6bd0344c4f585ef6aba4672">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a>);
<a name="l01628"></a>01628                         <span class="keywordflow">if</span> (nptxsts.<a class="code" href="uniongnptxsts__data.html#be1d1adf7b827616ebbbf6bf564c0738">b</a>.<a class="code" href="uniongnptxsts__data.html#634ffd5e84bc422ddef043574d8f0957">nptxqspcavail</a> == 0) {
<a name="l01629"></a>01629                                 hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 0;
<a name="l01630"></a>01630                         }
<a name="l01631"></a>01631                 } <span class="keywordflow">else</span> {
<a name="l01632"></a>01632                         hptxsts.<a class="code" href="unionhptxsts__data.html#b48d41d449d8f71c0b184b38029c26bc">d32</a> =
<a name="l01633"></a>01633                             dwc_read_reg32(&amp;host_global_regs-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#bf1a1528a2e479d86318d49ecd52ee40">hptxsts</a>);
<a name="l01634"></a>01634                         <span class="keywordflow">if</span> ((hptxsts.<a class="code" href="unionhptxsts__data.html#a6839185cc4aeabf771f04f1b2a97ec3">b</a>.<a class="code" href="unionhptxsts__data.html#8139e6eafb7b0bbb3cbafa125d5cd28f">ptxqspcavail</a> == 0)
<a name="l01635"></a>01635                             || (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5a6a90b40bc80e71d40f107b68f1e84c">queuing_high_bandwidth</a>)) {
<a name="l01636"></a>01636                                 hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 0;
<a name="l01637"></a>01637                         }
<a name="l01638"></a>01638                 }
<a name="l01639"></a>01639         }
<a name="l01640"></a>01640         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01641"></a>01641 
<a name="l01642"></a>01642         hc-&gt;<a class="code" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a> = halt_status;
<a name="l01643"></a>01643 
<a name="l01644"></a>01644         <span class="keywordflow">if</span> (hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a>) {
<a name="l01645"></a>01645                 hc-&gt;<a class="code" href="structdwc__hc.html#2177dcde6dbb17b6bc7d0fb34e8ec95a">halt_pending</a> = 1;
<a name="l01646"></a>01646                 hc-&gt;<a class="code" href="structdwc__hc.html#c3b27b33fae73aff43a9834a1ed585da">halt_on_queue</a> = 0;
<a name="l01647"></a>01647         } <span class="keywordflow">else</span> {
<a name="l01648"></a>01648                 hc-&gt;<a class="code" href="structdwc__hc.html#c3b27b33fae73aff43a9834a1ed585da">halt_on_queue</a> = 1;
<a name="l01649"></a>01649         }
<a name="l01650"></a>01650 
<a name="l01651"></a>01651         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Channel %d\n"</span>, __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l01652"></a>01652         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  hcchar: 0x%08x\n"</span>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01653"></a>01653         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  halt_pending: %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#2177dcde6dbb17b6bc7d0fb34e8ec95a">halt_pending</a>);
<a name="l01654"></a>01654         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  halt_on_queue: %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#c3b27b33fae73aff43a9834a1ed585da">halt_on_queue</a>);
<a name="l01655"></a>01655         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  halt_status: %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a>);
<a name="l01656"></a>01656 
<a name="l01657"></a>01657         <span class="keywordflow">return</span>;
<a name="l01658"></a>01658 }
<a name="l01659"></a>01659 
<a name="l01667"></a><a class="code" href="dwc__otg__cil_8h.html#99d4028c98b445a925ea5068b399d319">01667</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#f05341f811fba7f6183db66faf50a867">dwc_otg_hc_cleanup</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l01668"></a>01668 {
<a name="l01669"></a>01669         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs;
<a name="l01670"></a>01670 
<a name="l01671"></a>01671         hc-&gt;<a class="code" href="structdwc__hc.html#78a1cf134604b24bfdedb4f4df9f2c1f">xfer_started</a> = 0;
<a name="l01672"></a>01672 
<a name="l01673"></a>01673         <span class="comment">/*</span>
<a name="l01674"></a>01674 <span class="comment">         * Clear channel interrupt enables and any unhandled channel interrupt</span>
<a name="l01675"></a>01675 <span class="comment">         * conditions.</span>
<a name="l01676"></a>01676 <span class="comment">         */</span>
<a name="l01677"></a>01677         hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l01678"></a>01678         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#830aa61c1d4326823662168ea7359205">hcintmsk</a>, 0);
<a name="l01679"></a>01679         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#0dfd5bae537d58e13788508dc719480d">hcint</a>, 0xFFFFFFFF);
<a name="l01680"></a>01680 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span>        DWC_TIMER_CANCEL(core_if-&gt;hc_xfer_timer[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>]);
<a name="l01682"></a>01682 <span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span>}
<a name="l01684"></a>01684 
<a name="l01695"></a><a class="code" href="dwc__otg__cil_8c.html#b2669551136671d3e4b6ad56bd947222">01695</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#b2669551136671d3e4b6ad56bd947222">hc_set_even_odd_frame</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l01696"></a>01696                                          <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc, <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> * hcchar)
<a name="l01697"></a>01697 {
<a name="l01698"></a>01698         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a> ||
<a name="l01699"></a>01699             hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l01700"></a>01700                 <a class="code" href="unionhfnum__data.html">hfnum_data_t</a> hfnum;
<a name="l01701"></a>01701                 hfnum.<a class="code" href="unionhfnum__data.html#e5ccbed3af86ac88577ded328e6c9932">d32</a> =
<a name="l01702"></a>01702                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#cebb0d86d0776473ef30eeac61e8692c">hfnum</a>);
<a name="l01703"></a>01703 
<a name="l01704"></a>01704                 <span class="comment">/* 1 if _next_ frame is odd, 0 if it's even */</span>
<a name="l01705"></a>01705                 hcchar-&gt;<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#1eae01428cc22feed785eedff05c86da">oddfrm</a> = (hfnum.<a class="code" href="unionhfnum__data.html#81df6fbd20a454665803eb5790855c66">b</a>.<a class="code" href="unionhfnum__data.html#a64e8b6c4a1cd262dbc30e158f3cb8bc">frnum</a> &amp; 0x1) ? 0 : 1;
<a name="l01706"></a>01706 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span>                <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a> &amp;&amp; hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>
<a name="l01708"></a>01708                     &amp;&amp; !hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a>) {
<a name="l01709"></a>01709                         <span class="keywordflow">switch</span> (hfnum.<a class="code" href="unionhfnum__data.html#81df6fbd20a454665803eb5790855c66">b</a>.<a class="code" href="unionhfnum__data.html#a64e8b6c4a1cd262dbc30e158f3cb8bc">frnum</a> &amp; 0x7) {
<a name="l01710"></a>01710                         <span class="keywordflow">case</span> 7:
<a name="l01711"></a>01711                                 core_if-&gt;hfnum_7_samples++;
<a name="l01712"></a>01712                                 core_if-&gt;hfnum_7_frrem_accum += hfnum.<a class="code" href="unionhfnum__data.html#81df6fbd20a454665803eb5790855c66">b</a>.<a class="code" href="unionhfnum__data.html#2a2ce50ebd4c4da5347a2d93c4bbc996">frrem</a>;
<a name="l01713"></a>01713                                 <span class="keywordflow">break</span>;
<a name="l01714"></a>01714                         <span class="keywordflow">case</span> 0:
<a name="l01715"></a>01715                                 core_if-&gt;hfnum_0_samples++;
<a name="l01716"></a>01716                                 core_if-&gt;hfnum_0_frrem_accum += hfnum.<a class="code" href="unionhfnum__data.html#81df6fbd20a454665803eb5790855c66">b</a>.<a class="code" href="unionhfnum__data.html#2a2ce50ebd4c4da5347a2d93c4bbc996">frrem</a>;
<a name="l01717"></a>01717                                 <span class="keywordflow">break</span>;
<a name="l01718"></a>01718                         <span class="keywordflow">default</span>:
<a name="l01719"></a>01719                                 core_if-&gt;hfnum_other_samples++;
<a name="l01720"></a>01720                                 core_if-&gt;hfnum_other_frrem_accum +=
<a name="l01721"></a>01721                                     hfnum.<a class="code" href="unionhfnum__data.html#81df6fbd20a454665803eb5790855c66">b</a>.<a class="code" href="unionhfnum__data.html#2a2ce50ebd4c4da5347a2d93c4bbc996">frrem</a>;
<a name="l01722"></a>01722                                 <span class="keywordflow">break</span>;
<a name="l01723"></a>01723                         }
<a name="l01724"></a>01724                 }
<a name="l01725"></a>01725 <span class="preprocessor">#endif</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span>        }
<a name="l01727"></a>01727 }
<a name="l01728"></a>01728 
<a name="l01729"></a>01729 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span><span class="keywordtype">void</span> hc_xfer_timeout(<span class="keywordtype">void</span> *ptr)
<a name="l01731"></a>01731 {
<a name="l01732"></a>01732         hc_xfer_info_t *xfer_info = (hc_xfer_info_t *) ptr;
<a name="l01733"></a>01733         <span class="keywordtype">int</span> hc_num = xfer_info-&gt;hc-&gt;hc_num;
<a name="l01734"></a>01734         DWC_WARN(<span class="stringliteral">"%s: timeout on channel %d\n"</span>, __func__, hc_num);
<a name="l01735"></a>01735         DWC_WARN(<span class="stringliteral">"      start_hcchar_val 0x%08x\n"</span>,
<a name="l01736"></a>01736                  xfer_info-&gt;core_if-&gt;start_hcchar_val[hc_num]);
<a name="l01737"></a>01737 }
<a name="l01738"></a>01738 <span class="preprocessor">#endif</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span>
<a name="l01740"></a><a class="code" href="dwc__otg__cil_8c.html#bf1f2e3a039a78f9cc51c8223c40d8e1">01740</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#bf1f2e3a039a78f9cc51c8223c40d8e1">set_pid_isoc</a>(<a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l01741"></a>01741 {
<a name="l01742"></a>01742         <span class="comment">/* Set up the initial PID for the transfer. */</span>
<a name="l01743"></a>01743         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) {
<a name="l01744"></a>01744                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01745"></a>01745                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a> == 1) {
<a name="l01746"></a>01746                                 hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> =
<a name="l01747"></a>01747                                     <a class="code" href="dwc__otg__cil_8h.html#0e843d08e80c29e82962ce9170a02a52">DWC_OTG_HC_PID_DATA0</a>;
<a name="l01748"></a>01748                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a> == 2) {
<a name="l01749"></a>01749                                 hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> =
<a name="l01750"></a>01750                                     <a class="code" href="dwc__otg__cil_8h.html#e623eb446c55928b324e9636111315e1">DWC_OTG_HC_PID_DATA1</a>;
<a name="l01751"></a>01751                         } <span class="keywordflow">else</span> {
<a name="l01752"></a>01752                                 hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> =
<a name="l01753"></a>01753                                     <a class="code" href="dwc__otg__cil_8h.html#5a78ac2f42a7e583d849903fa4570fb8">DWC_OTG_HC_PID_DATA2</a>;
<a name="l01754"></a>01754                         }
<a name="l01755"></a>01755                 } <span class="keywordflow">else</span> {
<a name="l01756"></a>01756                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a> == 1) {
<a name="l01757"></a>01757                                 hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> =
<a name="l01758"></a>01758                                     <a class="code" href="dwc__otg__cil_8h.html#0e843d08e80c29e82962ce9170a02a52">DWC_OTG_HC_PID_DATA0</a>;
<a name="l01759"></a>01759                         } <span class="keywordflow">else</span> {
<a name="l01760"></a>01760                                 hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> =
<a name="l01761"></a>01761                                     <a class="code" href="dwc__otg__cil_8h.html#3cea7ef8aa1cfeb50060f07e08fa6aff">DWC_OTG_HC_PID_MDATA</a>;
<a name="l01762"></a>01762                         }
<a name="l01763"></a>01763                 }
<a name="l01764"></a>01764         } <span class="keywordflow">else</span> {
<a name="l01765"></a>01765                 hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> = <a class="code" href="dwc__otg__cil_8h.html#0e843d08e80c29e82962ce9170a02a52">DWC_OTG_HC_PID_DATA0</a>;
<a name="l01766"></a>01766         }
<a name="l01767"></a>01767 }
<a name="l01768"></a>01768 
<a name="l01800"></a><a class="code" href="dwc__otg__cil_8h.html#0e66d54f3126186b0548743eb4641ad6">01800</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#025af79d6a2255dba4578588be510444">dwc_otg_hc_start_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l01801"></a>01801 {
<a name="l01802"></a>01802         <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l01803"></a>01803         <a class="code" href="unionhctsiz__data.html">hctsiz_data_t</a> hctsiz;
<a name="l01804"></a>01804         uint16_t num_packets;
<a name="l01805"></a>01805         uint32_t max_hc_xfer_size = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e614d1d2ee740cd972ca76ed0dffec74">max_transfer_size</a>;
<a name="l01806"></a>01806         uint16_t max_hc_pkt_count = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e17230afa013a15beda38565d19fa933">max_packet_count</a>;
<a name="l01807"></a>01807         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l01808"></a>01808 
<a name="l01809"></a>01809         hctsiz.<a class="code" href="unionhctsiz__data.html#fb41950555c60c6015294bdefe9cd39d">d32</a> = 0;
<a name="l01810"></a>01810 
<a name="l01811"></a>01811         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ae7184275dbb23b3a5d2af20ed224920">do_ping</a>) {
<a name="l01812"></a>01812                 <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l01813"></a>01813                         <a class="code" href="dwc__otg__cil_8c.html#4185d0b9bb4a49d28894f957c2e41117">dwc_otg_hc_do_ping</a>(core_if, hc);
<a name="l01814"></a>01814                         hc-&gt;<a class="code" href="structdwc__hc.html#78a1cf134604b24bfdedb4f4df9f2c1f">xfer_started</a> = 1;
<a name="l01815"></a>01815                         <span class="keywordflow">return</span>;
<a name="l01816"></a>01816                 } <span class="keywordflow">else</span> {
<a name="l01817"></a>01817                         hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#68625ebdd11afc0a026f41c94aedc161">dopng</a> = 1;
<a name="l01818"></a>01818                 }
<a name="l01819"></a>01819         }
<a name="l01820"></a>01820 
<a name="l01821"></a>01821         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>) {
<a name="l01822"></a>01822                 num_packets = 1;
<a name="l01823"></a>01823 
<a name="l01824"></a>01824                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a> &amp;&amp; !hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01825"></a>01825                         <span class="comment">/* For CSPLIT OUT Transfer, set the size to 0 so the</span>
<a name="l01826"></a>01826 <span class="comment">                         * core doesn't expect any data written to the FIFO */</span>
<a name="l01827"></a>01827                         hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = 0;
<a name="l01828"></a>01828                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a> || (hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>)) {
<a name="l01829"></a>01829                         hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l01830"></a>01830                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a> &amp;&amp; (hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; 188)) {
<a name="l01831"></a>01831                         hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = 188;
<a name="l01832"></a>01832                 }
<a name="l01833"></a>01833 
<a name="l01834"></a>01834                 hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#6ad01d874d77aa4382f71fa68eaec12d">xfersize</a> = hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a>;
<a name="l01835"></a>01835         } <span class="keywordflow">else</span> {
<a name="l01836"></a>01836                 <span class="comment">/*</span>
<a name="l01837"></a>01837 <span class="comment">                 * Ensure that the transfer length and packet count will fit</span>
<a name="l01838"></a>01838 <span class="comment">                 * in the widths allocated for them in the HCTSIZn register.</span>
<a name="l01839"></a>01839 <span class="comment">                 */</span>
<a name="l01840"></a>01840                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a> ||
<a name="l01841"></a>01841                     hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l01842"></a>01842                         <span class="comment">/*</span>
<a name="l01843"></a>01843 <span class="comment">                         * Make sure the transfer size is no larger than one</span>
<a name="l01844"></a>01844 <span class="comment">                         * (micro)frame's worth of data. (A check was done</span>
<a name="l01845"></a>01845 <span class="comment">                         * when the periodic transfer was accepted to ensure</span>
<a name="l01846"></a>01846 <span class="comment">                         * that a (micro)frame's worth of data can be</span>
<a name="l01847"></a>01847 <span class="comment">                         * programmed into a channel.)</span>
<a name="l01848"></a>01848 <span class="comment">                         */</span>
<a name="l01849"></a>01849                         uint32_t max_periodic_len =
<a name="l01850"></a>01850                             hc-&gt;<a class="code" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a> * hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l01851"></a>01851                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; max_periodic_len) {
<a name="l01852"></a>01852                                 hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = max_periodic_len;
<a name="l01853"></a>01853                         } <span class="keywordflow">else</span> {
<a name="l01854"></a>01854                         }
<a name="l01855"></a>01855                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; max_hc_xfer_size) {
<a name="l01856"></a>01856                         <span class="comment">/* Make sure that xfer_len is a multiple of max packet size. */</span>
<a name="l01857"></a>01857                         hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = max_hc_xfer_size - hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a> + 1;
<a name="l01858"></a>01858                 }
<a name="l01859"></a>01859 
<a name="l01860"></a>01860                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; 0) {
<a name="l01861"></a>01861                         num_packets =
<a name="l01862"></a>01862                             (hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> + hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a> -
<a name="l01863"></a>01863                              1) / hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l01864"></a>01864                         if (num_packets &gt; max_hc_pkt_count) {
<a name="l01865"></a>01865                                 num_packets = max_hc_pkt_count;
<a name="l01866"></a>01866                                 hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = num_packets * hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l01867"></a>01867                         }
<a name="l01868"></a>01868                 } <span class="keywordflow">else</span> {
<a name="l01869"></a>01869                         <span class="comment">/* Need 1 packet for transfer length of 0. */</span>
<a name="l01870"></a>01870                         num_packets = 1;
<a name="l01871"></a>01871                 }
<a name="l01872"></a>01872 
<a name="l01873"></a>01873                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l01874"></a>01874                         <span class="comment">/* Always program an integral # of max packets for IN transfers. */</span>
<a name="l01875"></a>01875                         hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = num_packets * hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l01876"></a>01876                 }
<a name="l01877"></a>01877 
<a name="l01878"></a>01878                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a> ||
<a name="l01879"></a>01879                     hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l01880"></a>01880                         <span class="comment">/*</span>
<a name="l01881"></a>01881 <span class="comment">                         * Make sure that the multi_count field matches the</span>
<a name="l01882"></a>01882 <span class="comment">                         * actual transfer length.</span>
<a name="l01883"></a>01883 <span class="comment">                         */</span>
<a name="l01884"></a>01884                         hc-&gt;<a class="code" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a> = num_packets;
<a name="l01885"></a>01885                 }
<a name="l01886"></a>01886 
<a name="l01887"></a>01887                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>)
<a name="l01888"></a>01888                         <a class="code" href="dwc__otg__cil_8c.html#bf1f2e3a039a78f9cc51c8223c40d8e1">set_pid_isoc</a>(hc);
<a name="l01889"></a>01889 
<a name="l01890"></a>01890                 hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#6ad01d874d77aa4382f71fa68eaec12d">xfersize</a> = hc-&gt;xfer_len;
<a name="l01891"></a>01891         }
<a name="l01892"></a>01892 
<a name="l01893"></a>01893         hc-&gt;<a class="code" href="structdwc__hc.html#6c030bc725f43025d3046d17b4fbee4e">start_pkt_count</a> = num_packets;
<a name="l01894"></a>01894         hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#3ea18df5a98d33a6f8fa786252a0205b">pktcnt</a> = num_packets;
<a name="l01895"></a>01895         hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#d8b17af02c244e47ca0c38f933a6b3f0">pid</a> = hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a>;
<a name="l01896"></a>01896         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#c6173f823ba754d9f9549422b6380ca2">hctsiz</a>, hctsiz.<a class="code" href="unionhctsiz__data.html#fb41950555c60c6015294bdefe9cd39d">d32</a>);
<a name="l01897"></a>01897 
<a name="l01898"></a>01898         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Channel %d\n"</span>, __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l01899"></a>01899         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Xfer Size: %d\n"</span>, hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#6ad01d874d77aa4382f71fa68eaec12d">xfersize</a>);
<a name="l01900"></a>01900         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Num Pkts: %d\n"</span>, hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#3ea18df5a98d33a6f8fa786252a0205b">pktcnt</a>);
<a name="l01901"></a>01901         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Start PID: %d\n"</span>, hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#d8b17af02c244e47ca0c38f933a6b3f0">pid</a>);
<a name="l01902"></a>01902 
<a name="l01903"></a>01903         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l01904"></a>01904                 dwc_dma_t dma_addr;
<a name="l01905"></a>01905                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e0c3ba51a04b36656baa4e70fc63cf77">align_buff</a>) {
<a name="l01906"></a>01906                         dma_addr = hc-&gt;<a class="code" href="structdwc__hc.html#e0c3ba51a04b36656baa4e70fc63cf77">align_buff</a>;
<a name="l01907"></a>01907                 } <span class="keywordflow">else</span> {
<a name="l01908"></a>01908                         dma_addr = (uint32_t)hc-&gt;<a class="code" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a>;
<a name="l01909"></a>01909                 }
<a name="l01910"></a>01910                 dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#ab2148d4b5f1bf3a2ad438e497a8b4a3">hcdma</a>, dma_addr);
<a name="l01911"></a>01911         }
<a name="l01912"></a>01912 
<a name="l01913"></a>01913         <span class="comment">/* Start the split */</span>
<a name="l01914"></a>01914         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>) {
<a name="l01915"></a>01915                 <a class="code" href="unionhcsplt__data.html">hcsplt_data_t</a> hcsplt;
<a name="l01916"></a>01916                 hcsplt.<a class="code" href="unionhcsplt__data.html#0cd235b445ff681b846f5dccf24fd644">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#149053001a9ee21b692afde531a814de">hcsplt</a>);
<a name="l01917"></a>01917                 hcsplt.<a class="code" href="unionhcsplt__data.html#b8bafe40eee4a9f598659d254be836e1">b</a>.<a class="code" href="unionhcsplt__data.html#8b174930345ac0e5a8a6bd16794836d7">spltena</a> = 1;
<a name="l01918"></a>01918                 dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#149053001a9ee21b692afde531a814de">hcsplt</a>, hcsplt.<a class="code" href="unionhcsplt__data.html#0cd235b445ff681b846f5dccf24fd644">d32</a>);
<a name="l01919"></a>01919         }
<a name="l01920"></a>01920 
<a name="l01921"></a>01921         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l01922"></a>01922         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#9c0f515663251779e4960ec5613ce6fe">multicnt</a> = hc-&gt;<a class="code" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a>;
<a name="l01923"></a>01923         <a class="code" href="dwc__otg__cil_8c.html#b2669551136671d3e4b6ad56bd947222">hc_set_even_odd_frame</a>(core_if, hc, &amp;hcchar);
<a name="l01924"></a>01924 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span>        core_if-&gt;start_hcchar_val[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>] = hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>;
<a name="l01926"></a>01926         <span class="keywordflow">if</span> (hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a>) {
<a name="l01927"></a>01927                 DWC_WARN(<span class="stringliteral">"%s: chdis set, channel %d, hcchar 0x%08x\n"</span>,
<a name="l01928"></a>01928                          __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01929"></a>01929         }
<a name="l01930"></a>01930 <span class="preprocessor">#endif</span>
<a name="l01931"></a>01931 <span class="preprocessor"></span>
<a name="l01932"></a>01932         <span class="comment">/* Set host channel enable after all other setup is complete. */</span>
<a name="l01933"></a>01933         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 1;
<a name="l01934"></a>01934         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 0;
<a name="l01935"></a>01935         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l01936"></a>01936 
<a name="l01937"></a>01937         hc-&gt;<a class="code" href="structdwc__hc.html#78a1cf134604b24bfdedb4f4df9f2c1f">xfer_started</a> = 1;
<a name="l01938"></a>01938         hc-&gt;<a class="code" href="structdwc__hc.html#961e8eae7a18c503e370c4bc513d3e55">requests</a>++;
<a name="l01939"></a>01939 
<a name="l01940"></a>01940         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a> &amp;&amp; !hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a> &amp;&amp; hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; 0) {
<a name="l01941"></a>01941                 <span class="comment">/* Load OUT packet into the appropriate Tx FIFO. */</span>
<a name="l01942"></a>01942                 <a class="code" href="dwc__otg__cil_8c.html#c4ccce95ab4067e03c089519c1b54a94">dwc_otg_hc_write_packet</a>(core_if, hc);
<a name="l01943"></a>01943         }
<a name="l01944"></a>01944 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l01945"></a>01945 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> != <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a>) {
<a name="l01946"></a>01946                 core_if-&gt;hc_xfer_info[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>].core_if = core_if;
<a name="l01947"></a>01947                 core_if-&gt;hc_xfer_info[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>].hc = hc;
<a name="l01948"></a>01948                 <span class="comment">/* Start a timer for this transfer. */</span>
<a name="l01949"></a>01949                 DWC_TIMER_SCHEDULE(core_if-&gt;hc_xfer_timer[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>], 10000);
<a name="l01950"></a>01950         }
<a name="l01951"></a>01951 <span class="preprocessor">#endif</span>
<a name="l01952"></a>01952 <span class="preprocessor"></span>}
<a name="l01953"></a>01953 
<a name="l01968"></a><a class="code" href="dwc__otg__cil_8h.html#dbc20e9f9cadbdf4df65db3f82bbb820">01968</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#dbc20e9f9cadbdf4df65db3f82bbb820">dwc_otg_hc_start_transfer_ddma</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l01969"></a>01969 {
<a name="l01970"></a>01970         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];     
<a name="l01971"></a>01971         <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l01972"></a>01972         <a class="code" href="unionhctsiz__data.html">hctsiz_data_t</a> hctsiz;
<a name="l01973"></a>01973         <a class="code" href="unionhcdma__data.html">hcdma_data_t</a>  hcdma;
<a name="l01974"></a>01974         
<a name="l01975"></a>01975         hctsiz.<a class="code" href="unionhctsiz__data.html#fb41950555c60c6015294bdefe9cd39d">d32</a> = 0;
<a name="l01976"></a>01976 
<a name="l01977"></a>01977         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#ae7184275dbb23b3a5d2af20ed224920">do_ping</a> &amp;&amp; !hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>)
<a name="l01978"></a>01978                 hctsiz.<a class="code" href="unionhctsiz__data.html#6cc80c630201f29e4a43e0cd7030786b">b_ddma</a>.<a class="code" href="unionhctsiz__data.html#68625ebdd11afc0a026f41c94aedc161">dopng</a> = 1;
<a name="l01979"></a>01979 
<a name="l01980"></a>01980         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>)
<a name="l01981"></a>01981                 <a class="code" href="dwc__otg__cil_8c.html#bf1f2e3a039a78f9cc51c8223c40d8e1">set_pid_isoc</a>(hc);
<a name="l01982"></a>01982         
<a name="l01983"></a>01983         <span class="comment">/* Packet Count and Xfer Size are not used in Descriptor DMA mode */</span>
<a name="l01984"></a>01984         hctsiz.<a class="code" href="unionhctsiz__data.html#6cc80c630201f29e4a43e0cd7030786b">b_ddma</a>.<a class="code" href="unionhctsiz__data.html#d8b17af02c244e47ca0c38f933a6b3f0">pid</a> = hc-&gt;data_pid_start;
<a name="l01985"></a>01985         hctsiz.<a class="code" href="unionhctsiz__data.html#6cc80c630201f29e4a43e0cd7030786b">b_ddma</a>.<a class="code" href="unionhctsiz__data.html#ac1addd68951e1a6a25312d49be9895d">ntd</a> = hc-&gt;ntd - 1; <span class="comment">/* 0 - 1 descriptor, 1 - 2 descriptors, etc. */</span>
<a name="l01986"></a>01986         hctsiz.<a class="code" href="unionhctsiz__data.html#6cc80c630201f29e4a43e0cd7030786b">b_ddma</a>.<a class="code" href="unionhctsiz__data.html#0d1f05f3b24da2caa3acc1c3864bc29b">schinfo</a> = hc-&gt;schinfo; <span class="comment">/* Non-zero only for high-speed interrupt endpoints */</span>
<a name="l01987"></a>01987         
<a name="l01988"></a>01988         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Channel %d\n"</span>, __func__, hc-&gt;hc_num);
<a name="l01989"></a>01989         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Start PID: %d\n"</span>, hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#d8b17af02c244e47ca0c38f933a6b3f0">pid</a>);
<a name="l01990"></a>01990         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  NTD: %d\n"</span>, hctsiz.<a class="code" href="unionhctsiz__data.html#6cc80c630201f29e4a43e0cd7030786b">b_ddma</a>.<a class="code" href="unionhctsiz__data.html#ac1addd68951e1a6a25312d49be9895d">ntd</a>);        
<a name="l01991"></a>01991 
<a name="l01992"></a>01992         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#c6173f823ba754d9f9549422b6380ca2">hctsiz</a>, hctsiz.<a class="code" href="unionhctsiz__data.html#fb41950555c60c6015294bdefe9cd39d">d32</a>);
<a name="l01993"></a>01993 
<a name="l01994"></a>01994         hcdma.<a class="code" href="unionhcdma__data.html#27b804015f09ea7eb25f602cc6dbdda9">d32</a> = 0;
<a name="l01995"></a>01995         hcdma.<a class="code" href="unionhcdma__data.html#61ea7b926fcef1d4fe1a6c8a1a1be41a">b</a>.<a class="code" href="unionhcdma__data.html#8324b2ba8d18c5ecb1cbcb23874393db">dma_addr</a> = ((uint32_t)hc-&gt;desc_list_addr) &gt;&gt; 11;
<a name="l01996"></a>01996                 
<a name="l01997"></a>01997         <span class="comment">/* Always start from first descriptor. */</span>
<a name="l01998"></a>01998         hcdma.<a class="code" href="unionhcdma__data.html#61ea7b926fcef1d4fe1a6c8a1a1be41a">b</a>.<a class="code" href="unionhcdma__data.html#d1238e3a2f81540362765b3e6a29d7de">ctd</a> = 0;
<a name="l01999"></a>01999         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#ab2148d4b5f1bf3a2ad438e497a8b4a3">hcdma</a>, hcdma.<a class="code" href="unionhcdma__data.html#27b804015f09ea7eb25f602cc6dbdda9">d32</a>);
<a name="l02000"></a>02000 
<a name="l02001"></a>02001         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l02002"></a>02002         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#9c0f515663251779e4960ec5613ce6fe">multicnt</a> = hc-&gt;multi_count;
<a name="l02003"></a>02003         
<a name="l02004"></a>02004 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l02005"></a>02005 <span class="preprocessor"></span>        core_if-&gt;start_hcchar_val[hc-&gt;hc_num] = hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>;
<a name="l02006"></a>02006         <span class="keywordflow">if</span> (hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a>) {
<a name="l02007"></a>02007                 DWC_WARN(<span class="stringliteral">"%s: chdis set, channel %d, hcchar 0x%08x\n"</span>,
<a name="l02008"></a>02008                          __func__, hc-&gt;hc_num, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l02009"></a>02009         }
<a name="l02010"></a>02010 <span class="preprocessor">#endif</span>
<a name="l02011"></a>02011 <span class="preprocessor"></span>
<a name="l02012"></a>02012         <span class="comment">/* Set host channel enable after all other setup is complete. */</span>
<a name="l02013"></a>02013         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 1;
<a name="l02014"></a>02014         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 0;
<a name="l02015"></a>02015         
<a name="l02016"></a>02016         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l02017"></a>02017 
<a name="l02018"></a>02018         hc-&gt;xfer_started = 1;
<a name="l02019"></a>02019         hc-&gt;requests++;
<a name="l02020"></a>02020         
<a name="l02021"></a>02021 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l02022"></a>02022 <span class="preprocessor"></span>        <span class="keywordflow">if</span> ((hc-&gt;ep_type != <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a>) &amp;&amp; (hc-&gt;ep_type != <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>)) {
<a name="l02023"></a>02023                 core_if-&gt;hc_xfer_info[hc-&gt;hc_num].core_if = core_if;
<a name="l02024"></a>02024                 core_if-&gt;hc_xfer_info[hc-&gt;hc_num].hc = hc;
<a name="l02025"></a>02025                 <span class="comment">/* Start a timer for this transfer. */</span>
<a name="l02026"></a>02026                 DWC_TIMER_SCHEDULE(core_if-&gt;hc_xfer_timer[hc-&gt;hc_num], 10000);
<a name="l02027"></a>02027         }
<a name="l02028"></a>02028 
<a name="l02029"></a>02029 <span class="preprocessor">#endif</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span>        
<a name="l02031"></a>02031 }
<a name="l02032"></a>02032         
<a name="l02048"></a><a class="code" href="dwc__otg__cil_8h.html#1677ed41bf5cf0c64cdcec47265a4052">02048</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#d848c41cdd739edd9271e1e207af9c9c">dwc_otg_hc_continue_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l02049"></a>02049 {
<a name="l02050"></a>02050         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Channel %d\n"</span>, __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l02051"></a>02051 
<a name="l02052"></a>02052         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a>) {
<a name="l02053"></a>02053                 <span class="comment">/* SPLITs always queue just once per channel */</span>
<a name="l02054"></a>02054                 <span class="keywordflow">return</span> 0;
<a name="l02055"></a>02055         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a> == <a class="code" href="dwc__otg__cil_8h.html#8d329f92a5ff6f9a72fc755b6b1a4e17">DWC_OTG_HC_PID_SETUP</a>) {
<a name="l02056"></a>02056                 <span class="comment">/* SETUPs are queued only once since they can't be NAKed. */</span>
<a name="l02057"></a>02057                 <span class="keywordflow">return</span> 0;
<a name="l02058"></a>02058         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l02059"></a>02059                 <span class="comment">/*</span>
<a name="l02060"></a>02060 <span class="comment">                 * Always queue another request for other IN transfers. If</span>
<a name="l02061"></a>02061 <span class="comment">                 * back-to-back INs are issued and NAKs are received for both,</span>
<a name="l02062"></a>02062 <span class="comment">                 * the driver may still be processing the first NAK when the</span>
<a name="l02063"></a>02063 <span class="comment">                 * second NAK is received. When the interrupt handler clears</span>
<a name="l02064"></a>02064 <span class="comment">                 * the NAK interrupt for the first NAK, the second NAK will</span>
<a name="l02065"></a>02065 <span class="comment">                 * not be seen. So we can't depend on the NAK interrupt</span>
<a name="l02066"></a>02066 <span class="comment">                 * handler to requeue a NAKed request. Instead, IN requests</span>
<a name="l02067"></a>02067 <span class="comment">                 * are issued each time this function is called. When the</span>
<a name="l02068"></a>02068 <span class="comment">                 * transfer completes, the extra requests for the channel will</span>
<a name="l02069"></a>02069 <span class="comment">                 * be flushed.</span>
<a name="l02070"></a>02070 <span class="comment">                 */</span>
<a name="l02071"></a>02071                 <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l02072"></a>02072                 <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs =
<a name="l02073"></a>02073                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l02074"></a>02074 
<a name="l02075"></a>02075                 hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l02076"></a>02076                 <a class="code" href="dwc__otg__cil_8c.html#b2669551136671d3e4b6ad56bd947222">hc_set_even_odd_frame</a>(core_if, hc, &amp;hcchar);
<a name="l02077"></a>02077                 hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 1;
<a name="l02078"></a>02078                 hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 0;
<a name="l02079"></a>02079                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  IN xfer: hcchar = 0x%08x\n"</span>,
<a name="l02080"></a>02080                             hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l02081"></a>02081                 dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l02082"></a>02082                 hc-&gt;<a class="code" href="structdwc__hc.html#961e8eae7a18c503e370c4bc513d3e55">requests</a>++;
<a name="l02083"></a>02083                 <span class="keywordflow">return</span> 1;
<a name="l02084"></a>02084         } <span class="keywordflow">else</span> {
<a name="l02085"></a>02085                 <span class="comment">/* OUT transfers. */</span>
<a name="l02086"></a>02086                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#6199aaeab2d64954311c410b30270293">xfer_count</a> &lt; hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a>) {
<a name="l02087"></a>02087                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a> ||
<a name="l02088"></a>02088                             hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l02089"></a>02089                                 <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l02090"></a>02090                                 <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs;
<a name="l02091"></a>02091                                 hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l02092"></a>02092                                 hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l02093"></a>02093                                 <a class="code" href="dwc__otg__cil_8c.html#b2669551136671d3e4b6ad56bd947222">hc_set_even_odd_frame</a>(core_if, hc, &amp;hcchar);
<a name="l02094"></a>02094                         }
<a name="l02095"></a>02095 
<a name="l02096"></a>02096                         <span class="comment">/* Load OUT packet into the appropriate Tx FIFO. */</span>
<a name="l02097"></a>02097                         <a class="code" href="dwc__otg__cil_8c.html#c4ccce95ab4067e03c089519c1b54a94">dwc_otg_hc_write_packet</a>(core_if, hc);
<a name="l02098"></a>02098                         hc-&gt;<a class="code" href="structdwc__hc.html#961e8eae7a18c503e370c4bc513d3e55">requests</a>++;
<a name="l02099"></a>02099                         <span class="keywordflow">return</span> 1;
<a name="l02100"></a>02100                 } <span class="keywordflow">else</span> {
<a name="l02101"></a>02101                         <span class="keywordflow">return</span> 0;
<a name="l02102"></a>02102                 }
<a name="l02103"></a>02103         }
<a name="l02104"></a>02104 }
<a name="l02105"></a>02105 
<a name="l02110"></a><a class="code" href="dwc__otg__cil_8h.html#ca1e0ad294962a68562280543947446e">02110</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#4185d0b9bb4a49d28894f957c2e41117">dwc_otg_hc_do_ping</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l02111"></a>02111 {
<a name="l02112"></a>02112         <a class="code" href="unionhcchar__data.html">hcchar_data_t</a> hcchar;
<a name="l02113"></a>02113         <a class="code" href="unionhctsiz__data.html">hctsiz_data_t</a> hctsiz;
<a name="l02114"></a>02114         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l02115"></a>02115 
<a name="l02116"></a>02116         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"%s: Channel %d\n"</span>, __func__, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l02117"></a>02117 
<a name="l02118"></a>02118         hctsiz.<a class="code" href="unionhctsiz__data.html#fb41950555c60c6015294bdefe9cd39d">d32</a> = 0;
<a name="l02119"></a>02119         hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#68625ebdd11afc0a026f41c94aedc161">dopng</a> = 1;
<a name="l02120"></a>02120         hctsiz.<a class="code" href="unionhctsiz__data.html#8967fa90c651bce44a3cbe90c44cf638">b</a>.<a class="code" href="unionhctsiz__data.html#3ea18df5a98d33a6f8fa786252a0205b">pktcnt</a> = 1;
<a name="l02121"></a>02121         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#c6173f823ba754d9f9549422b6380ca2">hctsiz</a>, hctsiz.<a class="code" href="unionhctsiz__data.html#fb41950555c60c6015294bdefe9cd39d">d32</a>);
<a name="l02122"></a>02122 
<a name="l02123"></a>02123         hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>);
<a name="l02124"></a>02124         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a> = 1;
<a name="l02125"></a>02125         hcchar.<a class="code" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a>.<a class="code" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a> = 0;
<a name="l02126"></a>02126         dwc_write_reg32(&amp;hc_regs-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>, hcchar.<a class="code" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a>);
<a name="l02127"></a>02127 }
<a name="l02128"></a>02128 
<a name="l02129"></a>02129 <span class="comment">/*</span>
<a name="l02130"></a>02130 <span class="comment"> * This function writes a packet into the Tx FIFO associated with the Host</span>
<a name="l02131"></a>02131 <span class="comment"> * Channel. For a channel associated with a non-periodic EP, the non-periodic</span>
<a name="l02132"></a>02132 <span class="comment"> * Tx FIFO is written. For a channel associated with a periodic EP, the</span>
<a name="l02133"></a>02133 <span class="comment"> * periodic Tx FIFO is written. This function should only be called in Slave</span>
<a name="l02134"></a>02134 <span class="comment"> * mode.</span>
<a name="l02135"></a>02135 <span class="comment"> *</span>
<a name="l02136"></a>02136 <span class="comment"> * Upon return the xfer_buff and xfer_count fields in _hc are incremented by</span>
<a name="l02137"></a>02137 <span class="comment"> * then number of bytes written to the Tx FIFO.</span>
<a name="l02138"></a>02138 <span class="comment"> */</span>
<a name="l02139"></a><a class="code" href="dwc__otg__cil_8h.html#5cc27afc02b8f7199e3cf5f02ddbdeee">02139</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#c4ccce95ab4067e03c089519c1b54a94">dwc_otg_hc_write_packet</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc)
<a name="l02140"></a>02140 {
<a name="l02141"></a>02141         uint32_t i;
<a name="l02142"></a>02142         uint32_t remaining_count;
<a name="l02143"></a>02143         uint32_t byte_count;
<a name="l02144"></a>02144         uint32_t dword_count;
<a name="l02145"></a>02145 
<a name="l02146"></a>02146         uint32_t *data_buff = (uint32_t *) (hc-&gt;<a class="code" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a>);
<a name="l02147"></a>02147         uint32_t *data_fifo = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>];
<a name="l02148"></a>02148 
<a name="l02149"></a>02149         remaining_count = hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> - hc-&gt;<a class="code" href="structdwc__hc.html#6199aaeab2d64954311c410b30270293">xfer_count</a>;
<a name="l02150"></a>02150         <span class="keywordflow">if</span> (remaining_count &gt; hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>) {
<a name="l02151"></a>02151                 byte_count = hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l02152"></a>02152         } <span class="keywordflow">else</span> {
<a name="l02153"></a>02153                 byte_count = remaining_count;
<a name="l02154"></a>02154         }
<a name="l02155"></a>02155 
<a name="l02156"></a>02156         dword_count = (byte_count + 3) / 4;
<a name="l02157"></a>02157 
<a name="l02158"></a>02158         <span class="keywordflow">if</span> ((((<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>)data_buff) &amp; 0x3) == 0) {
<a name="l02159"></a>02159                 <span class="comment">/* xfer_buff is DWORD aligned. */</span>
<a name="l02160"></a>02160                 <span class="keywordflow">for</span> (i = 0; i &lt; dword_count; i++, data_buff++) {
<a name="l02161"></a>02161                         dwc_write_reg32(data_fifo, *data_buff);
<a name="l02162"></a>02162                 }
<a name="l02163"></a>02163         } <span class="keywordflow">else</span> {
<a name="l02164"></a>02164                 <span class="comment">/* xfer_buff is not DWORD aligned. */</span>
<a name="l02165"></a>02165                 <span class="keywordflow">for</span> (i = 0; i &lt; dword_count; i++, data_buff++) {
<a name="l02166"></a>02166                         uint32_t data;
<a name="l02167"></a>02167                         data =
<a name="l02168"></a>02168                             (data_buff[0] | data_buff[1] &lt;&lt; 8 | data_buff[2] &lt;&lt;
<a name="l02169"></a>02169                              16 | data_buff[3] &lt;&lt; 24);
<a name="l02170"></a>02170                         dwc_write_reg32(data_fifo, data);
<a name="l02171"></a>02171                 }
<a name="l02172"></a>02172         }
<a name="l02173"></a>02173 
<a name="l02174"></a>02174         hc-&gt;<a class="code" href="structdwc__hc.html#6199aaeab2d64954311c410b30270293">xfer_count</a> += byte_count;
<a name="l02175"></a>02175         hc-&gt;<a class="code" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a> += byte_count;
<a name="l02176"></a>02176 }
<a name="l02177"></a>02177 
<a name="l02182"></a><a class="code" href="dwc__otg__cil_8h.html#9e8d3f050dc72eeaad2541bfd9796879">02182</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#78f20f3acf6245b189abde83d9ce78f2">dwc_otg_get_frame_number</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l02183"></a>02183 {
<a name="l02184"></a>02184         <a class="code" href="uniondsts__data.html">dsts_data_t</a> dsts;
<a name="l02185"></a>02185         dsts.<a class="code" href="uniondsts__data.html#0f126daef735b142b06dbc4cdbe13814">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dsts</a>);
<a name="l02186"></a>02186 
<a name="l02187"></a>02187         <span class="comment">/* read current frame/microframe number from DSTS register */</span>
<a name="l02188"></a>02188         <span class="keywordflow">return</span> dsts.<a class="code" href="uniondsts__data.html#4066fcedb7ac9a88e47aa1b2df0e89ee">b</a>.<a class="code" href="uniondsts__data.html#5a81ac4848c859cbf7d494dc345a0ce8">soffn</a>;
<a name="l02189"></a>02189 }
<a name="l02190"></a>02190 
<a name="l02199"></a><a class="code" href="dwc__otg__cil_8h.html#674adeecada7af04f0d43aa819469b71">02199</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#b56e0d90c67bbf2829e630cafd630f17">dwc_otg_read_setup_packet</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t * dest)
<a name="l02200"></a>02200 {
<a name="l02201"></a>02201         <span class="comment">/* Get the 8 bytes of a setup transaction data */</span>
<a name="l02202"></a>02202 
<a name="l02203"></a>02203         <span class="comment">/* Pop 2 DWORDS off the receive data FIFO into memory */</span>
<a name="l02204"></a>02204         dest[0] = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[0]);
<a name="l02205"></a>02205         dest[1] = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[0]);
<a name="l02206"></a>02206 }
<a name="l02207"></a>02207 
<a name="l02216"></a><a class="code" href="dwc__otg__cil_8h.html#382592a5e686a82ece47d7634800aae3">02216</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#8ebf5023c783a2ec48a18a5b9aef4a87">dwc_otg_ep0_activate</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02217"></a>02217 {
<a name="l02218"></a>02218         <a class="code" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *dev_if = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>;
<a name="l02219"></a>02219         <a class="code" href="uniondsts__data.html">dsts_data_t</a> dsts;
<a name="l02220"></a>02220         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> diepctl;
<a name="l02221"></a>02221         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> doepctl;
<a name="l02222"></a>02222         <a class="code" href="uniondctl__data.html">dctl_data_t</a> dctl = {.d32 = 0 };
<a name="l02223"></a>02223 
<a name="l02224"></a>02224         <span class="comment">/* Read the Device Status and Endpoint 0 Control registers */</span>
<a name="l02225"></a>02225         dsts.<a class="code" href="uniondsts__data.html#0f126daef735b142b06dbc4cdbe13814">d32</a> = dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dsts</a>);
<a name="l02226"></a>02226         diepctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l02227"></a>02227         doepctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l02228"></a>02228 
<a name="l02229"></a>02229         <span class="comment">/* Set the MPS of the IN EP based on the enumeration speed */</span>
<a name="l02230"></a>02230         <span class="keywordflow">switch</span> (dsts.<a class="code" href="uniondsts__data.html#4066fcedb7ac9a88e47aa1b2df0e89ee">b</a>.<a class="code" href="uniondsts__data.html#f918f3d04b026687af3e1953f5c79fea">enumspd</a>) {
<a name="l02231"></a>02231         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#2c41cb64f1ba728146bece30a622044c">DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ</a>:
<a name="l02232"></a>02232         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#373742ad0a97af406169cc3ada63ca04">DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ</a>:
<a name="l02233"></a>02233         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#81dafef32b78df31eb2eeac36fd0694a">DWC_DSTS_ENUMSPD_FS_PHY_48MHZ</a>:
<a name="l02234"></a>02234                 diepctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#5899d20333186341271c2d0b7781b98c">mps</a> = <a class="code" href="dwc__otg__regs_8h.html#8ed30be9c5fc70ceb62f8e974ef5d58f">DWC_DEP0CTL_MPS_64</a>;
<a name="l02235"></a>02235                 <span class="keywordflow">break</span>;
<a name="l02236"></a>02236         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__regs_8h.html#7df682e9f37924c859657ff26fee5cbc">DWC_DSTS_ENUMSPD_LS_PHY_6MHZ</a>:
<a name="l02237"></a>02237                 diepctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#5899d20333186341271c2d0b7781b98c">mps</a> = <a class="code" href="dwc__otg__regs_8h.html#3207e5140ff0395b34f637942ab5b191">DWC_DEP0CTL_MPS_8</a>;
<a name="l02238"></a>02238                 <span class="keywordflow">break</span>;
<a name="l02239"></a>02239         }
<a name="l02240"></a>02240 
<a name="l02241"></a>02241         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>, diepctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02242"></a>02242 
<a name="l02243"></a>02243         <span class="comment">/* Enable OUT EP for receive */</span>
<a name="l02244"></a>02244         doepctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02245"></a>02245         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>, doepctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02246"></a>02246 
<a name="l02247"></a>02247 <span class="preprocessor">#ifdef VERBOSE</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span>        <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"doepctl0=%0x\n"</span>,
<a name="l02249"></a>02249                     dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>));
<a name="l02250"></a>02250         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"diepctl0=%0x\n"</span>,
<a name="l02251"></a>02251                     dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>));
<a name="l02252"></a>02252 <span class="preprocessor">#endif</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span>        dctl.<a class="code" href="uniondctl__data.html#a3abfa6d609d9864f1f65712b409d4d3">b</a>.<a class="code" href="uniondctl__data.html#6feecf1184cd67b8b8ede2e2030a5dba">cgnpinnak</a> = 1;
<a name="l02254"></a>02254 
<a name="l02255"></a>02255         dwc_modify_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dctl</a>, dctl.<a class="code" href="uniondctl__data.html#f49aadfd7ad95b570115b3c245b1729e">d32</a>, dctl.<a class="code" href="uniondctl__data.html#f49aadfd7ad95b570115b3c245b1729e">d32</a>);
<a name="l02256"></a>02256         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"dctl=%0x\n"</span>,
<a name="l02257"></a>02257                     dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dctl</a>));
<a name="l02258"></a>02258 }
<a name="l02259"></a>02259 
<a name="l02268"></a><a class="code" href="dwc__otg__cil_8h.html#ceb07d2056baad0974dedf55cf9cab80">02268</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#5e5a1fb1ff70d5c42d8cf4a1c5d12b7f">dwc_otg_ep_activate</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02269"></a>02269 {
<a name="l02270"></a>02270         <a class="code" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *dev_if = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>;
<a name="l02271"></a>02271         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l02272"></a>02272         <span class="keyword">volatile</span> uint32_t *addr;
<a name="l02273"></a>02273         <a class="code" href="uniondaint__data.html">daint_data_t</a> daintmsk = {.d32 = 0 };
<a name="l02274"></a>02274 
<a name="l02275"></a>02275         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"%s() EP%d-%s\n"</span>, __func__, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num,
<a name="l02276"></a>02276                     (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in ? <span class="stringliteral">"IN"</span> : <span class="stringliteral">"OUT"</span>));
<a name="l02277"></a>02277 
<a name="l02278"></a>02278         <span class="comment">/* Read DEPCTLn register */</span>
<a name="l02279"></a>02279         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02280"></a>02280                 addr = &amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>;
<a name="l02281"></a>02281                 daintmsk.<a class="code" href="uniondaint__data.html#5d048f0d5695317b05317d3c5ec4f79d">ep</a>.<a class="code" href="uniondaint__data.html#dbc4f689d070e6cbc112ec910f8bc36a">in</a> = 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02282"></a>02282         } <span class="keywordflow">else</span> {
<a name="l02283"></a>02283                 addr = &amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>;
<a name="l02284"></a>02284                 daintmsk.<a class="code" href="uniondaint__data.html#5d048f0d5695317b05317d3c5ec4f79d">ep</a>.<a class="code" href="uniondaint__data.html#8462ad2dc1692f1253b769445382e2d4">out</a> = 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02285"></a>02285         }
<a name="l02286"></a>02286 
<a name="l02287"></a>02287         <span class="comment">/* If the EP is already active don't change the EP Control</span>
<a name="l02288"></a>02288 <span class="comment">         * register. */</span>
<a name="l02289"></a>02289         depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(addr);
<a name="l02290"></a>02290         <span class="keywordflow">if</span> (!depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#2ddb1e68ac29dfc383dacd94f76b4710">usbactep</a>) {
<a name="l02291"></a>02291                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#5899d20333186341271c2d0b7781b98c">mps</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02292"></a>02292                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#f119782e7db731a3d4bf6c500b4ba5d2">eptype</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;type;
<a name="l02293"></a>02293                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#89fd2f9f2183a32181e9a04bf3251c43">txfnum</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;tx_fifo_num;
<a name="l02294"></a>02294 
<a name="l02295"></a>02295                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;type == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l02296"></a>02296                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">setd0pid</a> = 1;  <span class="comment">// ??? </span>
<a name="l02297"></a>02297                 } <span class="keywordflow">else</span> {
<a name="l02298"></a>02298                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">setd0pid</a> = 1;
<a name="l02299"></a>02299                 }
<a name="l02300"></a>02300                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#2ddb1e68ac29dfc383dacd94f76b4710">usbactep</a> = 1;
<a name="l02301"></a>02301 
<a name="l02302"></a>02302                 dwc_write_reg32(addr, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02303"></a>02303                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"DEPCTL=%08x\n"</span>, dwc_read_reg32(addr));
<a name="l02304"></a>02304         }
<a name="l02305"></a>02305 
<a name="l02306"></a>02306         <span class="comment">/* Enable the Interrupt for this EP */</span>
<a name="l02307"></a>02307         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) {
<a name="l02308"></a>02308                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02309"></a>02309                         <a class="code" href="uniondiepint__data.html">diepmsk_data_t</a> diepmsk = {.d32 = 0 };
<a name="l02310"></a>02310                         diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#56e1252841323973e0ada12cc89059c9">xfercompl</a> = 1;
<a name="l02311"></a>02311                         diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#2513e8eef259c711e9a139cb2631b142">timeout</a> = 1;
<a name="l02312"></a>02312                         diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#3a649b75195fb5b26135d75b03cf561d">epdisabled</a> = 1;
<a name="l02313"></a>02313                         diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#6d57fa84f687bc4f05013c1e1a7edf29">ahberr</a> = 1;
<a name="l02314"></a>02314                         diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#103fb29d954cf12d33f7ebe6009f9a46">intknepmis</a> = 1;
<a name="l02315"></a>02315                         diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#90d0e6a99275eccd4a50f62644de9152">txfifoundrn</a> = 1;      <span class="comment">//?????</span>
<a name="l02316"></a>02316 
<a name="l02317"></a>02317                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l02318"></a>02318                                 diepmsk.<a class="code" href="uniondiepint__data.html#48d2a745e0ec983a47b35b0428b0437d">b</a>.<a class="code" href="uniondiepint__data.html#2530c984ae3ebda73405d98080d8a57b">bna</a> = 1;
<a name="l02319"></a>02319                         }
<a name="l02320"></a>02320 <span class="comment">/*                      </span>
<a name="l02321"></a>02321 <span class="comment">                        if(core_if-&gt;dma_enable) {</span>
<a name="l02322"></a>02322 <span class="comment">                                doepmsk.b.nak = 1;</span>
<a name="l02323"></a>02323 <span class="comment">                        }</span>
<a name="l02324"></a>02324 <span class="comment">*/</span>
<a name="l02325"></a>02325                         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l02326"></a>02326                                         diepeachintmsk[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num], diepmsk.<a class="code" href="uniondiepint__data.html#7d2c24507663bf96c280c57fbf544ef7">d32</a>);
<a name="l02327"></a>02327 
<a name="l02328"></a>02328                 } <span class="keywordflow">else</span> {
<a name="l02329"></a>02329                         <a class="code" href="uniondoepint__data.html">doepmsk_data_t</a> doepmsk = {.d32 = 0 };
<a name="l02330"></a>02330                         doepmsk.<a class="code" href="uniondoepint__data.html#9e966d9f85589f278dc2c0d0c7833856">b</a>.<a class="code" href="uniondoepint__data.html#341f7ffa5a9da7f6b1e09e9f4cc516a3">xfercompl</a> = 1;
<a name="l02331"></a>02331                         doepmsk.<a class="code" href="uniondoepint__data.html#9e966d9f85589f278dc2c0d0c7833856">b</a>.<a class="code" href="uniondoepint__data.html#cdfedbad6643d94271e91e135485a68d">ahberr</a> = 1;
<a name="l02332"></a>02332                         doepmsk.<a class="code" href="uniondoepint__data.html#9e966d9f85589f278dc2c0d0c7833856">b</a>.<a class="code" href="uniondoepint__data.html#8a263ddc3ab9080b8c2e02ccead0c983">epdisabled</a> = 1;
<a name="l02333"></a>02333 
<a name="l02334"></a>02334                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l02335"></a>02335                                 doepmsk.<a class="code" href="uniondoepint__data.html#9e966d9f85589f278dc2c0d0c7833856">b</a>.<a class="code" href="uniondoepint__data.html#e68e77d553158195b16a790012f9627d">bna</a> = 1;
<a name="l02336"></a>02336                         }
<a name="l02337"></a>02337 <span class="comment">/*                      </span>
<a name="l02338"></a>02338 <span class="comment">                        doepmsk.b.babble = 1;</span>
<a name="l02339"></a>02339 <span class="comment">                        doepmsk.b.nyet = 1;</span>
<a name="l02340"></a>02340 <span class="comment">                        doepmsk.b.nak = 1;</span>
<a name="l02341"></a>02341 <span class="comment">*/</span>
<a name="l02342"></a>02342                         dwc_write_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l02343"></a>02343                                         doepeachintmsk[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num], doepmsk.<a class="code" href="uniondoepint__data.html#94f8c8fc116b430565f9322e3621b3a5">d32</a>);
<a name="l02344"></a>02344                 }
<a name="l02345"></a>02345                 dwc_modify_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#e64a153683f0e0cda14b56a163651825">deachintmsk</a>,
<a name="l02346"></a>02346                                  0, daintmsk.<a class="code" href="uniondaint__data.html#cf05e79bf751384bef904448a231bc41">d32</a>);
<a name="l02347"></a>02347         } <span class="keywordflow">else</span> {
<a name="l02348"></a>02348                 dwc_modify_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">daintmsk</a>,
<a name="l02349"></a>02349                                  0, daintmsk.<a class="code" href="uniondaint__data.html#cf05e79bf751384bef904448a231bc41">d32</a>);
<a name="l02350"></a>02350         }
<a name="l02351"></a>02351 
<a name="l02352"></a>02352         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"DAINTMSK=%0x\n"</span>,
<a name="l02353"></a>02353                     dwc_read_reg32(&amp;dev_if-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">daintmsk</a>));
<a name="l02354"></a>02354 
<a name="l02355"></a>02355         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;stall_clear_flag = 0;
<a name="l02356"></a>02356         <span class="keywordflow">return</span>;
<a name="l02357"></a>02357 }
<a name="l02358"></a>02358 
<a name="l02367"></a><a class="code" href="dwc__otg__cil_8h.html#e813a4a71aab8a37f63790d3450367ec">02367</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#94789f2d72adb5daf65c99eadced66b3">dwc_otg_ep_deactivate</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02368"></a>02368 {
<a name="l02369"></a>02369         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl = {.d32 = 0 };
<a name="l02370"></a>02370         <span class="keyword">volatile</span> uint32_t *addr;
<a name="l02371"></a>02371         <a class="code" href="uniondaint__data.html">daint_data_t</a> daintmsk = {.d32 = 0 };
<a name="l02372"></a>02372 
<a name="l02373"></a>02373         <span class="comment">/* Read DEPCTLn register */</span>
<a name="l02374"></a>02374         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02375"></a>02375                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>;
<a name="l02376"></a>02376                 daintmsk.<a class="code" href="uniondaint__data.html#5d048f0d5695317b05317d3c5ec4f79d">ep</a>.<a class="code" href="uniondaint__data.html#dbc4f689d070e6cbc112ec910f8bc36a">in</a> = 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02377"></a>02377         } <span class="keywordflow">else</span> {
<a name="l02378"></a>02378                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>;
<a name="l02379"></a>02379                 daintmsk.<a class="code" href="uniondaint__data.html#5d048f0d5695317b05317d3c5ec4f79d">ep</a>.<a class="code" href="uniondaint__data.html#8462ad2dc1692f1253b769445382e2d4">out</a> = 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02380"></a>02380         }
<a name="l02381"></a>02381 
<a name="l02382"></a>02382         depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(addr);
<a name="l02383"></a>02383 
<a name="l02384"></a>02384         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#2ddb1e68ac29dfc383dacd94f76b4710">usbactep</a> = 0;
<a name="l02385"></a>02385 
<a name="l02386"></a>02386         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>)
<a name="l02387"></a>02387                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#4d76ba4ebd506d3175ec5cdc0d811654">epdis</a> = 1;
<a name="l02388"></a>02388 
<a name="l02389"></a>02389         dwc_write_reg32(addr, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02390"></a>02390 
<a name="l02391"></a>02391         <span class="comment">/* Disable the Interrupt for this EP */</span>
<a name="l02392"></a>02392         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a>) {
<a name="l02393"></a>02393                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#e64a153683f0e0cda14b56a163651825">deachintmsk</a>,
<a name="l02394"></a>02394                                  daintmsk.<a class="code" href="uniondaint__data.html#cf05e79bf751384bef904448a231bc41">d32</a>, 0);
<a name="l02395"></a>02395 
<a name="l02396"></a>02396                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02397"></a>02397                         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l02398"></a>02398                                         diepeachintmsk[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num], 0);
<a name="l02399"></a>02399                 } <span class="keywordflow">else</span> {
<a name="l02400"></a>02400                         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l02401"></a>02401                                         doepeachintmsk[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num], 0);
<a name="l02402"></a>02402                 }
<a name="l02403"></a>02403         } <span class="keywordflow">else</span> {
<a name="l02404"></a>02404                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">daintmsk</a>,
<a name="l02405"></a>02405                                  daintmsk.<a class="code" href="uniondaint__data.html#cf05e79bf751384bef904448a231bc41">d32</a>, 0);
<a name="l02406"></a>02406         }
<a name="l02407"></a>02407 }
<a name="l02408"></a>02408 
<a name="l02415"></a><a class="code" href="dwc__otg__cil_8c.html#50a39773d3477ca76a71787e27400d7a">02415</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#50a39773d3477ca76a71787e27400d7a">init_dma_desc_chain</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02416"></a>02416 {
<a name="l02417"></a>02417         <a class="code" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *dma_desc;
<a name="l02418"></a>02418         uint32_t offset;
<a name="l02419"></a>02419         uint32_t xfer_est;
<a name="l02420"></a>02420         <span class="keywordtype">int</span> i;
<a name="l02421"></a>02421 
<a name="l02422"></a>02422         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;desc_cnt = (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len / <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer) +
<a name="l02423"></a>02423             ((<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len % <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer) ? 1 : 0);
<a name="l02424"></a>02424         <span class="keywordflow">if</span> (!<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;desc_cnt)
<a name="l02425"></a>02425                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;desc_cnt = 1;
<a name="l02426"></a>02426 
<a name="l02427"></a>02427         dma_desc = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;desc_addr;
<a name="l02428"></a>02428         xfer_est = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len;
<a name="l02429"></a>02429         offset = 0;
<a name="l02430"></a>02430         <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;desc_cnt; ++i) {
<a name="l02432"></a>02432                 <span class="keywordflow">if</span> (xfer_est &gt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer) {
<a name="l02433"></a>02433                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#e6e96a79797557986256d1a1ff104ca1">BS_HOST_BUSY</a>;
<a name="l02434"></a>02434                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a> = 0;
<a name="l02435"></a>02435                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a> = 0;
<a name="l02436"></a>02436                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a> = 0;
<a name="l02437"></a>02437                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer;
<a name="l02438"></a>02438                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#0454dad420ef536fe5eb7c38ef764430">buf</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr + offset;
<a name="l02439"></a>02439                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#c2cfc53da94087a90d21d3528b005bcf">BS_HOST_READY</a>;
<a name="l02440"></a>02440 
<a name="l02441"></a>02441                         xfer_est -= <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer;
<a name="l02442"></a>02442                         offset += <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer;
<a name="l02443"></a>02443                 } <span class="keywordflow">else</span> {
<a name="l02444"></a>02444                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#e6e96a79797557986256d1a1ff104ca1">BS_HOST_BUSY</a>;
<a name="l02445"></a>02445                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a> = 1;
<a name="l02446"></a>02446                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a> = 1;
<a name="l02447"></a>02447                         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in) {
<a name="l02448"></a>02448                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a> =
<a name="l02449"></a>02449                                     (xfer_est %
<a name="l02450"></a>02450                                      <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) ? 1 : ((<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;
<a name="l02451"></a>02451                                                             sent_zlp) ? 1 : 0);
<a name="l02452"></a>02452                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> = xfer_est;
<a name="l02453"></a>02453                         } <span class="keywordflow">else</span> {
<a name="l02454"></a>02454                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> =
<a name="l02455"></a>02455                                     xfer_est + ((4 - (xfer_est &amp; 0x3)) &amp; 0x3);
<a name="l02456"></a>02456                         }
<a name="l02457"></a>02457 
<a name="l02458"></a>02458                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#0454dad420ef536fe5eb7c38ef764430">buf</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr + offset;
<a name="l02459"></a>02459                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#c2cfc53da94087a90d21d3528b005bcf">BS_HOST_READY</a>;
<a name="l02460"></a>02460                 }
<a name="l02461"></a>02461                 dma_desc++;
<a name="l02462"></a>02462         }
<a name="l02463"></a>02463 }
<a name="l02464"></a>02464 
<a name="l02475"></a><a class="code" href="dwc__otg__cil_8h.html#aa731bad72017df1111f0f31bcbc7f33">02475</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#1278f6d58a4a2bc780e90e0b6c9b9a68">dwc_otg_ep_start_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02476"></a>02476 {
<a name="l02477"></a>02477         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l02478"></a>02478         <a class="code" href="uniondeptsiz__data.html">deptsiz_data_t</a> deptsiz;
<a name="l02479"></a>02479         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l02480"></a>02480 
<a name="l02481"></a>02481         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a> | <a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>), <span class="stringliteral">"%s()\n"</span>, __func__);
<a name="l02482"></a>02482         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"ep%d-%s xfer_len=%d xfer_cnt=%d "</span>
<a name="l02483"></a>02483                     <span class="stringliteral">"xfer_buff=%p start_xfer_buff=%p, total_len = %d\n"</span>,
<a name="l02484"></a>02484                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num, (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in ? <span class="stringliteral">"IN"</span> : <span class="stringliteral">"OUT"</span>), <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len,
<a name="l02485"></a>02485                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_buff, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;start_xfer_buff,
<a name="l02486"></a>02486                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len);
<a name="l02487"></a>02487         <span class="comment">/* IN endpoint */</span>
<a name="l02488"></a>02488         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02489"></a>02489                 <a class="code" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *in_regs =
<a name="l02490"></a>02490                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num];
<a name="l02491"></a>02491 
<a name="l02492"></a>02492                 <a class="code" href="uniongnptxsts__data.html">gnptxsts_data_t</a> gtxstatus;
<a name="l02493"></a>02493 
<a name="l02494"></a>02494                 gtxstatus.<a class="code" href="uniongnptxsts__data.html#a58b5adbe6bd0344c4f585ef6aba4672">d32</a> =
<a name="l02495"></a>02495                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a>);
<a name="l02496"></a>02496 
<a name="l02497"></a>02497                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0
<a name="l02498"></a>02498                     &amp;&amp; gtxstatus.<a class="code" href="uniongnptxsts__data.html#be1d1adf7b827616ebbbf6bf564c0738">b</a>.<a class="code" href="uniongnptxsts__data.html#634ffd5e84bc422ddef043574d8f0957">nptxqspcavail</a> == 0) {
<a name="l02499"></a>02499 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l02500"></a>02500 <span class="preprocessor"></span>                        DWC_PRINTF(<span class="stringliteral">"TX Queue Full (0x%0x)\n"</span>, gtxstatus.<a class="code" href="uniongnptxsts__data.html#a58b5adbe6bd0344c4f585ef6aba4672">d32</a>);
<a name="l02501"></a>02501 <span class="preprocessor">#endif</span>
<a name="l02502"></a>02502 <span class="preprocessor"></span>                        <span class="keywordflow">return</span>;
<a name="l02503"></a>02503                 }
<a name="l02504"></a>02504 
<a name="l02505"></a>02505                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>));
<a name="l02506"></a>02506                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a> = dwc_read_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>));
<a name="l02507"></a>02507 
<a name="l02508"></a>02508                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len += (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer &lt; (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len)) ?
<a name="l02509"></a>02509                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer : (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len);
<a name="l02510"></a>02510 
<a name="l02511"></a>02511                 <span class="comment">/* Zero Length Packet? */</span>
<a name="l02512"></a>02512                 <span class="keywordflow">if</span> ((<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count) == 0) {
<a name="l02513"></a>02513                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = 0;
<a name="l02514"></a>02514                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> = 1;
<a name="l02515"></a>02515                 } <span class="keywordflow">else</span> {
<a name="l02516"></a>02516                         <span class="comment">/* Program the transfer size and packet count</span>
<a name="l02517"></a>02517 <span class="comment">                         *      as follows: xfersize = N * maxpacket +</span>
<a name="l02518"></a>02518 <span class="comment">                         *      short_packet pktcnt = N + (short_packet</span>
<a name="l02519"></a>02519 <span class="comment">                         *      exist ? 1 : 0)  </span>
<a name="l02520"></a>02520 <span class="comment">                         */</span>
<a name="l02521"></a>02521                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count;
<a name="l02522"></a>02522                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> =
<a name="l02523"></a>02523                             (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count - 1 +
<a name="l02524"></a>02524                              <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) / <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02525"></a>02525                 }
<a name="l02526"></a>02526 
<a name="l02527"></a>02527                 <span class="comment">/* Write the DMA register */</span>
<a name="l02528"></a>02528                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02529"></a>02529                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0) {
<a name="l02530"></a>02530                                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>,
<a name="l02531"></a>02531                                                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02532"></a>02532                                 dwc_write_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>),
<a name="l02533"></a>02533                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l02534"></a>02534                         } <span class="keywordflow">else</span> {
<a name="l02535"></a>02535 <span class="preprocessor">#ifdef DWC_UTE_CFI</span>
<a name="l02536"></a>02536 <span class="preprocessor"></span>                                <span class="comment">/* The descriptor chain should be already initialized by now */</span>
<a name="l02537"></a>02537                                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;buff_mode != BM_STANDARD) {
<a name="l02538"></a>02538                                         dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>,
<a name="l02539"></a>02539                                                         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;descs_dma_addr);
<a name="l02540"></a>02540                                 } <span class="keywordflow">else</span> {
<a name="l02541"></a>02541 <span class="preprocessor">#endif</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span>                                <a class="code" href="dwc__otg__cil_8c.html#50a39773d3477ca76a71787e27400d7a">init_dma_desc_chain</a>(core_if, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>);
<a name="l02544"></a>02544                                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>,
<a name="l02545"></a>02545                                                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_desc_addr);
<a name="l02546"></a>02546 <span class="preprocessor">#ifdef DWC_UTE_CFI</span>
<a name="l02547"></a>02547 <span class="preprocessor"></span>                        }
<a name="l02548"></a>02548 <span class="preprocessor">#endif</span>
<a name="l02549"></a>02549 <span class="preprocessor"></span>                        }
<a name="l02550"></a>02550                 } <span class="keywordflow">else</span> {
<a name="l02551"></a>02551                         dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02552"></a>02552                         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;type != <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l02558"></a>02558                                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0) {
<a name="l02559"></a>02559                                         intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#2c395e7bef31a4d9b2d1a3257c601be4">nptxfempty</a> = 1;
<a name="l02560"></a>02560                                         dwc_modify_reg32(&amp;core_if-&gt;
<a name="l02561"></a>02561                                                          core_global_regs-&gt;
<a name="l02562"></a>02562                                                          gintmsk, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>,
<a name="l02563"></a>02563                                                          intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l02564"></a>02564                                 } <span class="keywordflow">else</span> {
<a name="l02565"></a>02565                                         <span class="comment">/* Enable the Tx FIFO Empty Interrupt for this EP */</span>
<a name="l02566"></a>02566                                         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len &gt; 0) {
<a name="l02567"></a>02567                                                 uint32_t fifoemptymsk = 0;
<a name="l02568"></a>02568                                                 fifoemptymsk = 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02569"></a>02569                                                 dwc_modify_reg32(&amp;core_if-&gt;
<a name="l02570"></a>02570                                                                  dev_if-&gt;
<a name="l02571"></a>02571                                                                  dev_global_regs-&gt;
<a name="l02572"></a>02572                                                                  dtknqr4_fifoemptymsk,
<a name="l02573"></a>02573                                                                  0,
<a name="l02574"></a>02574                                                                  fifoemptymsk);
<a name="l02575"></a>02575 
<a name="l02576"></a>02576                                         }
<a name="l02577"></a>02577                                 }
<a name="l02578"></a>02578                         }
<a name="l02579"></a>02579                 }
<a name="l02580"></a>02580 
<a name="l02581"></a>02581                 <span class="comment">/* EP enable, IN data in FIFO */</span>
<a name="l02582"></a>02582                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l02583"></a>02583                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02584"></a>02584                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02585"></a>02585 
<a name="l02586"></a>02586                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> =
<a name="l02587"></a>02587                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l02588"></a>02588                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#3bdea97ec728985cbc4b9305f3ed8e96">nextep</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02589"></a>02589                 dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>,
<a name="l02590"></a>02590                                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02591"></a>02591 
<a name="l02592"></a>02592         } <span class="keywordflow">else</span> {
<a name="l02593"></a>02593                 <span class="comment">/* OUT endpoint */</span>
<a name="l02594"></a>02594                 <a class="code" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *out_regs =
<a name="l02595"></a>02595                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num];
<a name="l02596"></a>02596 
<a name="l02597"></a>02597                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>));
<a name="l02598"></a>02598                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a> = dwc_read_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>));
<a name="l02599"></a>02599 
<a name="l02600"></a>02600                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len += (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer &lt; (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len)) ?
<a name="l02601"></a>02601                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxxfer : (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len);
<a name="l02602"></a>02602 
<a name="l02603"></a>02603                 <span class="comment">/* Program the transfer size and packet count as follows:</span>
<a name="l02604"></a>02604 <span class="comment">                 * </span>
<a name="l02605"></a>02605 <span class="comment">                 *      pktcnt = N                                                                                 </span>
<a name="l02606"></a>02606 <span class="comment">                 *      xfersize = N * maxpacket</span>
<a name="l02607"></a>02607 <span class="comment">                 */</span>
<a name="l02608"></a>02608                 <span class="keywordflow">if</span> ((<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count) == 0) {
<a name="l02609"></a>02609                         <span class="comment">/* Zero Length Packet */</span>
<a name="l02610"></a>02610                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02611"></a>02611                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> = 1;
<a name="l02612"></a>02612                 } <span class="keywordflow">else</span> {
<a name="l02613"></a>02613                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> =
<a name="l02614"></a>02614                             (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count +
<a name="l02615"></a>02615                              (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket - 1)) / <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02616"></a>02616                         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len =
<a name="l02617"></a>02617                             deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket + <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count;
<a name="l02618"></a>02618                         deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count;
<a name="l02619"></a>02619                 }
<a name="l02620"></a>02620 
<a name="l02621"></a>02621                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"ep%d xfersize=%d pktcnt=%d\n"</span>,
<a name="l02622"></a>02622                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num, deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a>, deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a>);
<a name="l02623"></a>02623 
<a name="l02624"></a>02624                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02625"></a>02625                         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l02626"></a>02626                                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>,
<a name="l02627"></a>02627                                                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02628"></a>02628 
<a name="l02629"></a>02629                                 dwc_write_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>),
<a name="l02630"></a>02630                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l02631"></a>02631                         } <span class="keywordflow">else</span> {
<a name="l02632"></a>02632 <span class="preprocessor">#ifdef DWC_UTE_CFI</span>
<a name="l02633"></a>02633 <span class="preprocessor"></span>                                <span class="comment">/* The descriptor chain should be already initialized by now */</span>
<a name="l02634"></a>02634                                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;buff_mode != BM_STANDARD) {
<a name="l02635"></a>02635                                         dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>,
<a name="l02636"></a>02636                                                         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;descs_dma_addr);
<a name="l02637"></a>02637                                 } <span class="keywordflow">else</span> {
<a name="l02638"></a>02638 <span class="preprocessor">#endif</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span>
<a name="l02640"></a>02640                                 <a class="code" href="dwc__otg__cil_8c.html#50a39773d3477ca76a71787e27400d7a">init_dma_desc_chain</a>(core_if, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>);
<a name="l02641"></a>02641 
<a name="l02643"></a>02643                                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>,
<a name="l02644"></a>02644                                                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_desc_addr);
<a name="l02645"></a>02645 <span class="preprocessor">#ifdef DWC_UTE_CFI</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span>                                }
<a name="l02647"></a>02647 <span class="preprocessor">#endif</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span>                        }
<a name="l02649"></a>02649                 } <span class="keywordflow">else</span> {
<a name="l02650"></a>02650                         dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02651"></a>02651                 }
<a name="l02652"></a>02652 
<a name="l02653"></a>02653                 <span class="comment">/* EP enable */</span>
<a name="l02654"></a>02654                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l02655"></a>02655                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02656"></a>02656 
<a name="l02657"></a>02657                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02658"></a>02658 
<a name="l02659"></a>02659                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"DOEPCTL=%08x DOEPTSIZ=%08x\n"</span>,
<a name="l02660"></a>02660                             dwc_read_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>),
<a name="l02661"></a>02661                             dwc_read_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>));
<a name="l02662"></a>02662                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"DAINTMSK=%08x GINTMSK=%08x\n"</span>,
<a name="l02663"></a>02663                             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;
<a name="l02664"></a>02664                                            daintmsk),
<a name="l02665"></a>02665                             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;
<a name="l02666"></a>02666                                            gintmsk));
<a name="l02667"></a>02667         }
<a name="l02668"></a>02668 }
<a name="l02669"></a>02669 
<a name="l02678"></a><a class="code" href="dwc__otg__cil_8h.html#fc1d9180b7d4e894214afddde1f4397e">02678</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#fcc9f9b12c040c3649f0b8273a24ddf7">dwc_otg_ep_start_zl_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02679"></a>02679 {
<a name="l02680"></a>02680 
<a name="l02681"></a>02681         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l02682"></a>02682         <a class="code" href="uniondeptsiz__data.html">deptsiz_data_t</a> deptsiz;
<a name="l02683"></a>02683         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l02684"></a>02684 
<a name="l02685"></a>02685         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a> | <a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>), <span class="stringliteral">"%s()\n"</span>, __func__);
<a name="l02686"></a>02686         DWC_PRINTF(<span class="stringliteral">"zero length transfer is called\n"</span>);
<a name="l02687"></a>02687 
<a name="l02688"></a>02688         <span class="comment">/* IN endpoint */</span>
<a name="l02689"></a>02689         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02690"></a>02690                 <a class="code" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *in_regs =
<a name="l02691"></a>02691                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num];
<a name="l02692"></a>02692 
<a name="l02693"></a>02693                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>));
<a name="l02694"></a>02694                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a> = dwc_read_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>));
<a name="l02695"></a>02695 
<a name="l02696"></a>02696                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = 0;
<a name="l02697"></a>02697                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> = 1;
<a name="l02698"></a>02698 
<a name="l02699"></a>02699                 <span class="comment">/* Write the DMA register */</span>
<a name="l02700"></a>02700                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02701"></a>02701                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0) {
<a name="l02702"></a>02702                                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>,
<a name="l02703"></a>02703                                                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02704"></a>02704                                 dwc_write_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>),
<a name="l02705"></a>02705                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l02706"></a>02706                         }
<a name="l02707"></a>02707                 } <span class="keywordflow">else</span> {
<a name="l02708"></a>02708                         dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02714"></a>02714                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0) {
<a name="l02715"></a>02715                                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#2c395e7bef31a4d9b2d1a3257c601be4">nptxfempty</a> = 1;
<a name="l02716"></a>02716                                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;
<a name="l02717"></a>02717                                                  gintmsk, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>,
<a name="l02718"></a>02718                                                  intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l02719"></a>02719                         } <span class="keywordflow">else</span> {
<a name="l02720"></a>02720                                 <span class="comment">/* Enable the Tx FIFO Empty Interrupt for this EP */</span>
<a name="l02721"></a>02721                                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len &gt; 0) {
<a name="l02722"></a>02722                                         uint32_t fifoemptymsk = 0;
<a name="l02723"></a>02723                                         fifoemptymsk = 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02724"></a>02724                                         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;
<a name="l02725"></a>02725                                                          dev_global_regs-&gt;
<a name="l02726"></a>02726                                                          dtknqr4_fifoemptymsk,
<a name="l02727"></a>02727                                                          0, fifoemptymsk);
<a name="l02728"></a>02728                                 }
<a name="l02729"></a>02729                         }
<a name="l02730"></a>02730                 }
<a name="l02731"></a>02731 
<a name="l02732"></a>02732                 <span class="comment">/* EP enable, IN data in FIFO */</span>
<a name="l02733"></a>02733                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l02734"></a>02734                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02735"></a>02735                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02736"></a>02736 
<a name="l02737"></a>02737                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> =
<a name="l02738"></a>02738                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l02739"></a>02739                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#3bdea97ec728985cbc4b9305f3ed8e96">nextep</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02740"></a>02740                 dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>,
<a name="l02741"></a>02741                                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02742"></a>02742 
<a name="l02743"></a>02743         } <span class="keywordflow">else</span> {
<a name="l02744"></a>02744                 <span class="comment">/* OUT endpoint */</span>
<a name="l02745"></a>02745                 <a class="code" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *out_regs =
<a name="l02746"></a>02746                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num];
<a name="l02747"></a>02747 
<a name="l02748"></a>02748                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>));
<a name="l02749"></a>02749                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a> = dwc_read_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>));
<a name="l02750"></a>02750 
<a name="l02751"></a>02751                 <span class="comment">/* Zero Length Packet */</span>
<a name="l02752"></a>02752                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02753"></a>02753                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> = 1;
<a name="l02754"></a>02754 
<a name="l02755"></a>02755                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02756"></a>02756                         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l02757"></a>02757                                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>,
<a name="l02758"></a>02758                                                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02759"></a>02759 
<a name="l02760"></a>02760                                 dwc_write_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>),
<a name="l02761"></a>02761                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l02762"></a>02762                         }
<a name="l02763"></a>02763                 } <span class="keywordflow">else</span> {
<a name="l02764"></a>02764                         dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l02765"></a>02765                 }
<a name="l02766"></a>02766 
<a name="l02767"></a>02767                 <span class="comment">/* EP enable */</span>
<a name="l02768"></a>02768                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l02769"></a>02769                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02770"></a>02770 
<a name="l02771"></a>02771                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02772"></a>02772 
<a name="l02773"></a>02773         }
<a name="l02774"></a>02774 }
<a name="l02775"></a>02775 
<a name="l02785"></a><a class="code" href="dwc__otg__cil_8h.html#d4a111ecd96bec3afd3b7c0421af9652">02785</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#ee4989b24826b2a6592535282853e556">dwc_otg_ep0_start_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02786"></a>02786 {
<a name="l02787"></a>02787         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l02788"></a>02788         <a class="code" href="uniondeptsiz0__data.html">deptsiz0_data_t</a> deptsiz;
<a name="l02789"></a>02789         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l02790"></a>02790         <a class="code" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *dma_desc;
<a name="l02791"></a>02791 
<a name="l02792"></a>02792         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"ep%d-%s xfer_len=%d xfer_cnt=%d "</span>
<a name="l02793"></a>02793                     <span class="stringliteral">"xfer_buff=%p start_xfer_buff=%p \n"</span>,
<a name="l02794"></a>02794                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num, (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in ? <span class="stringliteral">"IN"</span> : <span class="stringliteral">"OUT"</span>), <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len,
<a name="l02795"></a>02795                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_buff, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;start_xfer_buff);
<a name="l02796"></a>02796 
<a name="l02797"></a>02797         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len;
<a name="l02798"></a>02798 
<a name="l02799"></a>02799         <span class="comment">/* IN endpoint */</span>
<a name="l02800"></a>02800         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02801"></a>02801                 <a class="code" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *in_regs =
<a name="l02802"></a>02802                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0];
<a name="l02803"></a>02803 
<a name="l02804"></a>02804                 <a class="code" href="uniongnptxsts__data.html">gnptxsts_data_t</a> gtxstatus;
<a name="l02805"></a>02805 
<a name="l02806"></a>02806                 gtxstatus.<a class="code" href="uniongnptxsts__data.html#a58b5adbe6bd0344c4f585ef6aba4672">d32</a> =
<a name="l02807"></a>02807                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a>);
<a name="l02808"></a>02808 
<a name="l02809"></a>02809                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0
<a name="l02810"></a>02810                     &amp;&amp; gtxstatus.<a class="code" href="uniongnptxsts__data.html#be1d1adf7b827616ebbbf6bf564c0738">b</a>.<a class="code" href="uniongnptxsts__data.html#634ffd5e84bc422ddef043574d8f0957">nptxqspcavail</a> == 0) {
<a name="l02811"></a>02811 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l02812"></a>02812 <span class="preprocessor"></span>                        deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a> = dwc_read_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>);
<a name="l02813"></a>02813                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"DIEPCTL0=%0x\n"</span>,
<a name="l02814"></a>02814                                     dwc_read_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>));
<a name="l02815"></a>02815                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"DIEPTSIZ0=%0x (sz=%d, pcnt=%d)\n"</span>,
<a name="l02816"></a>02816                                     deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>,
<a name="l02817"></a>02817                                     deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a>);
<a name="l02818"></a>02818                         DWC_PRINTF(<span class="stringliteral">"TX Queue or FIFO Full (0x%0x)\n"</span>,
<a name="l02819"></a>02819                                    gtxstatus.<a class="code" href="uniongnptxsts__data.html#a58b5adbe6bd0344c4f585ef6aba4672">d32</a>);
<a name="l02820"></a>02820 <span class="preprocessor">#endif</span>
<a name="l02821"></a>02821 <span class="preprocessor"></span>                        <span class="keywordflow">return</span>;
<a name="l02822"></a>02822                 }
<a name="l02823"></a>02823 
<a name="l02824"></a>02824                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l02825"></a>02825                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a> = dwc_read_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>);
<a name="l02826"></a>02826 
<a name="l02827"></a>02827                 <span class="comment">/* Zero Length Packet? */</span>
<a name="l02828"></a>02828                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len == 0) {
<a name="l02829"></a>02829                         deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a> = 0;
<a name="l02830"></a>02830                         deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a> = 1;
<a name="l02831"></a>02831                 } <span class="keywordflow">else</span> {
<a name="l02832"></a>02832                         <span class="comment">/* Program the transfer size and packet count</span>
<a name="l02833"></a>02833 <span class="comment">                         *      as follows: xfersize = N * maxpacket +</span>
<a name="l02834"></a>02834 <span class="comment">                         *      short_packet pktcnt = N + (short_packet</span>
<a name="l02835"></a>02835 <span class="comment">                         *      exist ? 1 : 0)  </span>
<a name="l02836"></a>02836 <span class="comment">                         */</span>
<a name="l02837"></a>02837                         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len &gt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) {
<a name="l02838"></a>02838                                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02839"></a>02839                                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02840"></a>02840                         } <span class="keywordflow">else</span> {
<a name="l02841"></a>02841                                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len;
<a name="l02842"></a>02842                         }
<a name="l02843"></a>02843                         deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a> = 1;
<a name="l02844"></a>02844 
<a name="l02845"></a>02845                 }
<a name="l02846"></a>02846                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>,
<a name="l02847"></a>02847                             <span class="stringliteral">"IN len=%d  xfersize=%d pktcnt=%d [%08x]\n"</span>,
<a name="l02848"></a>02848                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a>,
<a name="l02849"></a>02849                             deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l02850"></a>02850 
<a name="l02851"></a>02851                 <span class="comment">/* Write the DMA register */</span>
<a name="l02852"></a>02852                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02853"></a>02853                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0) {
<a name="l02854"></a>02854                                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>,
<a name="l02855"></a>02855                                                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l02856"></a>02856 
<a name="l02857"></a>02857                                 dwc_write_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>),
<a name="l02858"></a>02858                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l02859"></a>02859                         } <span class="keywordflow">else</span> {
<a name="l02860"></a>02860                                 dma_desc = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#99f44e328bbb4401aabd8e2708853238">in_desc_addr</a>;
<a name="l02861"></a>02861 
<a name="l02863"></a>02863                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#e6e96a79797557986256d1a1ff104ca1">BS_HOST_BUSY</a>;
<a name="l02864"></a>02864                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a> = 1;
<a name="l02865"></a>02865                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a> = 1;
<a name="l02866"></a>02866                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a> =
<a name="l02867"></a>02867                                     (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len == <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) ? 0 : 1;
<a name="l02868"></a>02868                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len;
<a name="l02869"></a>02869                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#0454dad420ef536fe5eb7c38ef764430">buf</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr;
<a name="l02870"></a>02870                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#c2cfc53da94087a90d21d3528b005bcf">BS_HOST_READY</a>;
<a name="l02871"></a>02871 
<a name="l02873"></a>02873                                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>,
<a name="l02874"></a>02874                                                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;
<a name="l02875"></a>02875                                                 dma_in_desc_addr);
<a name="l02876"></a>02876                         }
<a name="l02877"></a>02877                 } <span class="keywordflow">else</span> {
<a name="l02878"></a>02878                         dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l02879"></a>02879                 }
<a name="l02880"></a>02880 
<a name="l02881"></a>02881                 <span class="comment">/* EP enable, IN data in FIFO */</span>
<a name="l02882"></a>02882                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l02883"></a>02883                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02884"></a>02884                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02885"></a>02885 
<a name="l02890"></a>02890                 <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02891"></a>02891                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0) {
<a name="l02892"></a>02892                                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#2c395e7bef31a4d9b2d1a3257c601be4">nptxfempty</a> = 1;
<a name="l02893"></a>02893                                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;
<a name="l02894"></a>02894                                                  gintmsk, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>,
<a name="l02895"></a>02895                                                  intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l02896"></a>02896                         } <span class="keywordflow">else</span> {
<a name="l02897"></a>02897                                 <span class="comment">/* Enable the Tx FIFO Empty Interrupt for this EP */</span>
<a name="l02898"></a>02898                                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len &gt; 0) {
<a name="l02899"></a>02899                                         uint32_t fifoemptymsk = 0;
<a name="l02900"></a>02900                                         fifoemptymsk |= 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l02901"></a>02901                                         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;
<a name="l02902"></a>02902                                                          dev_global_regs-&gt;
<a name="l02903"></a>02903                                                          dtknqr4_fifoemptymsk,
<a name="l02904"></a>02904                                                          0, fifoemptymsk);
<a name="l02905"></a>02905                                 }
<a name="l02906"></a>02906                         }
<a name="l02907"></a>02907                 }
<a name="l02908"></a>02908         } <span class="keywordflow">else</span> {
<a name="l02909"></a>02909                 <span class="comment">/* OUT endpoint */</span>
<a name="l02910"></a>02910                 <a class="code" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *out_regs =
<a name="l02911"></a>02911                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[0];
<a name="l02912"></a>02912 
<a name="l02913"></a>02913                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l02914"></a>02914                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a> = dwc_read_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>);
<a name="l02915"></a>02915 
<a name="l02916"></a>02916                 <span class="comment">/* Program the transfer size and packet count as follows:</span>
<a name="l02917"></a>02917 <span class="comment">                 *      xfersize = N * (maxpacket + 4 - (maxpacket % 4))</span>
<a name="l02918"></a>02918 <span class="comment">                 *      pktcnt = N                                                                                      */</span>
<a name="l02919"></a>02919                 <span class="comment">/* Zero Length Packet */</span>
<a name="l02920"></a>02920                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02921"></a>02921                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a> = 1;
<a name="l02922"></a>02922 
<a name="l02923"></a>02923                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"len=%d  xfersize=%d pktcnt=%d\n"</span>,
<a name="l02924"></a>02924                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a>);
<a name="l02925"></a>02925 
<a name="l02926"></a>02926                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l02927"></a>02927                         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l02928"></a>02928                                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>,
<a name="l02929"></a>02929                                                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l02930"></a>02930 
<a name="l02931"></a>02931                                 dwc_write_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>),
<a name="l02932"></a>02932                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l02933"></a>02933                         } <span class="keywordflow">else</span> {
<a name="l02934"></a>02934                                 dma_desc = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#8cc9be8ccaba2ef93b02b34ba7b26bad">out_desc_addr</a>;
<a name="l02935"></a>02935 
<a name="l02937"></a>02937                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#e6e96a79797557986256d1a1ff104ca1">BS_HOST_BUSY</a>;
<a name="l02938"></a>02938                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a> = 1;
<a name="l02939"></a>02939                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a> = 1;
<a name="l02940"></a>02940                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l02941"></a>02941                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#0454dad420ef536fe5eb7c38ef764430">buf</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr;
<a name="l02942"></a>02942                                 dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#c2cfc53da94087a90d21d3528b005bcf">BS_HOST_READY</a>;
<a name="l02943"></a>02943 
<a name="l02945"></a>02945                                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>,
<a name="l02946"></a>02946                                                 core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;
<a name="l02947"></a>02947                                                 dma_out_desc_addr);
<a name="l02948"></a>02948                         }
<a name="l02949"></a>02949                 } <span class="keywordflow">else</span> {
<a name="l02950"></a>02950                         dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l02951"></a>02951                 }
<a name="l02952"></a>02952 
<a name="l02953"></a>02953                 <span class="comment">/* EP enable */</span>
<a name="l02954"></a>02954                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l02955"></a>02955                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l02956"></a>02956                 dwc_write_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>), depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l02957"></a>02957         }
<a name="l02958"></a>02958 }
<a name="l02959"></a>02959 
<a name="l02969"></a><a class="code" href="dwc__otg__cil_8h.html#e52e9ca5ecba4797f51be5e30f1c6fbc">02969</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#d8c1e6f7860c482df84db003b52c369c">dwc_otg_ep0_continue_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l02970"></a>02970 {
<a name="l02971"></a>02971         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l02972"></a>02972         <a class="code" href="uniondeptsiz0__data.html">deptsiz0_data_t</a> deptsiz;
<a name="l02973"></a>02973         <a class="code" href="uniongintmsk__data.html">gintmsk_data_t</a> intr_mask = {.d32 = 0 };
<a name="l02974"></a>02974         <a class="code" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *dma_desc;
<a name="l02975"></a>02975 
<a name="l02976"></a>02976         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l02977"></a>02977                 <a class="code" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *in_regs =
<a name="l02978"></a>02978                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[0];
<a name="l02979"></a>02979                 <a class="code" href="uniongnptxsts__data.html">gnptxsts_data_t</a> tx_status = {.d32 = 0 };
<a name="l02980"></a>02980 
<a name="l02981"></a>02981                 tx_status.<a class="code" href="uniongnptxsts__data.html#a58b5adbe6bd0344c4f585ef6aba4672">d32</a> =
<a name="l02982"></a>02982                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a>);
<a name="l02986"></a>02986                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l02987"></a>02987                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a> = dwc_read_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>);
<a name="l02988"></a>02988 
<a name="l02989"></a>02989                 <span class="comment">/* Program the transfer size and packet count</span>
<a name="l02990"></a>02990 <span class="comment">                 *      as follows: xfersize = N * maxpacket +</span>
<a name="l02991"></a>02991 <span class="comment">                 *      short_packet pktcnt = N + (short_packet</span>
<a name="l02992"></a>02992 <span class="comment">                 *      exist ? 1 : 0)  </span>
<a name="l02993"></a>02993 <span class="comment">                 */</span>
<a name="l02994"></a>02994 
<a name="l02995"></a>02995                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0) {
<a name="l02996"></a>02996                         deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a> =
<a name="l02997"></a>02997                             (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count) &gt;
<a name="l02998"></a>02998                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket ? <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket : (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len -
<a name="l02999"></a>02999                                                              <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count);
<a name="l03000"></a>03000                         deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a> = 1;
<a name="l03001"></a>03001                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a> == 0) {
<a name="l03002"></a>03002                                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len += deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>;
<a name="l03003"></a>03003                         } <span class="keywordflow">else</span> {
<a name="l03004"></a>03004                                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len = deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>;
<a name="l03005"></a>03005                         }
<a name="l03006"></a>03006                         dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l03007"></a>03007                 } <span class="keywordflow">else</span> {
<a name="l03008"></a>03008                         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len =
<a name="l03009"></a>03009                             (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count) &gt;
<a name="l03010"></a>03010                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket ? <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket : (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;total_len -
<a name="l03011"></a>03011                                                              <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count);
<a name="l03012"></a>03012 
<a name="l03013"></a>03013                         dma_desc = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#99f44e328bbb4401aabd8e2708853238">in_desc_addr</a>;
<a name="l03014"></a>03014 
<a name="l03016"></a>03016                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#e6e96a79797557986256d1a1ff104ca1">BS_HOST_BUSY</a>;
<a name="l03017"></a>03017                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a> = 1;
<a name="l03018"></a>03018                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a> = 1;
<a name="l03019"></a>03019                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a> =
<a name="l03020"></a>03020                             (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len == <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) ? 0 : 1;
<a name="l03021"></a>03021                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len;
<a name="l03022"></a>03022                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#0454dad420ef536fe5eb7c38ef764430">buf</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr;
<a name="l03023"></a>03023                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#c2cfc53da94087a90d21d3528b005bcf">BS_HOST_READY</a>;
<a name="l03024"></a>03024 
<a name="l03026"></a>03026                         dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>,
<a name="l03027"></a>03027                                         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#ba2f5eede8b3deaaec8882baeea6a35b">dma_in_desc_addr</a>);
<a name="l03028"></a>03028                 }
<a name="l03029"></a>03029 
<a name="l03030"></a>03030                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>,
<a name="l03031"></a>03031                             <span class="stringliteral">"IN len=%d  xfersize=%d pktcnt=%d [%08x]\n"</span>,
<a name="l03032"></a>03032                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a>,
<a name="l03033"></a>03033                             deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l03034"></a>03034 
<a name="l03035"></a>03035                 <span class="comment">/* Write the DMA register */</span>
<a name="l03036"></a>03036                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e5000f58c6a0f09c75375b4c912af0eb">architecture</a> == <a class="code" href="dwc__otg__regs_8h.html#f91a3e3ec200595566b8df5e40485fda">DWC_INT_DMA_ARCH</a>) {
<a name="l03037"></a>03037                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0)
<a name="l03038"></a>03038                                 dwc_write_reg32(&amp;(in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>),
<a name="l03039"></a>03039                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l03040"></a>03040                 }
<a name="l03041"></a>03041 
<a name="l03042"></a>03042                 <span class="comment">/* EP enable, IN data in FIFO */</span>
<a name="l03043"></a>03043                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l03044"></a>03044                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l03045"></a>03045                 dwc_write_reg32(&amp;in_regs-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l03046"></a>03046 
<a name="l03051"></a>03051                 <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l03052"></a>03052                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a> == 0) {
<a name="l03053"></a>03053                                 <span class="comment">/* First clear it from GINTSTS */</span>
<a name="l03054"></a>03054                                 intr_mask.<a class="code" href="uniongintmsk__data.html#6f9ac3edb378165675a3203f555aa8d6">b</a>.<a class="code" href="uniongintmsk__data.html#2c395e7bef31a4d9b2d1a3257c601be4">nptxfempty</a> = 1;
<a name="l03055"></a>03055                                 dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;
<a name="l03056"></a>03056                                                  gintmsk, intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>,
<a name="l03057"></a>03057                                                  intr_mask.<a class="code" href="uniongintmsk__data.html#9c007bd53320f30b3cb06eb56b96673d">d32</a>);
<a name="l03058"></a>03058 
<a name="l03059"></a>03059                         } <span class="keywordflow">else</span> {
<a name="l03060"></a>03060                                 <span class="comment">/* Enable the Tx FIFO Empty Interrupt for this EP */</span>
<a name="l03061"></a>03061                                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len &gt; 0) {
<a name="l03062"></a>03062                                         uint32_t fifoemptymsk = 0;
<a name="l03063"></a>03063                                         fifoemptymsk |= 1 &lt;&lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num;
<a name="l03064"></a>03064                                         dwc_modify_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;
<a name="l03065"></a>03065                                                          dev_global_regs-&gt;
<a name="l03066"></a>03066                                                          dtknqr4_fifoemptymsk,
<a name="l03067"></a>03067                                                          0, fifoemptymsk);
<a name="l03068"></a>03068                                 }
<a name="l03069"></a>03069                         }
<a name="l03070"></a>03070                 }
<a name="l03071"></a>03071         } <span class="keywordflow">else</span> {
<a name="l03072"></a>03072                 <a class="code" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *out_regs =
<a name="l03073"></a>03073                     core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[0];
<a name="l03074"></a>03074 
<a name="l03075"></a>03075                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l03076"></a>03076                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a> = dwc_read_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>);
<a name="l03077"></a>03077 
<a name="l03078"></a>03078                 <span class="comment">/* Program the transfer size and packet count</span>
<a name="l03079"></a>03079 <span class="comment">                 *      as follows: xfersize = N * maxpacket +</span>
<a name="l03080"></a>03080 <span class="comment">                 *      short_packet pktcnt = N + (short_packet</span>
<a name="l03081"></a>03081 <span class="comment">                 *      exist ? 1 : 0)  </span>
<a name="l03082"></a>03082 <span class="comment">                 */</span>
<a name="l03083"></a>03083                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03084"></a>03084                 deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a> = 1;
<a name="l03085"></a>03085 
<a name="l03086"></a>03086                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0) {
<a name="l03087"></a>03087                         dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l03088"></a>03088                 } <span class="keywordflow">else</span> {
<a name="l03089"></a>03089                         dma_desc = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#8cc9be8ccaba2ef93b02b34ba7b26bad">out_desc_addr</a>;
<a name="l03090"></a>03090 
<a name="l03092"></a>03092                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#e6e96a79797557986256d1a1ff104ca1">BS_HOST_BUSY</a>;
<a name="l03093"></a>03093                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a> = 1;
<a name="l03094"></a>03094                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a> = 1;
<a name="l03095"></a>03095                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03096"></a>03096                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#0454dad420ef536fe5eb7c38ef764430">buf</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr;
<a name="l03097"></a>03097                         dma_desc-&gt;<a class="code" href="structdwc__otg__dev__dma__desc.html#ab81bc9b2bca330e2dda8941b17c85ba">status</a>.<a class="code" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a>.<a class="code" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a> = <a class="code" href="dwc__otg__regs_8h.html#c2cfc53da94087a90d21d3528b005bcf">BS_HOST_READY</a>;
<a name="l03098"></a>03098 
<a name="l03100"></a>03100                         dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>,
<a name="l03101"></a>03101                                         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#3829a415bbaf0f5c3e29b1a9f3cf546b">dma_out_desc_addr</a>);
<a name="l03102"></a>03102                 }
<a name="l03103"></a>03103 
<a name="l03104"></a>03104                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>,
<a name="l03105"></a>03105                             <span class="stringliteral">"IN len=%d  xfersize=%d pktcnt=%d [%08x]\n"</span>,
<a name="l03106"></a>03106                             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#1792e672dde70ead19bd0f5e7642af03">xfersize</a>, deptsiz.<a class="code" href="uniondeptsiz0__data.html#8e50594573fd774fc3e27404d8b1f59c">b</a>.<a class="code" href="uniondeptsiz0__data.html#debb8f273e4480cde57bef7677697bd0">pktcnt</a>,
<a name="l03107"></a>03107                             deptsiz.<a class="code" href="uniondeptsiz0__data.html#a06fa9b1dcaee47fba9cf869027ed6f1">d32</a>);
<a name="l03108"></a>03108 
<a name="l03109"></a>03109                 <span class="comment">/* Write the DMA register */</span>
<a name="l03110"></a>03110                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e5000f58c6a0f09c75375b4c912af0eb">architecture</a> == <a class="code" href="dwc__otg__regs_8h.html#f91a3e3ec200595566b8df5e40485fda">DWC_INT_DMA_ARCH</a>) {
<a name="l03111"></a>03111                         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a> == 0)
<a name="l03112"></a>03112                                 dwc_write_reg32(&amp;(out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>),
<a name="l03113"></a>03113                                                 (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l03114"></a>03114                 }
<a name="l03115"></a>03115 
<a name="l03116"></a>03116                 <span class="comment">/* EP enable, IN data in FIFO */</span>
<a name="l03117"></a>03117                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l03118"></a>03118                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l03119"></a>03119                 dwc_write_reg32(&amp;out_regs-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l03120"></a>03120 
<a name="l03121"></a>03121         }
<a name="l03122"></a>03122 }
<a name="l03123"></a>03123 
<a name="l03124"></a>03124 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l03125"></a>03125 <span class="preprocessor"></span><span class="keywordtype">void</span> <a class="code" href="dwc__otg__cfi_8h.html#8d8df6d136115ec977eb6bf20148547a">dump_msg</a>(<span class="keyword">const</span> u8 * buf, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> length)
<a name="l03126"></a>03126 {
<a name="l03127"></a>03127         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> start, num, i;
<a name="l03128"></a>03128         <span class="keywordtype">char</span> line[52], *p;
<a name="l03129"></a>03129 
<a name="l03130"></a>03130         <span class="keywordflow">if</span> (length &gt;= 512)
<a name="l03131"></a>03131                 <span class="keywordflow">return</span>;
<a name="l03132"></a>03132         start = 0;
<a name="l03133"></a>03133         <span class="keywordflow">while</span> (length &gt; 0) {
<a name="l03134"></a>03134                 num = length &lt; 16u ? length : 16u;
<a name="l03135"></a>03135                 p = line;
<a name="l03136"></a>03136                 <span class="keywordflow">for</span> (i = 0; i &lt; num; ++i) {
<a name="l03137"></a>03137                         <span class="keywordflow">if</span> (i == 8)
<a name="l03138"></a>03138                                 *p++ = <span class="charliteral">' '</span>;
<a name="l03139"></a>03139                         DWC_SPRINTF(p, <span class="stringliteral">" %02x"</span>, buf[i]);
<a name="l03140"></a>03140                         p += 3;
<a name="l03141"></a>03141                 }
<a name="l03142"></a>03142                 *p = 0;
<a name="l03143"></a>03143                 DWC_PRINTF(<span class="stringliteral">"%6x: %s\n"</span>, start, line);
<a name="l03144"></a>03144                 buf += num;
<a name="l03145"></a>03145                 start += num;
<a name="l03146"></a>03146                 length -= num;
<a name="l03147"></a>03147         }
<a name="l03148"></a>03148 }
<a name="l03149"></a>03149 <span class="preprocessor">#else</span>
<a name="l03150"></a><a class="code" href="dwc__otg__cil_8c.html#8d8df6d136115ec977eb6bf20148547a">03150</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cfi_8h.html#8d8df6d136115ec977eb6bf20148547a">dump_msg</a>(<span class="keyword">const</span> u8 * buf, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> length)
<a name="l03151"></a>03151 {
<a name="l03152"></a>03152 }
<a name="l03153"></a>03153 <span class="preprocessor">#endif</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span>
<a name="l03165"></a><a class="code" href="dwc__otg__cil_8h.html#42cba51a650375f6a18f4136cb4dba92">03165</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#97a11808b8b12a365a91f02b6d686d0c">dwc_otg_ep_write_packet</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>,
<a name="l03166"></a>03166                              <span class="keywordtype">int</span> dma)
<a name="l03167"></a>03167 {
<a name="l03183"></a>03183         uint32_t i;
<a name="l03184"></a>03184         uint32_t byte_count;
<a name="l03185"></a>03185         uint32_t dword_count;
<a name="l03186"></a>03186         uint32_t *fifo;
<a name="l03187"></a>03187         uint32_t *data_buff = (uint32_t *) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_buff;
<a name="l03188"></a>03188 
<a name="l03189"></a>03189         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a> | <a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>), <span class="stringliteral">"%s(%p,%p)\n"</span>, __func__, core_if,
<a name="l03190"></a>03190                     <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>);
<a name="l03191"></a>03191         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count &gt;= <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len) {
<a name="l03192"></a>03192                 DWC_WARN(<span class="stringliteral">"%s() No data for EP%d!!!\n"</span>, __func__, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num);
<a name="l03193"></a>03193                 <span class="keywordflow">return</span>;
<a name="l03194"></a>03194         }
<a name="l03195"></a>03195 
<a name="l03196"></a>03196         <span class="comment">/* Find the byte length of the packet either short packet or MPS */</span>
<a name="l03197"></a>03197         <span class="keywordflow">if</span> ((<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count) &lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) {
<a name="l03198"></a>03198                 byte_count = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count;
<a name="l03199"></a>03199         } <span class="keywordflow">else</span> {
<a name="l03200"></a>03200                 byte_count = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03201"></a>03201         }
<a name="l03202"></a>03202 
<a name="l03203"></a>03203         <span class="comment">/* Find the DWORD length, padded by extra bytes as neccessary if MPS</span>
<a name="l03204"></a>03204 <span class="comment">         * is not a multiple of DWORD */</span>
<a name="l03205"></a>03205         dword_count = (byte_count + 3) / 4;
<a name="l03206"></a>03206 
<a name="l03207"></a>03207 <span class="preprocessor">#ifdef VERBOSE</span>
<a name="l03208"></a>03208 <span class="preprocessor"></span>        <a class="code" href="dwc__otg__cfi_8h.html#8d8df6d136115ec977eb6bf20148547a">dump_msg</a>(<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_buff, byte_count);
<a name="l03209"></a>03209 <span class="preprocessor">#endif</span>
<a name="l03210"></a>03210 <span class="preprocessor"></span>
<a name="l03214"></a>03214         fifo = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num];
<a name="l03215"></a>03215 
<a name="l03216"></a>03216         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a> | <a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>), <span class="stringliteral">"fifo=%p buff=%p *p=%08x bc=%d\n"</span>,
<a name="l03217"></a>03217                     fifo, data_buff, *data_buff, byte_count);
<a name="l03218"></a>03218 
<a name="l03219"></a>03219         <span class="keywordflow">if</span> (!dma) {
<a name="l03220"></a>03220                 <span class="keywordflow">for</span> (i = 0; i &lt; dword_count; i++, data_buff++) {
<a name="l03221"></a>03221                         dwc_write_reg32(fifo, *data_buff);
<a name="l03222"></a>03222                 }
<a name="l03223"></a>03223         }
<a name="l03224"></a>03224 
<a name="l03225"></a>03225         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count += byte_count;
<a name="l03226"></a>03226         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_buff += byte_count;
<a name="l03227"></a>03227         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr += byte_count;
<a name="l03228"></a>03228 }
<a name="l03229"></a>03229 
<a name="l03236"></a><a class="code" href="dwc__otg__cil_8h.html#e1490c2dd3586403cf3fe12c716b41b2">03236</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#5edca13178261136209ed51360c850b4">dwc_otg_ep_set_stall</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l03237"></a>03237 {
<a name="l03238"></a>03238         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l03239"></a>03239         <span class="keyword">volatile</span> uint32_t *depctl_addr;
<a name="l03240"></a>03240 
<a name="l03241"></a>03241         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"%s ep%d-%s\n"</span>, __func__, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num,
<a name="l03242"></a>03242                     (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in ? <span class="stringliteral">"IN"</span> : <span class="stringliteral">"OUT"</span>));
<a name="l03243"></a>03243 
<a name="l03244"></a>03244         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l03245"></a>03245                 depctl_addr = &amp;(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l03246"></a>03246                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(depctl_addr);
<a name="l03247"></a>03247 
<a name="l03248"></a>03248                 <span class="comment">/* set the disable and stall bits */</span>
<a name="l03249"></a>03249                 <span class="keywordflow">if</span> (depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a>) {
<a name="l03250"></a>03250                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#4d76ba4ebd506d3175ec5cdc0d811654">epdis</a> = 1;
<a name="l03251"></a>03251                 }
<a name="l03252"></a>03252                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#f7ad1bcf91d28b8a4aa8d3a343dd83e4">stall</a> = 1;
<a name="l03253"></a>03253                 dwc_write_reg32(depctl_addr, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l03254"></a>03254         } <span class="keywordflow">else</span> {
<a name="l03255"></a>03255                 depctl_addr = &amp;(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l03256"></a>03256                 depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(depctl_addr);
<a name="l03257"></a>03257 
<a name="l03258"></a>03258                 <span class="comment">/* set the stall bit */</span>
<a name="l03259"></a>03259                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#f7ad1bcf91d28b8a4aa8d3a343dd83e4">stall</a> = 1;
<a name="l03260"></a>03260                 dwc_write_reg32(depctl_addr, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l03261"></a>03261         }
<a name="l03262"></a>03262 
<a name="l03263"></a>03263         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"DEPCTL=%0x\n"</span>, dwc_read_reg32(depctl_addr));
<a name="l03264"></a>03264 
<a name="l03265"></a>03265         <span class="keywordflow">return</span>;
<a name="l03266"></a>03266 }
<a name="l03267"></a>03267 
<a name="l03274"></a><a class="code" href="dwc__otg__cil_8h.html#45d65850c250067079f80c3ba87ef077">03274</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#a5f77318fb1c589406927a606844007f">dwc_otg_ep_clear_stall</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l03275"></a>03275 {
<a name="l03276"></a>03276         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl;
<a name="l03277"></a>03277         <span class="keyword">volatile</span> uint32_t *depctl_addr;
<a name="l03278"></a>03278 
<a name="l03279"></a>03279         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"%s ep%d-%s\n"</span>, __func__, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num,
<a name="l03280"></a>03280                     (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in ? <span class="stringliteral">"IN"</span> : <span class="stringliteral">"OUT"</span>));
<a name="l03281"></a>03281 
<a name="l03282"></a>03282         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in == 1) {
<a name="l03283"></a>03283                 depctl_addr = &amp;(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>);
<a name="l03284"></a>03284         } <span class="keywordflow">else</span> {
<a name="l03285"></a>03285                 depctl_addr = &amp;(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>);
<a name="l03286"></a>03286         }
<a name="l03287"></a>03287 
<a name="l03288"></a>03288         depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(depctl_addr);
<a name="l03289"></a>03289 
<a name="l03290"></a>03290         <span class="comment">/* clear the stall bits */</span>
<a name="l03291"></a>03291         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#f7ad1bcf91d28b8a4aa8d3a343dd83e4">stall</a> = 0;
<a name="l03292"></a>03292 
<a name="l03293"></a>03293         <span class="comment">/* </span>
<a name="l03294"></a>03294 <span class="comment">         * USB Spec 9.4.5: For endpoints using data toggle, regardless</span>
<a name="l03295"></a>03295 <span class="comment">         * of whether an endpoint has the Halt feature set, a</span>
<a name="l03296"></a>03296 <span class="comment">         * ClearFeature(ENDPOINT_HALT) request always results in the</span>
<a name="l03297"></a>03297 <span class="comment">         * data toggle being reinitialized to DATA0.</span>
<a name="l03298"></a>03298 <span class="comment">         */</span>
<a name="l03299"></a>03299         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;type == <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a> ||
<a name="l03300"></a>03300             <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;type == <a class="code" href="dwc__otg__cil_8h.html#9b079858cda0b917316ad9161b3881e0">DWC_OTG_EP_TYPE_BULK</a>) {
<a name="l03301"></a>03301                 depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">setd0pid</a> = 1;  <span class="comment">/* DATA0 */</span>
<a name="l03302"></a>03302         }
<a name="l03303"></a>03303 
<a name="l03304"></a>03304         dwc_write_reg32(depctl_addr, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l03305"></a>03305         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#b39e7fe4805812e8f65962134b45f48a">DBG_PCD</a>, <span class="stringliteral">"DEPCTL=%0x\n"</span>, dwc_read_reg32(depctl_addr));
<a name="l03306"></a>03306         <span class="keywordflow">return</span>;
<a name="l03307"></a>03307 }
<a name="l03308"></a>03308 
<a name="l03317"></a><a class="code" href="dwc__otg__cil_8h.html#68f59dd23ccfffa9aa1dc590e99b7668">03317</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#68f59dd23ccfffa9aa1dc590e99b7668">dwc_otg_read_packet</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l03318"></a>03318                          uint8_t * dest, uint16_t bytes)
<a name="l03319"></a>03319 {
<a name="l03320"></a>03320         <span class="keywordtype">int</span> i;
<a name="l03321"></a>03321         <span class="keywordtype">int</span> word_count = (bytes + 3) / 4;
<a name="l03322"></a>03322 
<a name="l03323"></a>03323         <span class="keyword">volatile</span> uint32_t *fifo = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a>[0];
<a name="l03324"></a>03324         uint32_t *data_buff = (uint32_t *) dest;
<a name="l03325"></a>03325 
<a name="l03332"></a>03332         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a> | <a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>), <span class="stringliteral">"%s(%p,%p,%d)\n"</span>, __func__,
<a name="l03333"></a>03333                     core_if, dest, bytes);
<a name="l03334"></a>03334 
<a name="l03335"></a>03335         <span class="keywordflow">for</span> (i = 0; i &lt; word_count; i++, data_buff++) {
<a name="l03336"></a>03336                 *data_buff = dwc_read_reg32(fifo);
<a name="l03337"></a>03337         }
<a name="l03338"></a>03338 
<a name="l03339"></a>03339         <span class="keywordflow">return</span>;
<a name="l03340"></a>03340 }
<a name="l03341"></a>03341 
<a name="l03347"></a><a class="code" href="dwc__otg__core__if_8h.html#f4a8cc5126f81ceb361294c7734737aa">03347</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#ea3bce6af9d0bd9b2fb6de94f1c7a133">dwc_otg_dump_dev_registers</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03348"></a>03348 {
<a name="l03349"></a>03349         <span class="keywordtype">int</span> i;
<a name="l03350"></a>03350         <span class="keyword">volatile</span> uint32_t *addr;
<a name="l03351"></a>03351 
<a name="l03352"></a>03352         DWC_PRINTF(<span class="stringliteral">"Device Global Registers\n"</span>);
<a name="l03353"></a>03353         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>;
<a name="l03354"></a>03354         DWC_PRINTF(<span class="stringliteral">"DCFG                 @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03355"></a>03355                    dwc_read_reg32(addr));
<a name="l03356"></a>03356         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dctl</a>;
<a name="l03357"></a>03357         DWC_PRINTF(<span class="stringliteral">"DCTL                 @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03358"></a>03358                    dwc_read_reg32(addr));
<a name="l03359"></a>03359         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dsts</a>;
<a name="l03360"></a>03360         DWC_PRINTF(<span class="stringliteral">"DSTS                 @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03361"></a>03361                    dwc_read_reg32(addr));
<a name="l03362"></a>03362         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#02e44cb182548d78c5b7d27929ca5f11">diepmsk</a>;
<a name="l03363"></a>03363         DWC_PRINTF(<span class="stringliteral">"DIEPMSK      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03364"></a>03364                    dwc_read_reg32(addr));
<a name="l03365"></a>03365         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#d6947be9d84a1d87156f81a10ebb036b">doepmsk</a>;
<a name="l03366"></a>03366         DWC_PRINTF(<span class="stringliteral">"DOEPMSK      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03367"></a>03367                    dwc_read_reg32(addr));
<a name="l03368"></a>03368         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#2e25df2fbec9d398742709524056cbd5">daint</a>;
<a name="l03369"></a>03369         DWC_PRINTF(<span class="stringliteral">"DAINT        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03370"></a>03370                    dwc_read_reg32(addr));
<a name="l03371"></a>03371         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#5def6c3850c041928b9a662422ee0679">daintmsk</a>;
<a name="l03372"></a>03372         DWC_PRINTF(<span class="stringliteral">"DAINTMSK     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03373"></a>03373                    dwc_read_reg32(addr));
<a name="l03374"></a>03374         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#b130a76736e0e81d5a020651109352de">dtknqr1</a>;
<a name="l03375"></a>03375         DWC_PRINTF(<span class="stringliteral">"DTKNQR1      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03376"></a>03376                    dwc_read_reg32(addr));
<a name="l03377"></a>03377         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#ba242467585b60b4d3db9882e0f39b3f">dev_token_q_depth</a> &gt; 6) {
<a name="l03378"></a>03378                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#27968db886161264e7820bcf4a746e5d">dtknqr2</a>;
<a name="l03379"></a>03379                 DWC_PRINTF(<span class="stringliteral">"DTKNQR2      @0x%08X : 0x%08X\n"</span>,
<a name="l03380"></a>03380                            (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03381"></a>03381         }
<a name="l03382"></a>03382 
<a name="l03383"></a>03383         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#95088e182c3ff164d1b331bb196eb95d">dvbusdis</a>;
<a name="l03384"></a>03384         DWC_PRINTF(<span class="stringliteral">"DVBUSID      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03385"></a>03385                    dwc_read_reg32(addr));
<a name="l03386"></a>03386 
<a name="l03387"></a>03387         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#8747dbe01b5a4cbd2c980bf39fdb4737">dvbuspulse</a>;
<a name="l03388"></a>03388         DWC_PRINTF(<span class="stringliteral">"DVBUSPULSE  @0x%08X : 0x%08X\n"</span>,
<a name="l03389"></a>03389                    (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03390"></a>03390 
<a name="l03391"></a>03391                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c263c55a0bb752f8939731aa2f8f6cb8">dtknqr3_dthrctl</a>;
<a name="l03392"></a>03392                 DWC_PRINTF(<span class="stringliteral">"DTKNQR3_DTHRCTL      @0x%08X : 0x%08X\n"</span>,
<a name="l03393"></a>03393                            (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03394"></a>03394 
<a name="l03395"></a>03395         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#ba242467585b60b4d3db9882e0f39b3f">dev_token_q_depth</a> &gt; 22) {
<a name="l03396"></a>03396                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#fbc2b776c2150842813e4681dd43bedc">dtknqr4_fifoemptymsk</a>;
<a name="l03397"></a>03397                 DWC_PRINTF(<span class="stringliteral">"DTKNQR4      @0x%08X : 0x%08X\n"</span>,
<a name="l03398"></a>03398                            (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03399"></a>03399         }
<a name="l03400"></a>03400 
<a name="l03401"></a>03401         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#fbc2b776c2150842813e4681dd43bedc">dtknqr4_fifoemptymsk</a>;
<a name="l03402"></a>03402         DWC_PRINTF(<span class="stringliteral">"FIFOEMPMSK   @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03403"></a>03403                    dwc_read_reg32(addr));
<a name="l03404"></a>03404 
<a name="l03405"></a>03405         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#4795bc8eab569241a3f8e6aad5d99ac7">deachint</a>;
<a name="l03406"></a>03406         DWC_PRINTF(<span class="stringliteral">"DEACHINT     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03407"></a>03407                    dwc_read_reg32(addr));
<a name="l03408"></a>03408         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#e64a153683f0e0cda14b56a163651825">deachintmsk</a>;
<a name="l03409"></a>03409         DWC_PRINTF(<span class="stringliteral">"DEACHINTMSK  @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03410"></a>03410                    dwc_read_reg32(addr));
<a name="l03411"></a>03411 
<a name="l03412"></a>03412         <span class="keywordflow">for</span> (i = 0; i &lt;= core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#4fae9bc1293bf2e58966c38fa5b98822">num_in_eps</a>; i++) {
<a name="l03413"></a>03413                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#aaf2a5c6be4130d558c291f6aaeeca4f">diepeachintmsk</a>[i];
<a name="l03414"></a>03414                 DWC_PRINTF(<span class="stringliteral">"DIEPEACHINTMSK[%d]   @0x%08X : 0x%08X\n"</span>, i,
<a name="l03415"></a>03415                            (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03416"></a>03416         }
<a name="l03417"></a>03417 
<a name="l03418"></a>03418         <span class="keywordflow">for</span> (i = 0; i &lt;= core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#2f0e01cdc605623f591963fc83c8dc73">num_out_eps</a>; i++) {
<a name="l03419"></a>03419                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#304e089ed2d36d9076228b8d7e1cc515">doepeachintmsk</a>[i];
<a name="l03420"></a>03420                 DWC_PRINTF(<span class="stringliteral">"DOEPEACHINTMSK[%d]   @0x%08X : 0x%08X\n"</span>, i,
<a name="l03421"></a>03421                            (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03422"></a>03422         }
<a name="l03423"></a>03423 
<a name="l03424"></a>03424         <span class="keywordflow">for</span> (i = 0; i &lt;= core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#4fae9bc1293bf2e58966c38fa5b98822">num_in_eps</a>; i++) {
<a name="l03425"></a>03425                 DWC_PRINTF(<span class="stringliteral">"Device IN EP %d Registers\n"</span>, i);
<a name="l03426"></a>03426                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>;
<a name="l03427"></a>03427                 DWC_PRINTF(<span class="stringliteral">"DIEPCTL      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03428"></a>03428                            dwc_read_reg32(addr));
<a name="l03429"></a>03429                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#4d6d6309ef5e09ad9048655ced6a2769">diepint</a>;
<a name="l03430"></a>03430                 DWC_PRINTF(<span class="stringliteral">"DIEPINT      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03431"></a>03431                            dwc_read_reg32(addr));
<a name="l03432"></a>03432                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#88f637b5a4e8a0c6bc87d157072255dd">dieptsiz</a>;
<a name="l03433"></a>03433                 DWC_PRINTF(<span class="stringliteral">"DIETSIZ      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03434"></a>03434                            dwc_read_reg32(addr));
<a name="l03435"></a>03435                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#5f013840a15e0a310b8722646880a420">diepdma</a>;
<a name="l03436"></a>03436                 DWC_PRINTF(<span class="stringliteral">"DIEPDMA      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03437"></a>03437                            dwc_read_reg32(addr));
<a name="l03438"></a>03438                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#90db7d3ed2dd087e0a55a1465deb21c9">dtxfsts</a>;
<a name="l03439"></a>03439                 DWC_PRINTF(<span class="stringliteral">"DTXFSTS      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03440"></a>03440                            dwc_read_reg32(addr));
<a name="l03441"></a>03441                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#aa24ec8b19877c7f2f20802afc6f9cef">diepdmab</a>;
<a name="l03442"></a>03442                 DWC_PRINTF(<span class="stringliteral">"DIEPDMAB     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03443"></a>03443                            0 <span class="comment">/*dwc_read_reg32(addr) */</span> );
<a name="l03444"></a>03444         }
<a name="l03445"></a>03445 
<a name="l03446"></a>03446         <span class="keywordflow">for</span> (i = 0; i &lt;= core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#2f0e01cdc605623f591963fc83c8dc73">num_out_eps</a>; i++) {
<a name="l03447"></a>03447                 DWC_PRINTF(<span class="stringliteral">"Device OUT EP %d Registers\n"</span>, i);
<a name="l03448"></a>03448                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>;
<a name="l03449"></a>03449                 DWC_PRINTF(<span class="stringliteral">"DOEPCTL      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03450"></a>03450                            dwc_read_reg32(addr));
<a name="l03451"></a>03451                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#f23e8e9750d99b1c4b5ac0c674e8733e">doepfn</a>;
<a name="l03452"></a>03452                 DWC_PRINTF(<span class="stringliteral">"DOEPFN       @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03453"></a>03453                            dwc_read_reg32(addr));
<a name="l03454"></a>03454                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#81d837c801dcfa30f17b567419a86f62">doepint</a>;
<a name="l03455"></a>03455                 DWC_PRINTF(<span class="stringliteral">"DOEPINT      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03456"></a>03456                            dwc_read_reg32(addr));
<a name="l03457"></a>03457                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#e756ec48787099f0a4e2ce353fce4f91">doeptsiz</a>;
<a name="l03458"></a>03458                 DWC_PRINTF(<span class="stringliteral">"DOETSIZ      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03459"></a>03459                            dwc_read_reg32(addr));
<a name="l03460"></a>03460                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#006071bf54bfa1c1f5e25cf4c9f65cb1">doepdma</a>;
<a name="l03461"></a>03461                 DWC_PRINTF(<span class="stringliteral">"DOEPDMA      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03462"></a>03462                            dwc_read_reg32(addr));
<a name="l03463"></a>03463                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {      <span class="comment">/* Don't access this register in SLAVE mode */</span>
<a name="l03464"></a>03464                         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#baff3c1aea7aed57a42fa0015f15e0fa">doepdmab</a>;
<a name="l03465"></a>03465                         DWC_PRINTF(<span class="stringliteral">"DOEPDMAB     @0x%08X : 0x%08X\n"</span>,
<a name="l03466"></a>03466                                    (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03467"></a>03467                 }
<a name="l03468"></a>03468 
<a name="l03469"></a>03469         }
<a name="l03470"></a>03470 }
<a name="l03471"></a>03471 
<a name="l03477"></a><a class="code" href="dwc__otg__core__if_8h.html#5b28e869ddc5a4c44d8669b6423b414e">03477</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#393e65ddcbaed38935ea06fb7451167b">dwc_otg_dump_spram</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03478"></a>03478 {
<a name="l03479"></a>03479         <span class="keyword">volatile</span> uint8_t *addr, *start_addr, *end_addr;
<a name="l03480"></a>03480 
<a name="l03481"></a>03481         DWC_PRINTF(<span class="stringliteral">"SPRAM Data:\n"</span>);
<a name="l03482"></a>03482         start_addr = (<span class="keywordtype">void</span> *)core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l03483"></a>03483         DWC_PRINTF(<span class="stringliteral">"Base Address: 0x%8X\n"</span>, (uint32_t) start_addr);
<a name="l03484"></a>03484         start_addr += 0x00028000;
<a name="l03485"></a>03485         end_addr = (<span class="keywordtype">void</span> *)core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l03486"></a>03486         end_addr += 0x000280e0;
<a name="l03487"></a>03487 
<a name="l03488"></a>03488         for (addr = start_addr; addr &lt; end_addr; addr += 16) {
<a name="l03489"></a>03489                 DWC_PRINTF
<a name="l03490"></a>03490                     (<span class="stringliteral">"0x%8X:\t%2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X\n"</span>,
<a name="l03491"></a>03491                      (uint32_t) addr, addr[0], addr[1], addr[2], addr[3],
<a name="l03492"></a>03492                      addr[4], addr[5], addr[6], addr[7], addr[8], addr[9],
<a name="l03493"></a>03493                      addr[10], addr[11], addr[12], addr[13], addr[14], addr[15]
<a name="l03494"></a>03494                     );
<a name="l03495"></a>03495         }
<a name="l03496"></a>03496 
<a name="l03497"></a>03497         <span class="keywordflow">return</span>;
<a name="l03498"></a>03498 }
<a name="l03499"></a>03499 
<a name="l03505"></a><a class="code" href="dwc__otg__core__if_8h.html#a4c7a094e7c6eb2d28103e787ff09934">03505</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#e85d3d04799b17226fcb00ea2074ca63">dwc_otg_dump_host_registers</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03506"></a>03506 {
<a name="l03507"></a>03507         <span class="keywordtype">int</span> i;
<a name="l03508"></a>03508         <span class="keyword">volatile</span> uint32_t *addr;
<a name="l03509"></a>03509 
<a name="l03510"></a>03510         DWC_PRINTF(<span class="stringliteral">"Host Global Registers\n"</span>);
<a name="l03511"></a>03511         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>;
<a name="l03512"></a>03512         DWC_PRINTF(<span class="stringliteral">"HCFG                 @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03513"></a>03513                    dwc_read_reg32(addr));
<a name="l03514"></a>03514         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#d5ad893315e7b0dde27a3c5867dc56d0">hfir</a>;
<a name="l03515"></a>03515         DWC_PRINTF(<span class="stringliteral">"HFIR                 @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03516"></a>03516                    dwc_read_reg32(addr));
<a name="l03517"></a>03517         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#cebb0d86d0776473ef30eeac61e8692c">hfnum</a>;
<a name="l03518"></a>03518         DWC_PRINTF(<span class="stringliteral">"HFNUM        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03519"></a>03519                    dwc_read_reg32(addr));
<a name="l03520"></a>03520         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#bf1a1528a2e479d86318d49ecd52ee40">hptxsts</a>;
<a name="l03521"></a>03521         DWC_PRINTF(<span class="stringliteral">"HPTXSTS      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03522"></a>03522                    dwc_read_reg32(addr));
<a name="l03523"></a>03523         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#7c41808b0a69ed7d2125eb3afbbf6c14">haint</a>;
<a name="l03524"></a>03524         DWC_PRINTF(<span class="stringliteral">"HAINT        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03525"></a>03525                    dwc_read_reg32(addr));
<a name="l03526"></a>03526         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#317f5059d4c2dc91da041f5c0a4819fc">haintmsk</a>;
<a name="l03527"></a>03527         DWC_PRINTF(<span class="stringliteral">"HAINTMSK     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03528"></a>03528                    dwc_read_reg32(addr));
<a name="l03529"></a>03529         <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l03530"></a>03530                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#9a6af0a2c19d7b6228c7a40c9078907b">hflbaddr</a>;
<a name="l03531"></a>03531                 DWC_PRINTF(<span class="stringliteral">"HFLBADDR     @0x%08X : 0x%08X\n"</span>,(uint32_t) addr,
<a name="l03532"></a>03532                            dwc_read_reg32(addr));
<a name="l03533"></a>03533         }
<a name="l03534"></a>03534         
<a name="l03535"></a>03535         addr = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>;
<a name="l03536"></a>03536         DWC_PRINTF(<span class="stringliteral">"HPRT0        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03537"></a>03537                    dwc_read_reg32(addr));
<a name="l03538"></a>03538 
<a name="l03539"></a>03539         <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c1b433c6965aa7d48f6ca6818c592039">host_channels</a>; i++) {
<a name="l03540"></a>03540                 DWC_PRINTF(<span class="stringliteral">"Host Channel %d Specific Registers\n"</span>, i);
<a name="l03541"></a>03541                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a>;
<a name="l03542"></a>03542                 DWC_PRINTF(<span class="stringliteral">"HCCHAR       @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03543"></a>03543                            dwc_read_reg32(addr));
<a name="l03544"></a>03544                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#149053001a9ee21b692afde531a814de">hcsplt</a>;
<a name="l03545"></a>03545                 DWC_PRINTF(<span class="stringliteral">"HCSPLT       @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03546"></a>03546                            dwc_read_reg32(addr));
<a name="l03547"></a>03547                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#0dfd5bae537d58e13788508dc719480d">hcint</a>;
<a name="l03548"></a>03548                 DWC_PRINTF(<span class="stringliteral">"HCINT        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03549"></a>03549                            dwc_read_reg32(addr));
<a name="l03550"></a>03550                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#830aa61c1d4326823662168ea7359205">hcintmsk</a>;
<a name="l03551"></a>03551                 DWC_PRINTF(<span class="stringliteral">"HCINTMSK     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03552"></a>03552                            dwc_read_reg32(addr));
<a name="l03553"></a>03553                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#c6173f823ba754d9f9549422b6380ca2">hctsiz</a>;
<a name="l03554"></a>03554                 DWC_PRINTF(<span class="stringliteral">"HCTSIZ       @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03555"></a>03555                            dwc_read_reg32(addr));
<a name="l03556"></a>03556                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#ab2148d4b5f1bf3a2ad438e497a8b4a3">hcdma</a>;
<a name="l03557"></a>03557                 DWC_PRINTF(<span class="stringliteral">"HCDMA        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03558"></a>03558                            dwc_read_reg32(addr));
<a name="l03559"></a>03559                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a>) {
<a name="l03560"></a>03560                         addr=&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#7f7c107d4720641eb4141cd817211ac0">hc_regs</a>[i]-&gt;<a class="code" href="structdwc__otg__hc__regs.html#602f4c6eceb8e9d4fa61f35d4149f355">hcdmab</a>;
<a name="l03561"></a>03561                         DWC_PRINTF(<span class="stringliteral">"HCDMAB       @0x%08X : 0x%08X\n"</span>,(uint32_t) addr, dwc_read_reg32(addr));
<a name="l03562"></a>03562         }
<a name="l03563"></a>03563 
<a name="l03564"></a>03564         }
<a name="l03565"></a>03565         <span class="keywordflow">return</span>;
<a name="l03566"></a>03566 }
<a name="l03567"></a>03567 
<a name="l03573"></a><a class="code" href="dwc__otg__core__if_8h.html#814be5b2f30d8321f7152fe897799224">03573</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#118ecda931e2b745f76fde129ff707c2">dwc_otg_dump_global_registers</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03574"></a>03574 {
<a name="l03575"></a>03575         <span class="keywordtype">int</span> i;
<a name="l03576"></a>03576         <span class="keyword">volatile</span> uint32_t *addr;
<a name="l03577"></a>03577 
<a name="l03578"></a>03578         DWC_PRINTF(<span class="stringliteral">"Core Global Registers\n"</span>);
<a name="l03579"></a>03579         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>;
<a name="l03580"></a>03580         DWC_PRINTF(<span class="stringliteral">"GOTGCTL      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03581"></a>03581                    dwc_read_reg32(addr));
<a name="l03582"></a>03582         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#69cc290cfdfe6900890f7a5a16b3137c">gotgint</a>;
<a name="l03583"></a>03583         DWC_PRINTF(<span class="stringliteral">"GOTGINT      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03584"></a>03584                    dwc_read_reg32(addr));
<a name="l03585"></a>03585         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">gahbcfg</a>;
<a name="l03586"></a>03586         DWC_PRINTF(<span class="stringliteral">"GAHBCFG      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03587"></a>03587                    dwc_read_reg32(addr));
<a name="l03588"></a>03588         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>;
<a name="l03589"></a>03589         DWC_PRINTF(<span class="stringliteral">"GUSBCFG      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03590"></a>03590                    dwc_read_reg32(addr));
<a name="l03591"></a>03591         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>;
<a name="l03592"></a>03592         DWC_PRINTF(<span class="stringliteral">"GRSTCTL      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03593"></a>03593                    dwc_read_reg32(addr));
<a name="l03594"></a>03594         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#aa1d909e3b0a60a56bf612968ff09019">gintsts</a>;
<a name="l03595"></a>03595         DWC_PRINTF(<span class="stringliteral">"GINTSTS      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03596"></a>03596                    dwc_read_reg32(addr));
<a name="l03597"></a>03597         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a>;
<a name="l03598"></a>03598         DWC_PRINTF(<span class="stringliteral">"GINTMSK      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03599"></a>03599                    dwc_read_reg32(addr));
<a name="l03600"></a>03600         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#5e688c41f25ba8081f34cb1b2b052dbc">grxstsr</a>;
<a name="l03601"></a>03601         DWC_PRINTF(<span class="stringliteral">"GRXSTSR      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03602"></a>03602                    dwc_read_reg32(addr));
<a name="l03603"></a>03603         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>;
<a name="l03604"></a>03604         DWC_PRINTF(<span class="stringliteral">"GRXFSIZ      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03605"></a>03605                    dwc_read_reg32(addr));
<a name="l03606"></a>03606         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>;
<a name="l03607"></a>03607         DWC_PRINTF(<span class="stringliteral">"GNPTXFSIZ @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03608"></a>03608                    dwc_read_reg32(addr));
<a name="l03609"></a>03609         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a>;
<a name="l03610"></a>03610         DWC_PRINTF(<span class="stringliteral">"GNPTXSTS     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03611"></a>03611                    dwc_read_reg32(addr));
<a name="l03612"></a>03612         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8ecf68262dbcdb6901f3011cfe35a144">gi2cctl</a>;
<a name="l03613"></a>03613         DWC_PRINTF(<span class="stringliteral">"GI2CCTL      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03614"></a>03614                    dwc_read_reg32(addr));
<a name="l03615"></a>03615         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#a12db668367caef8386d2ba20289e437">gpvndctl</a>;
<a name="l03616"></a>03616         DWC_PRINTF(<span class="stringliteral">"GPVNDCTL     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03617"></a>03617                    dwc_read_reg32(addr));
<a name="l03618"></a>03618         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#694546400c443d41b449772c8573f3e8">ggpio</a>;
<a name="l03619"></a>03619         DWC_PRINTF(<span class="stringliteral">"GGPIO        @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03620"></a>03620                    dwc_read_reg32(addr));
<a name="l03621"></a>03621         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8735ca2e93c1e984ac2d5bcf0cda96d7">guid</a>;
<a name="l03622"></a>03622         DWC_PRINTF(<span class="stringliteral">"GUID                 @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03623"></a>03623                    dwc_read_reg32(addr));
<a name="l03624"></a>03624         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#30798436df220217c3960ac4a46710dc">gsnpsid</a>;
<a name="l03625"></a>03625         DWC_PRINTF(<span class="stringliteral">"GSNPSID      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03626"></a>03626                    dwc_read_reg32(addr));
<a name="l03627"></a>03627         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#56d2988ff8fedbbde479ffe8d4e84b75">ghwcfg1</a>;
<a name="l03628"></a>03628         DWC_PRINTF(<span class="stringliteral">"GHWCFG1      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03629"></a>03629                    dwc_read_reg32(addr));
<a name="l03630"></a>03630         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b0f241f53ca7b3be1c94bd684ed61f79">ghwcfg2</a>;
<a name="l03631"></a>03631         DWC_PRINTF(<span class="stringliteral">"GHWCFG2      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03632"></a>03632                    dwc_read_reg32(addr));
<a name="l03633"></a>03633         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57ddcc14f581f5d6276122f9747aff72">ghwcfg3</a>;
<a name="l03634"></a>03634         DWC_PRINTF(<span class="stringliteral">"GHWCFG3      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03635"></a>03635                    dwc_read_reg32(addr));
<a name="l03636"></a>03636         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#e1df73c776d3b31d5f0a501ccdeb1d2d">ghwcfg4</a>;
<a name="l03637"></a>03637         DWC_PRINTF(<span class="stringliteral">"GHWCFG4      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03638"></a>03638                    dwc_read_reg32(addr));
<a name="l03639"></a>03639         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>;
<a name="l03640"></a>03640         DWC_PRINTF(<span class="stringliteral">"GLPMCFG      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03641"></a>03641                    dwc_read_reg32(addr));
<a name="l03642"></a>03642         addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>;
<a name="l03643"></a>03643         DWC_PRINTF(<span class="stringliteral">"HPTXFSIZ     @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03644"></a>03644                    dwc_read_reg32(addr));
<a name="l03645"></a>03645 
<a name="l03646"></a>03646         <span class="keywordflow">for</span> (i = 0; i &lt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#aee60fb196cf53b610df556744e4d317">num_dev_perio_in_ep</a>; i++) {
<a name="l03647"></a>03647                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[i];
<a name="l03648"></a>03648                 DWC_PRINTF(<span class="stringliteral">"DPTXFSIZ[%d] @0x%08X : 0x%08X\n"</span>, i,
<a name="l03649"></a>03649                            (uint32_t) addr, dwc_read_reg32(addr));
<a name="l03650"></a>03650         }
<a name="l03651"></a>03651         addr = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#348ed2c9aeae6fc608f1bb813978b3f9">pcgcctl</a>;
<a name="l03652"></a>03652         DWC_PRINTF(<span class="stringliteral">"PCGCCTL      @0x%08X : 0x%08X\n"</span>, (uint32_t) addr,
<a name="l03653"></a>03653                    dwc_read_reg32(addr));
<a name="l03654"></a>03654 }
<a name="l03655"></a>03655 
<a name="l03662"></a><a class="code" href="dwc__otg__cil_8h.html#f92d866287dce46d9e150c48901086bf">03662</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#039e387cd0e0282727da3c5a36f4cdda">dwc_otg_flush_tx_fifo</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <span class="keyword">const</span> <span class="keywordtype">int</span> num)
<a name="l03663"></a>03663 {
<a name="l03664"></a>03664         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l03665"></a>03665         <span class="keyword">volatile</span> <a class="code" href="uniongrstctl__data.html">grstctl_t</a> greset = {.d32 = 0 };
<a name="l03666"></a>03666         <span class="keywordtype">int</span> count = 0;
<a name="l03667"></a>03667 
<a name="l03668"></a>03668         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a> | <a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>), <span class="stringliteral">"Flush Tx FIFO %d\n"</span>, num);
<a name="l03669"></a>03669 
<a name="l03670"></a>03670         greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#8a5fcfc953bd0ba61beb36739c70b0ef">txfflsh</a> = 1;
<a name="l03671"></a>03671         greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#d074ddfa3331eeb6d088e35f4f627481">txfnum</a> = num;
<a name="l03672"></a>03672         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>, greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l03673"></a>03673 
<a name="l03674"></a>03674         <span class="keywordflow">do</span> {
<a name="l03675"></a>03675                 greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>);
<a name="l03676"></a>03676                 <span class="keywordflow">if</span> (++count &gt; 10000) {
<a name="l03677"></a>03677                         DWC_WARN(<span class="stringliteral">"%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n"</span>,
<a name="l03678"></a>03678                                  __func__, greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>,
<a name="l03679"></a>03679                                  dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a>));
<a name="l03680"></a>03680                         <span class="keywordflow">break</span>;
<a name="l03681"></a>03681                 }
<a name="l03682"></a>03682                 dwc_udelay(1);
<a name="l03683"></a>03683         } <span class="keywordflow">while</span> (greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#8a5fcfc953bd0ba61beb36739c70b0ef">txfflsh</a> == 1);
<a name="l03684"></a>03684 
<a name="l03685"></a>03685         <span class="comment">/* Wait for 3 PHY Clocks */</span>
<a name="l03686"></a>03686         dwc_udelay(1);
<a name="l03687"></a>03687 }
<a name="l03688"></a>03688 
<a name="l03694"></a><a class="code" href="dwc__otg__cil_8h.html#07661371177fec53ba6d020320f2bae8">03694</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#fb275f0f9923cc30629fce5e3753025c">dwc_otg_flush_rx_fifo</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03695"></a>03695 {
<a name="l03696"></a>03696         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l03697"></a>03697         <span class="keyword">volatile</span> <a class="code" href="uniongrstctl__data.html">grstctl_t</a> greset = {.d32 = 0 };
<a name="l03698"></a>03698         <span class="keywordtype">int</span> count = 0;
<a name="l03699"></a>03699 
<a name="l03700"></a>03700         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>((<a class="code" href="dwc__otg__dbg_8h.html#57840e6b35e0e469296fd2db46227b13">DBG_CIL</a> | <a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>), <span class="stringliteral">"%s\n"</span>, __func__);
<a name="l03701"></a>03701         <span class="comment">/*</span>
<a name="l03702"></a>03702 <span class="comment">         * </span>
<a name="l03703"></a>03703 <span class="comment">         */</span>
<a name="l03704"></a>03704         greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#88467c1f0580f4837d229d85b35c97a7">rxfflsh</a> = 1;
<a name="l03705"></a>03705         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>, greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l03706"></a>03706 
<a name="l03707"></a>03707         <span class="keywordflow">do</span> {
<a name="l03708"></a>03708                 greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>);
<a name="l03709"></a>03709                 <span class="keywordflow">if</span> (++count &gt; 10000) {
<a name="l03710"></a>03710                         DWC_WARN(<span class="stringliteral">"%s() HANG! GRSTCTL=%0x\n"</span>, __func__,
<a name="l03711"></a>03711                                  greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l03712"></a>03712                         <span class="keywordflow">break</span>;
<a name="l03713"></a>03713                 }
<a name="l03714"></a>03714                 dwc_udelay(1);
<a name="l03715"></a>03715         } <span class="keywordflow">while</span> (greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#88467c1f0580f4837d229d85b35c97a7">rxfflsh</a> == 1);
<a name="l03716"></a>03716 
<a name="l03717"></a>03717         <span class="comment">/* Wait for 3 PHY Clocks */</span>
<a name="l03718"></a>03718         dwc_udelay(1);
<a name="l03719"></a>03719 }
<a name="l03720"></a>03720 
<a name="l03725"></a><a class="code" href="dwc__otg__cil_8h.html#c8466c3cd6229625268ec423c4b44aa4">03725</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#1edfc5634dd76db76e30f20affc10f0c">dwc_otg_core_reset</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03726"></a>03726 {
<a name="l03727"></a>03727         <a class="code" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *global_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>;
<a name="l03728"></a>03728         <span class="keyword">volatile</span> <a class="code" href="uniongrstctl__data.html">grstctl_t</a> greset = {.d32 = 0 };
<a name="l03729"></a>03729         <span class="keywordtype">int</span> count = 0;
<a name="l03730"></a>03730 
<a name="l03731"></a>03731         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#daab8e158c0c530486656ef52e5b0bbe">DBG_CILV</a>, <span class="stringliteral">"%s\n"</span>, __func__);
<a name="l03732"></a>03732         <span class="comment">/* Wait for AHB master IDLE state. */</span>
<a name="l03733"></a>03733         <span class="keywordflow">do</span> {
<a name="l03734"></a>03734                 dwc_udelay(10);
<a name="l03735"></a>03735                 greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>);
<a name="l03736"></a>03736                 <span class="keywordflow">if</span> (++count &gt; 100000) {
<a name="l03737"></a>03737                         DWC_WARN(<span class="stringliteral">"%s() HANG! AHB Idle GRSTCTL=%0x\n"</span>, __func__,
<a name="l03738"></a>03738                                  greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l03739"></a>03739                         <span class="keywordflow">return</span>;
<a name="l03740"></a>03740                 }
<a name="l03741"></a>03741         }
<a name="l03742"></a>03742         <span class="keywordflow">while</span> (greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#587c5ec6713e2626db517105ab9aea3e">ahbidle</a> == 0);
<a name="l03743"></a>03743 
<a name="l03744"></a>03744         <span class="comment">/* Core Soft Reset */</span>
<a name="l03745"></a>03745         count = 0;
<a name="l03746"></a>03746         greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#82df3462742f67d18b2964fafc0d9c02">csftrst</a> = 1;
<a name="l03747"></a>03747         dwc_write_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>, greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l03748"></a>03748         <span class="keywordflow">do</span> {
<a name="l03749"></a>03749                 greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a> = dwc_read_reg32(&amp;global_regs-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a>);
<a name="l03750"></a>03750                 <span class="keywordflow">if</span> (++count &gt; 10000) {
<a name="l03751"></a>03751                         DWC_WARN(<span class="stringliteral">"%s() HANG! Soft Reset GRSTCTL=%0x\n"</span>,
<a name="l03752"></a>03752                                  __func__, greset.<a class="code" href="uniongrstctl__data.html#d89d99c95bd5177fbd879d38963d3e62">d32</a>);
<a name="l03753"></a>03753                         <span class="keywordflow">break</span>;
<a name="l03754"></a>03754                 }
<a name="l03755"></a>03755                 dwc_udelay(1);
<a name="l03756"></a>03756         }
<a name="l03757"></a>03757         <span class="keywordflow">while</span> (greset.<a class="code" href="uniongrstctl__data.html#7907ac8831a2f72dec59592a093871e3">b</a>.<a class="code" href="uniongrstctl__data.html#82df3462742f67d18b2964fafc0d9c02">csftrst</a> == 1);
<a name="l03758"></a>03758 
<a name="l03759"></a>03759         <span class="comment">/* Wait for 3 PHY Clocks */</span>
<a name="l03760"></a>03760         dwc_mdelay(100);
<a name="l03761"></a>03761 }
<a name="l03762"></a>03762 
<a name="l03763"></a><a class="code" href="dwc__otg__core__if_8h.html#e83fb22890bc54c6b06cedb751430e77">03763</a> uint8_t <a class="code" href="dwc__otg__cil_8c.html#e83fb22890bc54c6b06cedb751430e77">dwc_otg_is_device_mode</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * _core_if)
<a name="l03764"></a>03764 {
<a name="l03765"></a>03765         <span class="keywordflow">return</span> (<a class="code" href="dwc__otg__cil_8h.html#de0ac73b05fc306b04614f73b890a364">dwc_otg_mode</a>(_core_if) != <a class="code" href="dwc__otg__regs_8h.html#dc3fa334f676024ecd75f63f885d4ec3">DWC_HOST_MODE</a>);
<a name="l03766"></a>03766 }
<a name="l03767"></a>03767 
<a name="l03768"></a><a class="code" href="dwc__otg__core__if_8h.html#f0bfe5f933e21a94ea06c96ffc086e72">03768</a> uint8_t <a class="code" href="dwc__otg__cil_8c.html#f0bfe5f933e21a94ea06c96ffc086e72">dwc_otg_is_host_mode</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * _core_if)
<a name="l03769"></a>03769 {
<a name="l03770"></a>03770         <span class="keywordflow">return</span> (<a class="code" href="dwc__otg__cil_8h.html#de0ac73b05fc306b04614f73b890a364">dwc_otg_mode</a>(_core_if) == <a class="code" href="dwc__otg__regs_8h.html#dc3fa334f676024ecd75f63f885d4ec3">DWC_HOST_MODE</a>);
<a name="l03771"></a>03771 }
<a name="l03772"></a>03772 
<a name="l03781"></a><a class="code" href="dwc__otg__cil_8h.html#b8a0bb1f2b02714a0186656c4e315ef6">03781</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#97c9b9d68211477e486848203def0d0f">dwc_otg_cil_register_hcd_callbacks</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l03782"></a>03782                                         <a class="code" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> * cb, <span class="keywordtype">void</span> *p)
<a name="l03783"></a>03783 {
<a name="l03784"></a>03784         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9a8568a762af68c9b0d97e0278cc26ba">hcd_cb</a> = cb;
<a name="l03785"></a>03785         cb-&gt;<a class="code" href="structdwc__otg__cil__callbacks.html#a486473d73fb104dc3a37e963a8ef8e5">p</a> = p;
<a name="l03786"></a>03786 }
<a name="l03787"></a>03787 
<a name="l03796"></a><a class="code" href="dwc__otg__cil_8h.html#0ffb9dfee005bc3da77eb52f96a87fc8">03796</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#d2a92003214f444d7ec35dd0c4bb4bc0">dwc_otg_cil_register_pcd_callbacks</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l03797"></a>03797                                         <a class="code" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> * cb, <span class="keywordtype">void</span> *p)
<a name="l03798"></a>03798 {
<a name="l03799"></a>03799         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#83bca1e02fafc4bbfa9c1f2eeb19b245">pcd_cb</a> = cb;
<a name="l03800"></a>03800         cb-&gt;<a class="code" href="structdwc__otg__cil__callbacks.html#a486473d73fb104dc3a37e963a8ef8e5">p</a> = p;
<a name="l03801"></a>03801 }
<a name="l03802"></a>03802 
<a name="l03803"></a>03803 <span class="preprocessor">#ifdef DWC_EN_ISOC</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span>
<a name="l03812"></a><a class="code" href="dwc__otg__cil_8c.html#e39d47d3aee9efcd525c13ce6a1f5f6a">03812</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#e39d47d3aee9efcd525c13ce6a1f5f6a">write_isoc_frame_data</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l03813"></a>03813 {
<a name="l03814"></a>03814         <a class="code" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *ep_regs;
<a name="l03815"></a>03815         <a class="code" href="uniondtxfsts__data.html">dtxfsts_data_t</a> txstatus = {.d32 = 0 };
<a name="l03816"></a>03816         uint32_t len = 0;
<a name="l03817"></a>03817         uint32_t dwords;
<a name="l03818"></a>03818 
<a name="l03819"></a>03819         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;data_per_frame;
<a name="l03820"></a>03820         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count = 0;
<a name="l03821"></a>03821 
<a name="l03822"></a>03822         ep_regs = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num];
<a name="l03823"></a>03823 
<a name="l03824"></a>03824         len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count;
<a name="l03825"></a>03825 
<a name="l03826"></a>03826         <span class="keywordflow">if</span> (len &gt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) {
<a name="l03827"></a>03827                 len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03828"></a>03828         }
<a name="l03829"></a>03829 
<a name="l03830"></a>03830         dwords = (len + 3) / 4;
<a name="l03831"></a>03831 
<a name="l03832"></a>03832         <span class="comment">/* While there is space in the queue and space in the FIFO and</span>
<a name="l03833"></a>03833 <span class="comment">         * More data to tranfer, Write packets to the Tx FIFO */</span>
<a name="l03834"></a>03834         txstatus.<a class="code" href="uniondtxfsts__data.html#684b8a9ccf83a5807e9bb3491c662c39">d32</a> =
<a name="l03835"></a>03835             dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;dtxfsts);
<a name="l03836"></a>03836         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"b4 dtxfsts[%d]=0x%08x\n"</span>, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num, txstatus.<a class="code" href="uniondtxfsts__data.html#684b8a9ccf83a5807e9bb3491c662c39">d32</a>);
<a name="l03837"></a>03837 
<a name="l03838"></a>03838         <span class="keywordflow">while</span> (txstatus.<a class="code" href="uniondtxfsts__data.html#168f673549aad11d0d9fdc06ee6c5480">b</a>.<a class="code" href="uniondtxfsts__data.html#83db0e2dbe071694f549a383b7037b3b">txfspcavail</a> &gt; dwords &amp;&amp;
<a name="l03839"></a>03839                <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count &lt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len &amp;&amp; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len != 0) {
<a name="l03840"></a>03840                 <span class="comment">/* Write the FIFO */</span>
<a name="l03841"></a>03841                 <a class="code" href="dwc__otg__cil_8c.html#97a11808b8b12a365a91f02b6d686d0c">dwc_otg_ep_write_packet</a>(core_if, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>, 0);
<a name="l03842"></a>03842 
<a name="l03843"></a>03843                 len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count;
<a name="l03844"></a>03844                 <span class="keywordflow">if</span> (len &gt; <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) {
<a name="l03845"></a>03845                         len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03846"></a>03846                 }
<a name="l03847"></a>03847 
<a name="l03848"></a>03848                 dwords = (len + 3) / 4;
<a name="l03849"></a>03849                 txstatus.<a class="code" href="uniondtxfsts__data.html#684b8a9ccf83a5807e9bb3491c662c39">d32</a> =
<a name="l03850"></a>03850                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;
<a name="l03851"></a>03851                                    dtxfsts);
<a name="l03852"></a>03852                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#fe60e047aac272899de8f63b43df80e7">DBG_PCDV</a>, <span class="stringliteral">"dtxfsts[%d]=0x%08x\n"</span>, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num,
<a name="l03853"></a>03853                             txstatus.<a class="code" href="uniondtxfsts__data.html#684b8a9ccf83a5807e9bb3491c662c39">d32</a>);
<a name="l03854"></a>03854         }
<a name="l03855"></a>03855 }
<a name="l03856"></a>03856 
<a name="l03864"></a><a class="code" href="dwc__otg__cil_8h.html#0f0894ae9890260e1da839aa10af35cc">03864</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#0f0894ae9890260e1da839aa10af35cc">dwc_otg_iso_ep_start_frm_transfer</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l03865"></a>03865                                        <a class="code" href="structdwc__ep.html">dwc_ep_t</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>)
<a name="l03866"></a>03866 {
<a name="l03867"></a>03867         <a class="code" href="uniondeptsiz__data.html">deptsiz_data_t</a> deptsiz = {.d32 = 0 };
<a name="l03868"></a>03868         <a class="code" href="uniondepctl__data.html">depctl_data_t</a> depctl = {.d32 = 0 };
<a name="l03869"></a>03869         <a class="code" href="uniondsts__data.html">dsts_data_t</a> dsts = {.d32 = 0 };
<a name="l03870"></a>03870         <span class="keyword">volatile</span> uint32_t *addr;
<a name="l03871"></a>03871 
<a name="l03872"></a>03872         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in) {
<a name="l03873"></a>03873                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__in__ep__regs.html#53a5adb977e2aec66d4902c6ba293216">diepctl</a>;
<a name="l03874"></a>03874         } <span class="keywordflow">else</span> {
<a name="l03875"></a>03875                 addr = &amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;<a class="code" href="structdwc__otg__dev__out__ep__regs.html#2a522b71fc97658c07debf3521f7d3e5">doepctl</a>;
<a name="l03876"></a>03876         }
<a name="l03877"></a>03877 
<a name="l03878"></a>03878         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;data_per_frame;
<a name="l03879"></a>03879         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_count = 0;
<a name="l03880"></a>03880         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_buff = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;cur_pkt_addr;
<a name="l03881"></a>03881         <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;cur_pkt_dma_addr;
<a name="l03882"></a>03882 
<a name="l03883"></a>03883         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in) {
<a name="l03884"></a>03884                 <span class="comment">/* Program the transfer size and packet count</span>
<a name="l03885"></a>03885 <span class="comment">                 *      as follows: xfersize = N * maxpacket +</span>
<a name="l03886"></a>03886 <span class="comment">                 *      short_packet pktcnt = N + (short_packet</span>
<a name="l03887"></a>03887 <span class="comment">                 *      exist ? 1 : 0)  </span>
<a name="l03888"></a>03888 <span class="comment">                 */</span>
<a name="l03889"></a>03889                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len;
<a name="l03890"></a>03890                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> =
<a name="l03891"></a>03891                     (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len - 1 + <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket) / <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03892"></a>03892                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#45a97381fba9a7d9c3bde425334a60a5">mc</a> = deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a>;
<a name="l03893"></a>03893                 dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;dieptsiz,
<a name="l03894"></a>03894                                 deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l03895"></a>03895 
<a name="l03896"></a>03896                 <span class="comment">/* Write the DMA register */</span>
<a name="l03897"></a>03897                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l03898"></a>03898                         dwc_write_reg32(&amp;
<a name="l03899"></a>03899                                         (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;
<a name="l03900"></a>03900                                          diepdma), (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l03901"></a>03901                 }
<a name="l03902"></a>03902         } <span class="keywordflow">else</span> {
<a name="l03903"></a>03903                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> =
<a name="l03904"></a>03904                     (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;xfer_len + (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket - 1)) / <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03905"></a>03905                 deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#cf06327d851e7cfe5c442b29bf2d6fa4">xfersize</a> = deptsiz.<a class="code" href="uniondeptsiz__data.html#4ef5a09d8918c8ec2769c5b67f8b6d32">b</a>.<a class="code" href="uniondeptsiz__data.html#bbd89e812371e5b555bb82373f3643d9">pktcnt</a> * <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;maxpacket;
<a name="l03906"></a>03906 
<a name="l03907"></a>03907                 dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;
<a name="l03908"></a>03908                                 doeptsiz, deptsiz.<a class="code" href="uniondeptsiz__data.html#10c2b2ba8b419b0a766430a59befbbe0">d32</a>);
<a name="l03909"></a>03909 
<a name="l03910"></a>03910                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>) {
<a name="l03911"></a>03911                         dwc_write_reg32(&amp;
<a name="l03912"></a>03912                                         (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a>[<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;num]-&gt;
<a name="l03913"></a>03913                                          doepdma), (uint32_t) <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;dma_addr);
<a name="l03914"></a>03914                 }
<a name="l03915"></a>03915         }
<a name="l03916"></a>03916 
<a name="l03919"></a>03919         depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = 0;
<a name="l03920"></a>03920         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;bInterval == 1) {
<a name="l03921"></a>03921                 dsts.<a class="code" href="uniondsts__data.html#0f126daef735b142b06dbc4cdbe13814">d32</a> =
<a name="l03922"></a>03922                     dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dsts</a>);
<a name="l03923"></a>03923                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;next_frame = dsts.<a class="code" href="uniondsts__data.html#4066fcedb7ac9a88e47aa1b2df0e89ee">b</a>.<a class="code" href="uniondsts__data.html#5a81ac4848c859cbf7d494dc345a0ce8">soffn</a> + <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;bInterval;
<a name="l03924"></a>03924 
<a name="l03925"></a>03925                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;next_frame &amp; 0x1) {
<a name="l03926"></a>03926                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#9c0962acc0c23fe46a7738ad36634c25">setd1pid</a> = 1;
<a name="l03927"></a>03927                 } <span class="keywordflow">else</span> {
<a name="l03928"></a>03928                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">setd0pid</a> = 1;
<a name="l03929"></a>03929                 }
<a name="l03930"></a>03930         } <span class="keywordflow">else</span> {
<a name="l03931"></a>03931                 <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;next_frame += <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;bInterval;
<a name="l03932"></a>03932 
<a name="l03933"></a>03933                 <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;next_frame &amp; 0x1) {
<a name="l03934"></a>03934                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#9c0962acc0c23fe46a7738ad36634c25">setd1pid</a> = 1;
<a name="l03935"></a>03935                 } <span class="keywordflow">else</span> {
<a name="l03936"></a>03936                         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">setd0pid</a> = 1;
<a name="l03937"></a>03937                 }
<a name="l03938"></a>03938         }
<a name="l03939"></a>03939         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a> = 1;
<a name="l03940"></a>03940         depctl.<a class="code" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a>.<a class="code" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a> = 1;
<a name="l03941"></a>03941 
<a name="l03942"></a>03942         dwc_modify_reg32(addr, 0, depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a>);
<a name="l03943"></a>03943         depctl.<a class="code" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a> = dwc_read_reg32(addr);
<a name="l03944"></a>03944 
<a name="l03945"></a>03945         <span class="keywordflow">if</span> (<a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>-&gt;is_in &amp;&amp; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a> == 0) {
<a name="l03946"></a>03946                 <a class="code" href="dwc__otg__cil_8c.html#e39d47d3aee9efcd525c13ce6a1f5f6a">write_isoc_frame_data</a>(core_if, <a class="code" href="structcfi__ep.html#07c11a23c68b5ce8d546819211b2fa4b">ep</a>);
<a name="l03947"></a>03947         }
<a name="l03948"></a>03948 
<a name="l03949"></a>03949 }
<a name="l03950"></a>03950 <span class="preprocessor">#endif                          </span><span class="comment">/* DWC_EN_ISOC */</span>
<a name="l03951"></a>03951 
<a name="l03952"></a><a class="code" href="dwc__otg__cil_8c.html#322ac38f3a85f48410ed6e91adce3955">03952</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#322ac38f3a85f48410ed6e91adce3955">dwc_otg_set_uninitialized</a>(int32_t * p, <span class="keywordtype">int</span> size)
<a name="l03953"></a>03953 {
<a name="l03954"></a>03954         <span class="keywordtype">int</span> i;
<a name="l03955"></a>03955         <span class="keywordflow">for</span> (i = 0; i &lt; size; i++) {
<a name="l03956"></a>03956                 p[i] = -1;
<a name="l03957"></a>03957         }
<a name="l03958"></a>03958 }
<a name="l03959"></a>03959 
<a name="l03960"></a><a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">03960</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(int32_t val)
<a name="l03961"></a>03961 {
<a name="l03962"></a>03962         <span class="keywordflow">return</span> val != -1;
<a name="l03963"></a>03963 }
<a name="l03964"></a>03964 
<a name="l03965"></a><a class="code" href="dwc__otg__cil_8c.html#2be12d7b5990c6eaac2f1a5fb688f2f8">03965</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#2be12d7b5990c6eaac2f1a5fb688f2f8">dwc_otg_setup_params</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l03966"></a>03966 {
<a name="l03967"></a>03967         <span class="keywordtype">int</span> i;
<a name="l03968"></a>03968         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a> = DWC_ALLOC(<span class="keyword">sizeof</span>(*core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>));
<a name="l03969"></a>03969         <span class="keywordflow">if</span> (!core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>) {
<a name="l03970"></a>03970                 <span class="keywordflow">return</span> -DWC_E_NO_MEMORY;
<a name="l03971"></a>03971         }
<a name="l03972"></a>03972         <a class="code" href="dwc__otg__cil_8c.html#322ac38f3a85f48410ed6e91adce3955">dwc_otg_set_uninitialized</a>((int32_t *) core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>,
<a name="l03973"></a>03973                                   <span class="keyword">sizeof</span>(*core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>) /
<a name="l03974"></a>03974                                   <span class="keyword">sizeof</span>(int32_t));
<a name="l03975"></a>03975         DWC_PRINTF(<span class="stringliteral">"Setting default values for core params\n"</span>);
<a name="l03976"></a>03976         <a class="code" href="dwc__otg__cil_8c.html#878cc478f43c58991c446bd78f50f8f0">dwc_otg_set_param_otg_cap</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#64e4ebd3b09e2ed667ab4c1438424e92">dwc_param_otg_cap_default</a>);
<a name="l03977"></a>03977         <a class="code" href="dwc__otg__cil_8c.html#b4fbe11281b8200b70202d4e0048a9d7">dwc_otg_set_param_dma_enable</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#2d5fa78eb125e55111bb7a61c5cc13de">dwc_param_dma_enable_default</a>);
<a name="l03978"></a>03978         <a class="code" href="dwc__otg__cil_8c.html#7eae744525314774d3b390f116db126c">dwc_otg_set_param_dma_desc_enable</a>(core_if,
<a name="l03979"></a>03979                                           <a class="code" href="dwc__otg__core__if_8h.html#a3a57c75cfc0c2e2178d8db079c8185e">dwc_param_dma_desc_enable_default</a>);
<a name="l03980"></a>03980         <a class="code" href="dwc__otg__cil_8c.html#d0603b00a0ff87007ded1c06613d6b87">dwc_otg_set_param_opt</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#a38a6bfa4913d2832ec3d7fc5d7b54a1">dwc_param_opt_default</a>);
<a name="l03981"></a>03981         <a class="code" href="dwc__otg__cil_8c.html#920035c6082dcdfec11a20e8535e9fe9">dwc_otg_set_param_dma_burst_size</a>(core_if,
<a name="l03982"></a>03982                                          <a class="code" href="dwc__otg__core__if_8h.html#627cfe039c4f743e12ca8d37f787a6c8">dwc_param_dma_burst_size_default</a>);
<a name="l03983"></a>03983         <a class="code" href="dwc__otg__cil_8c.html#8bd669637630521655c455c03d470e10">dwc_otg_set_param_host_support_fs_ls_low_power</a>(core_if,
<a name="l03984"></a>03984                                                        <a class="code" href="dwc__otg__core__if_8h.html#3df14e916b2c9c2172240d6103d0df98">dwc_param_host_support_fs_ls_low_power_default</a>);
<a name="l03985"></a>03985         <a class="code" href="dwc__otg__cil_8c.html#61bb728cc80220e5173d5e3126dd4fd1">dwc_otg_set_param_enable_dynamic_fifo</a>(core_if,
<a name="l03986"></a>03986                                               <a class="code" href="dwc__otg__core__if_8h.html#8b88b4426126f04a71603df7401b19df">dwc_param_enable_dynamic_fifo_default</a>);
<a name="l03987"></a>03987         <a class="code" href="dwc__otg__cil_8c.html#69d52c46eb236816b20675ecb57975ae">dwc_otg_set_param_data_fifo_size</a>(core_if,
<a name="l03988"></a>03988                                          <a class="code" href="dwc__otg__core__if_8h.html#f115dcb7c077b31659173f7f33edefff">dwc_param_data_fifo_size_default</a>);
<a name="l03989"></a>03989         <a class="code" href="dwc__otg__cil_8c.html#0fa4db196053869ac19832c03c62913f">dwc_otg_set_param_dev_rx_fifo_size</a>(core_if,
<a name="l03990"></a>03990                                            <a class="code" href="dwc__otg__core__if_8h.html#cd0a0b07970f53d4cc9c4ec689d6f29d">dwc_param_dev_rx_fifo_size_default</a>);
<a name="l03991"></a>03991         <a class="code" href="dwc__otg__cil_8c.html#4f7059cecabbf8cfe5014112ba9a3d42">dwc_otg_set_param_dev_nperio_tx_fifo_size</a>(core_if,
<a name="l03992"></a>03992                                                   <a class="code" href="dwc__otg__core__if_8h.html#d068247cd8a85a6f3e7b12911082c0a1">dwc_param_dev_nperio_tx_fifo_size_default</a>);
<a name="l03993"></a>03993         <a class="code" href="dwc__otg__cil_8c.html#254c1e97cf22fe34b7383165e30071eb">dwc_otg_set_param_host_rx_fifo_size</a>(core_if,
<a name="l03994"></a>03994                                             <a class="code" href="dwc__otg__core__if_8h.html#90093ab1ac67472188e46fe171e7edc1">dwc_param_host_rx_fifo_size_default</a>);
<a name="l03995"></a>03995         <a class="code" href="dwc__otg__cil_8c.html#a66ca9f9345a13606148b050f8690a56">dwc_otg_set_param_host_nperio_tx_fifo_size</a>(core_if,
<a name="l03996"></a>03996                                                    <a class="code" href="dwc__otg__core__if_8h.html#a0ef15f080c34d1ca47159d6aec1d691">dwc_param_host_nperio_tx_fifo_size_default</a>);
<a name="l03997"></a>03997         <a class="code" href="dwc__otg__cil_8c.html#e4ce399208d8a85dcb9dedd1fb8cd8ce">dwc_otg_set_param_host_perio_tx_fifo_size</a>(core_if,
<a name="l03998"></a>03998                                                   <a class="code" href="dwc__otg__core__if_8h.html#b2540fa14f8256322fe99931f5d74025">dwc_param_host_perio_tx_fifo_size_default</a>);
<a name="l03999"></a>03999         <a class="code" href="dwc__otg__cil_8c.html#2eee676071d6bb4eba53b413e80b045f">dwc_otg_set_param_max_transfer_size</a>(core_if,
<a name="l04000"></a>04000                                             <a class="code" href="dwc__otg__core__if_8h.html#dafcc111c37c08300b380509e8b60b84">dwc_param_max_transfer_size_default</a>);
<a name="l04001"></a>04001         <a class="code" href="dwc__otg__cil_8c.html#a1c52f0740f7d0b72c980b38cc4314d1">dwc_otg_set_param_max_packet_count</a>(core_if,
<a name="l04002"></a>04002                                            <a class="code" href="dwc__otg__core__if_8h.html#157ed6a26b1bb4b14008edc2e17b5645">dwc_param_max_packet_count_default</a>);
<a name="l04003"></a>04003         <a class="code" href="dwc__otg__cil_8c.html#f802acfc49b3fbb86159036f8f317f76">dwc_otg_set_param_host_channels</a>(core_if,
<a name="l04004"></a>04004                                         <a class="code" href="dwc__otg__core__if_8h.html#84c89a21c7e8319b996bbad29cf486ca">dwc_param_host_channels_default</a>);
<a name="l04005"></a>04005         <a class="code" href="dwc__otg__cil_8c.html#75d3b409824c0ca52631277398ba8367">dwc_otg_set_param_dev_endpoints</a>(core_if,
<a name="l04006"></a>04006                                         <a class="code" href="dwc__otg__core__if_8h.html#6c0b373c7d629c87007fe125fa029aa4">dwc_param_dev_endpoints_default</a>);
<a name="l04007"></a>04007         <a class="code" href="dwc__otg__cil_8c.html#2b7087c85c0ea1520ec2e091b80bf36b">dwc_otg_set_param_phy_type</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#e9ecfde05af7206a4fe15f18d12fc47e">dwc_param_phy_type_default</a>);
<a name="l04008"></a>04008         <a class="code" href="dwc__otg__cil_8c.html#7acd153b5577a3db825fa08d243ae856">dwc_otg_set_param_speed</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#43d7e266ea8e39002a96578e9ab5e70d">dwc_param_speed_default</a>);
<a name="l04009"></a>04009         <a class="code" href="dwc__otg__cil_8c.html#354ce49f65334e829c2694811c4f2016">dwc_otg_set_param_host_ls_low_power_phy_clk</a>(core_if,
<a name="l04010"></a>04010                                                     <a class="code" href="dwc__otg__core__if_8h.html#ff8cfea2259a0d456576ef255b60bbb9">dwc_param_host_ls_low_power_phy_clk_default</a>);
<a name="l04011"></a>04011         <a class="code" href="dwc__otg__cil_8c.html#5dab15db053bd02c6bc9619e189a6a14">dwc_otg_set_param_phy_ulpi_ddr</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#e500bb317e047963e0bff06de78a8835">dwc_param_phy_ulpi_ddr_default</a>);
<a name="l04012"></a>04012         <a class="code" href="dwc__otg__cil_8c.html#a12296bcb04a3b0f6f80037590e97bec">dwc_otg_set_param_phy_ulpi_ext_vbus</a>(core_if,
<a name="l04013"></a>04013                                             <a class="code" href="dwc__otg__core__if_8h.html#c1530e5f28eabbaa1d25267a5435de87">dwc_param_phy_ulpi_ext_vbus_default</a>);
<a name="l04014"></a>04014         <a class="code" href="dwc__otg__cil_8c.html#1eacecc96e1ab100cbf129ad6aa5f6c8">dwc_otg_set_param_phy_utmi_width</a>(core_if,
<a name="l04015"></a>04015                                          <a class="code" href="dwc__otg__core__if_8h.html#628748b25af7b09c91c9b40a801fd1c2">dwc_param_phy_utmi_width_default</a>);
<a name="l04016"></a>04016         <a class="code" href="dwc__otg__cil_8c.html#b05c92754c0ebc3d58ea0c090b9659de">dwc_otg_set_param_ts_dline</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#f65e86f5f54b329161081f4016162ec0">dwc_param_ts_dline_default</a>);
<a name="l04017"></a>04017         <a class="code" href="dwc__otg__cil_8c.html#65d7407ed24c82e158a38ab2a60120c4">dwc_otg_set_param_i2c_enable</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#5f6376ff90b4206f1411ad3454e32690">dwc_param_i2c_enable_default</a>);
<a name="l04018"></a>04018         <a class="code" href="dwc__otg__cil_8c.html#f235e9c7b844b899d759a073a84f782f">dwc_otg_set_param_ulpi_fs_ls</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#7db2560bca75c28869d6fdf302dd3cae">dwc_param_ulpi_fs_ls_default</a>);
<a name="l04019"></a>04019         <a class="code" href="dwc__otg__cil_8c.html#2eefd02d72c79200072d54b4eb13e5cd">dwc_otg_set_param_en_multiple_tx_fifo</a>(core_if,
<a name="l04020"></a>04020                                               <a class="code" href="dwc__otg__core__if_8h.html#ea0a79ef09fcf9078c2c0779e7a36801">dwc_param_en_multiple_tx_fifo_default</a>);
<a name="l04021"></a>04021         <span class="keywordflow">for</span> (i = 0; i &lt; 15; i++) {
<a name="l04022"></a>04022                 <a class="code" href="dwc__otg__cil_8c.html#2119a493582bea4004b5fdeba15f1609">dwc_otg_set_param_dev_perio_tx_fifo_size</a>(core_if,
<a name="l04023"></a>04023                                                          <a class="code" href="dwc__otg__core__if_8h.html#83815074ba10fec73bb108e1c6a739fd">dwc_param_dev_perio_tx_fifo_size_default</a>,
<a name="l04024"></a>04024                                                          i);
<a name="l04025"></a>04025         }
<a name="l04026"></a>04026 
<a name="l04027"></a>04027         <span class="keywordflow">for</span> (i = 0; i &lt; 15; i++) {
<a name="l04028"></a>04028                 <a class="code" href="dwc__otg__cil_8c.html#44bf6b41f0892f480ea6c03a2ac1e73f">dwc_otg_set_param_dev_tx_fifo_size</a>(core_if,
<a name="l04029"></a>04029                                                    <a class="code" href="dwc__otg__core__if_8h.html#a6ad2334d1d977070a24e671db3b8f3a">dwc_param_dev_tx_fifo_size_default</a>,
<a name="l04030"></a>04030                                                    i);
<a name="l04031"></a>04031         }
<a name="l04032"></a>04032         <a class="code" href="dwc__otg__cil_8c.html#6095d6a93f901f32522d4b950c99a8e1">dwc_otg_set_param_thr_ctl</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#11b1ee2892d3645ce27d46d2198dc241">dwc_param_thr_ctl_default</a>);
<a name="l04033"></a>04033         <a class="code" href="dwc__otg__cil_8c.html#7ba10fdfd2ce9f3ef4b0a2bef555a7c1">dwc_otg_set_param_mpi_enable</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#891784dcf9e045a78c14fe75c0bb0c31">dwc_param_mpi_enable_default</a>);
<a name="l04034"></a>04034         <a class="code" href="dwc__otg__cil_8c.html#63c0b4bfcf3b1c6c90c5572258439e1f">dwc_otg_set_param_pti_enable</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#9dc50d52206e9c2bf9b3cf184fa9a912">dwc_param_pti_enable_default</a>);
<a name="l04035"></a>04035         <a class="code" href="dwc__otg__cil_8c.html#e3a62b66e19a302a55046830f5eecf0c">dwc_otg_set_param_lpm_enable</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#12ae395ada45a106bdc4e6ff3006ffd7">dwc_param_lpm_enable_default</a>);
<a name="l04036"></a>04036         <a class="code" href="dwc__otg__cil_8c.html#93036faefc8179eef11c8ca0b18993a8">dwc_otg_set_param_ic_usb_cap</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#00e03f82db17880c007a150623471327">dwc_param_ic_usb_cap_default</a>);
<a name="l04037"></a>04037         <a class="code" href="dwc__otg__cil_8c.html#1ed19fed8939a352f91fe1403574135e">dwc_otg_set_param_tx_thr_length</a>(core_if,
<a name="l04038"></a>04038                                         <a class="code" href="dwc__otg__core__if_8h.html#35f8a2bd23274ef01afe6b7471603c5c">dwc_param_tx_thr_length_default</a>);
<a name="l04039"></a>04039         <a class="code" href="dwc__otg__cil_8c.html#20d005470a65927cb243b37619f6c6bf">dwc_otg_set_param_rx_thr_length</a>(core_if,
<a name="l04040"></a>04040                                         <a class="code" href="dwc__otg__core__if_8h.html#5ef7eee81a06fcee9a038264fcf79626">dwc_param_rx_thr_length_default</a>);
<a name="l04041"></a>04041         <a class="code" href="dwc__otg__cil_8c.html#9bf87dcaa6dcea51eb3d8c30439a2138">dwc_otg_set_param_ahb_thr_ratio</a>(core_if, <a class="code" href="dwc__otg__core__if_8h.html#5a5f06f045acf28eca0992898545ae03">dwc_param_ahb_thr_ratio_default</a>);
<a name="l04042"></a>04042         <span class="keywordflow">return</span> 0;
<a name="l04043"></a>04043 }
<a name="l04044"></a>04044 
<a name="l04045"></a><a class="code" href="dwc__otg__core__if_8h.html#f4f060a2decd6434bbd96703a4d1fc66">04045</a> uint8_t <a class="code" href="dwc__otg__cil_8c.html#f4f060a2decd6434bbd96703a4d1fc66">dwc_otg_is_dma_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04046"></a>04046 {
<a name="l04047"></a>04047         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a>;
<a name="l04048"></a>04048 }
<a name="l04049"></a>04049 
<a name="l04050"></a>04050 <span class="comment">/* Checks if the parameter is outside of its valid range of values */</span>
<a name="l04051"></a><a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">04051</a> <span class="preprocessor">#define DWC_OTG_PARAM_TEST(_param_, _low_, _high_) \</span>
<a name="l04052"></a>04052 <span class="preprocessor">                (((_param_) &lt; (_low_)) || \</span>
<a name="l04053"></a>04053 <span class="preprocessor">                ((_param_) &gt; (_high_)))</span>
<a name="l04054"></a>04054 <span class="preprocessor"></span>
<a name="l04055"></a>04055 <span class="comment">/* Parameter access functions */</span>
<a name="l04056"></a><a class="code" href="dwc__otg__core__if_8h.html#878cc478f43c58991c446bd78f50f8f0">04056</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#878cc478f43c58991c446bd78f50f8f0">dwc_otg_set_param_otg_cap</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04057"></a>04057 {
<a name="l04058"></a>04058         <span class="keywordtype">int</span> valid;
<a name="l04059"></a>04059         <span class="keywordtype">int</span> retval = 0;
<a name="l04060"></a>04060         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 2)) {
<a name="l04061"></a>04061                 DWC_WARN(<span class="stringliteral">"Wrong value for otg_cap parameter\n"</span>);
<a name="l04062"></a>04062                 DWC_WARN(<span class="stringliteral">"otg_cap parameter must be 0,1 or 2\n"</span>);
<a name="l04063"></a>04063                 retval = -DWC_E_INVALID;
<a name="l04064"></a>04064                 <span class="keywordflow">goto</span> out;
<a name="l04065"></a>04065         }
<a name="l04066"></a>04066 
<a name="l04067"></a>04067         valid = 1;
<a name="l04068"></a>04068         <span class="keywordflow">switch</span> (val) {
<a name="l04069"></a>04069         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__core__if_8h.html#83c71a480363001711ff07e03834c49f">DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE</a>:
<a name="l04070"></a>04070                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> !=
<a name="l04071"></a>04071                     <a class="code" href="dwc__otg__regs_8h.html#8af3c99831b24f4f12a6d5c8d738b5c1">DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG</a>)
<a name="l04072"></a>04072                         valid = 0;
<a name="l04073"></a>04073                 <span class="keywordflow">break</span>;
<a name="l04074"></a>04074         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__core__if_8h.html#f398fce430aa9b84d2429bad1f419d3e">DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE</a>:
<a name="l04075"></a>04075                 <span class="keywordflow">if</span> ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> !=
<a name="l04076"></a>04076                      <a class="code" href="dwc__otg__regs_8h.html#8af3c99831b24f4f12a6d5c8d738b5c1">DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG</a>)
<a name="l04077"></a>04077                     &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> !=
<a name="l04078"></a>04078                         <a class="code" href="dwc__otg__regs_8h.html#184dedc2208935e427ec8d70f63acc03">DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG</a>)
<a name="l04079"></a>04079                     &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> !=
<a name="l04080"></a>04080                         <a class="code" href="dwc__otg__regs_8h.html#1f8de01acf1cfba7684a6b541cdacc72">DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE</a>)
<a name="l04081"></a>04081                     &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> !=
<a name="l04082"></a>04082                       <a class="code" href="dwc__otg__regs_8h.html#77eccf27fae160a4ad7f72b1b43864c3">DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST</a>)) {
<a name="l04083"></a>04083                         valid = 0;
<a name="l04084"></a>04084                 }
<a name="l04085"></a>04085                 <span class="keywordflow">break</span>;
<a name="l04086"></a>04086         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__core__if_8h.html#42ff7d87b7b3d3a47cf1749f02ce516c">DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</a>:
<a name="l04087"></a>04087                 <span class="comment">/* always valid */</span>
<a name="l04088"></a>04088                 <span class="keywordflow">break</span>;
<a name="l04089"></a>04089         }
<a name="l04090"></a>04090         <span class="keywordflow">if</span> (!valid) {
<a name="l04091"></a>04091                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a>)) {
<a name="l04092"></a>04092                         DWC_ERROR
<a name="l04093"></a>04093                             (<span class="stringliteral">"%d invalid for otg_cap paremter. Check HW configuration.\n"</span>,
<a name="l04094"></a>04094                              val);
<a name="l04095"></a>04095                 }
<a name="l04096"></a>04096                 val =
<a name="l04097"></a>04097                     (((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> ==
<a name="l04098"></a>04098                        <a class="code" href="dwc__otg__regs_8h.html#8af3c99831b24f4f12a6d5c8d738b5c1">DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG</a>)
<a name="l04099"></a>04099                       || (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> ==
<a name="l04100"></a>04100                           <a class="code" href="dwc__otg__regs_8h.html#184dedc2208935e427ec8d70f63acc03">DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG</a>)
<a name="l04101"></a>04101                       || (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> ==
<a name="l04102"></a>04102                           <a class="code" href="dwc__otg__regs_8h.html#1f8de01acf1cfba7684a6b541cdacc72">DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE</a>)
<a name="l04103"></a>04103                       || (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#592df9b97ff9342b839d2ed76d54c652">op_mode</a> ==
<a name="l04104"></a>04104                           <a class="code" href="dwc__otg__regs_8h.html#77eccf27fae160a4ad7f72b1b43864c3">DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST</a>)) ?
<a name="l04105"></a>04105                      <a class="code" href="dwc__otg__core__if_8h.html#f398fce430aa9b84d2429bad1f419d3e">DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE</a> :
<a name="l04106"></a>04106                      <a class="code" href="dwc__otg__core__if_8h.html#42ff7d87b7b3d3a47cf1749f02ce516c">DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</a>);
<a name="l04107"></a>04107                 retval = -DWC_E_INVALID;
<a name="l04108"></a>04108         }
<a name="l04109"></a>04109 
<a name="l04110"></a>04110         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a> = val;
<a name="l04111"></a>04111       out:
<a name="l04112"></a>04112         <span class="keywordflow">return</span> retval;
<a name="l04113"></a>04113 }
<a name="l04114"></a>04114 
<a name="l04115"></a><a class="code" href="dwc__otg__core__if_8h.html#0896106921e87788480f078c86de274a">04115</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#0896106921e87788480f078c86de274a">dwc_otg_get_param_otg_cap</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04116"></a>04116 {
<a name="l04117"></a>04117         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b6960c28e9c7d82dca37645726c8f7ce">otg_cap</a>;
<a name="l04118"></a>04118 }
<a name="l04119"></a>04119 
<a name="l04120"></a><a class="code" href="dwc__otg__core__if_8h.html#d0603b00a0ff87007ded1c06613d6b87">04120</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#d0603b00a0ff87007ded1c06613d6b87">dwc_otg_set_param_opt</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04121"></a>04121 {
<a name="l04122"></a>04122         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04123"></a>04123                 DWC_WARN(<span class="stringliteral">"Wrong value for opt parameter\n"</span>);
<a name="l04124"></a>04124                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04125"></a>04125         }
<a name="l04126"></a>04126         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6d67db1b1152d788bf2fc7fdc6363f78">opt</a> = val;
<a name="l04127"></a>04127         <span class="keywordflow">return</span> 0;
<a name="l04128"></a>04128 }
<a name="l04129"></a>04129 
<a name="l04130"></a><a class="code" href="dwc__otg__core__if_8h.html#1b57cc827b21df14faa0eec1cbab1742">04130</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#1b57cc827b21df14faa0eec1cbab1742">dwc_otg_get_param_opt</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04131"></a>04131 {
<a name="l04132"></a>04132         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6d67db1b1152d788bf2fc7fdc6363f78">opt</a>;
<a name="l04133"></a>04133 }
<a name="l04134"></a>04134 
<a name="l04135"></a><a class="code" href="dwc__otg__core__if_8h.html#b4fbe11281b8200b70202d4e0048a9d7">04135</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#b4fbe11281b8200b70202d4e0048a9d7">dwc_otg_set_param_dma_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04136"></a>04136 {
<a name="l04137"></a>04137         <span class="keywordtype">int</span> retval = 0;
<a name="l04138"></a>04138         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04139"></a>04139                 DWC_WARN(<span class="stringliteral">"Wrong value for dma enable\n"</span>);
<a name="l04140"></a>04140                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04141"></a>04141         }
<a name="l04142"></a>04142 
<a name="l04143"></a>04143         <span class="keywordflow">if</span> ((val == 1) &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e5000f58c6a0f09c75375b4c912af0eb">architecture</a> == 0)) {
<a name="l04144"></a>04144                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3c791cb4898379d156acc47c5b9a84fc">dma_enable</a>)) {
<a name="l04145"></a>04145                         DWC_ERROR
<a name="l04146"></a>04146                             (<span class="stringliteral">"%d invalid for dma_enable paremter. Check HW configuration.\n"</span>,
<a name="l04147"></a>04147                              val);
<a name="l04148"></a>04148                 }
<a name="l04149"></a>04149                 val = 0;
<a name="l04150"></a>04150                 retval = -DWC_E_INVALID;
<a name="l04151"></a>04151         }
<a name="l04152"></a>04152 
<a name="l04153"></a>04153         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3c791cb4898379d156acc47c5b9a84fc">dma_enable</a> = val;
<a name="l04154"></a>04154         <span class="keywordflow">if</span> (val == 0) {
<a name="l04155"></a>04155                 <a class="code" href="dwc__otg__cil_8c.html#7eae744525314774d3b390f116db126c">dwc_otg_set_param_dma_desc_enable</a>(core_if, 0);
<a name="l04156"></a>04156         }
<a name="l04157"></a>04157         <span class="keywordflow">return</span> retval;
<a name="l04158"></a>04158 }
<a name="l04159"></a>04159 
<a name="l04160"></a><a class="code" href="dwc__otg__core__if_8h.html#0c78da7b7e7b59b31bd99a07d926a298">04160</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#0c78da7b7e7b59b31bd99a07d926a298">dwc_otg_get_param_dma_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04161"></a>04161 {
<a name="l04162"></a>04162         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3c791cb4898379d156acc47c5b9a84fc">dma_enable</a>;
<a name="l04163"></a>04163 }
<a name="l04164"></a>04164 
<a name="l04165"></a><a class="code" href="dwc__otg__core__if_8h.html#7eae744525314774d3b390f116db126c">04165</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#7eae744525314774d3b390f116db126c">dwc_otg_set_param_dma_desc_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04166"></a>04166 {
<a name="l04167"></a>04167         <span class="keywordtype">int</span> retval = 0;
<a name="l04168"></a>04168         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04169"></a>04169                 DWC_WARN(<span class="stringliteral">"Wrong value for dma_enable\n"</span>);
<a name="l04170"></a>04170                 DWC_WARN(<span class="stringliteral">"dma_desc_enable must be 0 or 1\n"</span>);
<a name="l04171"></a>04171                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04172"></a>04172         }
<a name="l04173"></a>04173 
<a name="l04174"></a>04174         <span class="keywordflow">if</span> ((val == 1)
<a name="l04175"></a>04175             &amp;&amp; ((<a class="code" href="dwc__otg__cil_8c.html#0c78da7b7e7b59b31bd99a07d926a298">dwc_otg_get_param_dma_enable</a>(core_if) == 0)
<a name="l04176"></a>04176                 || (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#988888a48e9088d0e9f889818eb63509">desc_dma</a> == 0))) {
<a name="l04177"></a>04177                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04178"></a>04178                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a>)) {
<a name="l04179"></a>04179                         DWC_ERROR
<a name="l04180"></a>04180                             (<span class="stringliteral">"%d invalid for dma_desc_enable paremter. Check HW configuration.\n"</span>,
<a name="l04181"></a>04181                              val);
<a name="l04182"></a>04182                 }
<a name="l04183"></a>04183                 val = 0;
<a name="l04184"></a>04184                 retval = -DWC_E_INVALID;
<a name="l04185"></a>04185         }
<a name="l04186"></a>04186         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a> = val;
<a name="l04187"></a>04187         <span class="keywordflow">return</span> retval;
<a name="l04188"></a>04188 }
<a name="l04189"></a>04189 
<a name="l04190"></a><a class="code" href="dwc__otg__core__if_8h.html#5cac7b3770cefa9db25bb46193134c5a">04190</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#5cac7b3770cefa9db25bb46193134c5a">dwc_otg_get_param_dma_desc_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04191"></a>04191 {
<a name="l04192"></a>04192         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#36c5bcf00d0f776b5c9e84e5d8ae408d">dma_desc_enable</a>;
<a name="l04193"></a>04193 }
<a name="l04194"></a>04194 
<a name="l04195"></a><a class="code" href="dwc__otg__core__if_8h.html#8bd669637630521655c455c03d470e10">04195</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#8bd669637630521655c455c03d470e10">dwc_otg_set_param_host_support_fs_ls_low_power</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04196"></a>04196                                                    int32_t val)
<a name="l04197"></a>04197 {
<a name="l04198"></a>04198         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04199"></a>04199                 DWC_WARN(<span class="stringliteral">"Wrong value for host_support_fs_low_power\n"</span>);
<a name="l04200"></a>04200                 DWC_WARN(<span class="stringliteral">"host_support_fs_low_power must be 0 or 1\n"</span>);
<a name="l04201"></a>04201                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04202"></a>04202         }
<a name="l04203"></a>04203         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#85cad588a450b8497347af9cf166bfde">host_support_fs_ls_low_power</a> = val;
<a name="l04204"></a>04204         <span class="keywordflow">return</span> 0;
<a name="l04205"></a>04205 }
<a name="l04206"></a>04206 
<a name="l04207"></a><a class="code" href="dwc__otg__core__if_8h.html#ce7a69af8ef1970a640d0a23c7c8f12a">04207</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#ce7a69af8ef1970a640d0a23c7c8f12a">dwc_otg_get_param_host_support_fs_ls_low_power</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *
<a name="l04208"></a>04208                                                        core_if)
<a name="l04209"></a>04209 {
<a name="l04210"></a>04210         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#85cad588a450b8497347af9cf166bfde">host_support_fs_ls_low_power</a>;
<a name="l04211"></a>04211 }
<a name="l04212"></a>04212 
<a name="l04213"></a><a class="code" href="dwc__otg__core__if_8h.html#61bb728cc80220e5173d5e3126dd4fd1">04213</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#61bb728cc80220e5173d5e3126dd4fd1">dwc_otg_set_param_enable_dynamic_fifo</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04214"></a>04214                                           int32_t val)
<a name="l04215"></a>04215 {
<a name="l04216"></a>04216         <span class="keywordtype">int</span> retval = 0;
<a name="l04217"></a>04217         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04218"></a>04218                 DWC_WARN(<span class="stringliteral">"Wrong value for enable_dynamic_fifo\n"</span>);
<a name="l04219"></a>04219                 DWC_WARN(<span class="stringliteral">"enable_dynamic_fifo must be 0 or 1\n"</span>);
<a name="l04220"></a>04220                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04221"></a>04221         }
<a name="l04222"></a>04222 
<a name="l04223"></a>04223         <span class="keywordflow">if</span> ((val == 1) &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#b6bfbfe650352dec82a02d15677fe88d">dynamic_fifo</a> == 0)) {
<a name="l04224"></a>04224                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04225"></a>04225                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8c169633d4a6f28e964cef9f597c6e03">enable_dynamic_fifo</a>)) {
<a name="l04226"></a>04226                         DWC_ERROR
<a name="l04227"></a>04227                             (<span class="stringliteral">"%d invalid for enable_dynamic_fifo paremter. Check HW configuration.\n"</span>,
<a name="l04228"></a>04228                              val);
<a name="l04229"></a>04229                 }
<a name="l04230"></a>04230                 val = 0;
<a name="l04231"></a>04231                 retval = -DWC_E_INVALID;
<a name="l04232"></a>04232         }
<a name="l04233"></a>04233         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8c169633d4a6f28e964cef9f597c6e03">enable_dynamic_fifo</a> = val;
<a name="l04234"></a>04234         <span class="keywordflow">return</span> retval;
<a name="l04235"></a>04235 }
<a name="l04236"></a>04236 
<a name="l04237"></a><a class="code" href="dwc__otg__core__if_8h.html#3bc5fc1c94b4bb1a5b5dcca6fa71584e">04237</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#3bc5fc1c94b4bb1a5b5dcca6fa71584e">dwc_otg_get_param_enable_dynamic_fifo</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04238"></a>04238 {
<a name="l04239"></a>04239         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8c169633d4a6f28e964cef9f597c6e03">enable_dynamic_fifo</a>;
<a name="l04240"></a>04240 }
<a name="l04241"></a>04241 
<a name="l04242"></a><a class="code" href="dwc__otg__core__if_8h.html#69d52c46eb236816b20675ecb57975ae">04242</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#69d52c46eb236816b20675ecb57975ae">dwc_otg_set_param_data_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04243"></a>04243 {
<a name="l04244"></a>04244         <span class="keywordtype">int</span> retval = 0;
<a name="l04245"></a>04245         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 32, 32768)) {
<a name="l04246"></a>04246                 DWC_WARN(<span class="stringliteral">"Wrong value for data_fifo_size\n"</span>);
<a name="l04247"></a>04247                 DWC_WARN(<span class="stringliteral">"data_fifo_size must be 32-32768\n"</span>);
<a name="l04248"></a>04248                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04249"></a>04249         }
<a name="l04250"></a>04250 
<a name="l04251"></a>04251         <span class="keywordflow">if</span> (val &gt; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#f885715ddb953dbe95acc08e49264706">dfifo_depth</a>) {
<a name="l04252"></a>04252                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04253"></a>04253                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d8dc206f54165f52c7f8599731d0f95">data_fifo_size</a>)) {
<a name="l04254"></a>04254                         DWC_ERROR
<a name="l04255"></a>04255                             (<span class="stringliteral">"%d invalid for data_fifo_size parameter. Check HW configuration.\n"</span>,
<a name="l04256"></a>04256                              val);
<a name="l04257"></a>04257                 }
<a name="l04258"></a>04258                 val = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#f885715ddb953dbe95acc08e49264706">dfifo_depth</a>;
<a name="l04259"></a>04259                 retval = -DWC_E_INVALID;
<a name="l04260"></a>04260         }
<a name="l04261"></a>04261 
<a name="l04262"></a>04262         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d8dc206f54165f52c7f8599731d0f95">data_fifo_size</a> = val;
<a name="l04263"></a>04263         <span class="keywordflow">return</span> retval;
<a name="l04264"></a>04264 }
<a name="l04265"></a>04265 
<a name="l04266"></a><a class="code" href="dwc__otg__core__if_8h.html#3695ec355114fb8da2f57b7f5c2159b7">04266</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#3695ec355114fb8da2f57b7f5c2159b7">dwc_otg_get_param_data_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04267"></a>04267 {
<a name="l04268"></a>04268         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d8dc206f54165f52c7f8599731d0f95">data_fifo_size</a>;
<a name="l04269"></a>04269 }
<a name="l04270"></a>04270 
<a name="l04271"></a><a class="code" href="dwc__otg__core__if_8h.html#0fa4db196053869ac19832c03c62913f">04271</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#0fa4db196053869ac19832c03c62913f">dwc_otg_set_param_dev_rx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04272"></a>04272 {
<a name="l04273"></a>04273         <span class="keywordtype">int</span> retval = 0;
<a name="l04274"></a>04274         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 32768)) {
<a name="l04275"></a>04275                 DWC_WARN(<span class="stringliteral">"Wrong value for dev_rx_fifo_size\n"</span>);
<a name="l04276"></a>04276                 DWC_WARN(<span class="stringliteral">"dev_rx_fifo_size must be 16-32768\n"</span>);
<a name="l04277"></a>04277                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04278"></a>04278         }
<a name="l04279"></a>04279 
<a name="l04280"></a>04280         <span class="keywordflow">if</span> (val &gt; dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>)) {
<a name="l04281"></a>04281                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>)) {
<a name="l04282"></a>04282                 DWC_WARN(<span class="stringliteral">"%d invalid for dev_rx_fifo_size parameter\n"</span>, val);
<a name="l04283"></a>04283                 }
<a name="l04284"></a>04284                 val = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>);
<a name="l04285"></a>04285                 retval = -DWC_E_INVALID;
<a name="l04286"></a>04286         }
<a name="l04287"></a>04287 
<a name="l04288"></a>04288         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a> = val;
<a name="l04289"></a>04289         <span class="keywordflow">return</span> retval;
<a name="l04290"></a>04290 }
<a name="l04291"></a>04291 
<a name="l04292"></a><a class="code" href="dwc__otg__core__if_8h.html#56781e1cc653e948147afab10c19b72a">04292</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#56781e1cc653e948147afab10c19b72a">dwc_otg_get_param_dev_rx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04293"></a>04293 {
<a name="l04294"></a>04294         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#24ea6f9329f64ac0ad2d31dafe0d1d8c">dev_rx_fifo_size</a>;
<a name="l04295"></a>04295 }
<a name="l04296"></a>04296 
<a name="l04297"></a><a class="code" href="dwc__otg__core__if_8h.html#4f7059cecabbf8cfe5014112ba9a3d42">04297</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#4f7059cecabbf8cfe5014112ba9a3d42">dwc_otg_set_param_dev_nperio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04298"></a>04298                                               int32_t val)
<a name="l04299"></a>04299 {
<a name="l04300"></a>04300         <span class="keywordtype">int</span> retval = 0;
<a name="l04301"></a>04301 
<a name="l04302"></a>04302         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 32768)) {
<a name="l04303"></a>04303                 DWC_WARN(<span class="stringliteral">"Wrong value for dev_nperio_tx_fifo\n"</span>);
<a name="l04304"></a>04304                 DWC_WARN(<span class="stringliteral">"dev_nperio_tx_fifo must be 16-32768\n"</span>);
<a name="l04305"></a>04305                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04306"></a>04306         }
<a name="l04307"></a>04307 
<a name="l04308"></a>04308         <span class="keywordflow">if</span> (val &gt; (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>) &gt;&gt; 16)) {
<a name="l04309"></a>04309                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04310"></a>04310                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a>)) {
<a name="l04311"></a>04311                         DWC_ERROR
<a name="l04312"></a>04312                             (<span class="stringliteral">"%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n"</span>,
<a name="l04313"></a>04313                              val);
<a name="l04314"></a>04314                 }
<a name="l04315"></a>04315                 val =
<a name="l04316"></a>04316                     (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>) &gt;&gt;
<a name="l04317"></a>04317                      16);
<a name="l04318"></a>04318                 retval = -DWC_E_INVALID;
<a name="l04319"></a>04319         }
<a name="l04320"></a>04320 
<a name="l04321"></a>04321         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a> = val;
<a name="l04322"></a>04322         <span class="keywordflow">return</span> retval;
<a name="l04323"></a>04323 }
<a name="l04324"></a>04324 
<a name="l04325"></a><a class="code" href="dwc__otg__core__if_8h.html#bb61fc259fe1dc0aee41a3c8b4e99b88">04325</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#bb61fc259fe1dc0aee41a3c8b4e99b88">dwc_otg_get_param_dev_nperio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04326"></a>04326 {
<a name="l04327"></a>04327         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d08d9aee1fb4e6508089415d6150176e">dev_nperio_tx_fifo_size</a>;
<a name="l04328"></a>04328 }
<a name="l04329"></a>04329 
<a name="l04330"></a><a class="code" href="dwc__otg__core__if_8h.html#254c1e97cf22fe34b7383165e30071eb">04330</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#254c1e97cf22fe34b7383165e30071eb">dwc_otg_set_param_host_rx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04331"></a>04331                                         int32_t val)
<a name="l04332"></a>04332 {
<a name="l04333"></a>04333         <span class="keywordtype">int</span> retval = 0;
<a name="l04334"></a>04334 
<a name="l04335"></a>04335         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 32768)) {
<a name="l04336"></a>04336                 DWC_WARN(<span class="stringliteral">"Wrong value for host_rx_fifo_size\n"</span>);
<a name="l04337"></a>04337                 DWC_WARN(<span class="stringliteral">"host_rx_fifo_size must be 16-32768\n"</span>);
<a name="l04338"></a>04338                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04339"></a>04339         }
<a name="l04340"></a>04340 
<a name="l04341"></a>04341         <span class="keywordflow">if</span> (val &gt; dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>)) {
<a name="l04342"></a>04342                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04343"></a>04343                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2b2ab9c2fe16db70b136515b2e981f6b">host_rx_fifo_size</a>)) {
<a name="l04344"></a>04344                         DWC_ERROR
<a name="l04345"></a>04345                             (<span class="stringliteral">"%d invalid for host_rx_fifo_size. Check HW configuration.\n"</span>,
<a name="l04346"></a>04346                              val);
<a name="l04347"></a>04347                 }
<a name="l04348"></a>04348                 val = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>);
<a name="l04349"></a>04349                 retval = -DWC_E_INVALID;
<a name="l04350"></a>04350         }
<a name="l04351"></a>04351 
<a name="l04352"></a>04352         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2b2ab9c2fe16db70b136515b2e981f6b">host_rx_fifo_size</a> = val;
<a name="l04353"></a>04353         <span class="keywordflow">return</span> retval;
<a name="l04354"></a>04354 
<a name="l04355"></a>04355 }
<a name="l04356"></a>04356 
<a name="l04357"></a><a class="code" href="dwc__otg__core__if_8h.html#7b964a905858d04ce43159bbfca20f34">04357</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#7b964a905858d04ce43159bbfca20f34">dwc_otg_get_param_host_rx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04358"></a>04358 {
<a name="l04359"></a>04359         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2b2ab9c2fe16db70b136515b2e981f6b">host_rx_fifo_size</a>;
<a name="l04360"></a>04360 }
<a name="l04361"></a>04361 
<a name="l04362"></a><a class="code" href="dwc__otg__core__if_8h.html#a66ca9f9345a13606148b050f8690a56">04362</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#a66ca9f9345a13606148b050f8690a56">dwc_otg_set_param_host_nperio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04363"></a>04363                                                int32_t val)
<a name="l04364"></a>04364 {
<a name="l04365"></a>04365         <span class="keywordtype">int</span> retval = 0;
<a name="l04366"></a>04366 
<a name="l04367"></a>04367         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 32768)) {
<a name="l04368"></a>04368                 DWC_WARN(<span class="stringliteral">"Wrong value for host_nperio_tx_fifo_size\n"</span>);
<a name="l04369"></a>04369                 DWC_WARN(<span class="stringliteral">"host_nperio_tx_fifo_size must be 16-32768\n"</span>);
<a name="l04370"></a>04370                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04371"></a>04371         }
<a name="l04372"></a>04372 
<a name="l04373"></a>04373         <span class="keywordflow">if</span> (val &gt; (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>) &gt;&gt; 16)) {
<a name="l04374"></a>04374                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04375"></a>04375                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6ff00857d99f72c0cfd6198cbcfab9a7">host_nperio_tx_fifo_size</a>)) {
<a name="l04376"></a>04376                         DWC_ERROR
<a name="l04377"></a>04377                             (<span class="stringliteral">"%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n"</span>,
<a name="l04378"></a>04378                              val);
<a name="l04379"></a>04379                 }
<a name="l04380"></a>04380                 val =
<a name="l04381"></a>04381                     (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>) &gt;&gt;
<a name="l04382"></a>04382                      16);
<a name="l04383"></a>04383                 retval = -DWC_E_INVALID;
<a name="l04384"></a>04384         }
<a name="l04385"></a>04385 
<a name="l04386"></a>04386         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6ff00857d99f72c0cfd6198cbcfab9a7">host_nperio_tx_fifo_size</a> = val;
<a name="l04387"></a>04387         <span class="keywordflow">return</span> retval;
<a name="l04388"></a>04388 }
<a name="l04389"></a>04389 
<a name="l04390"></a><a class="code" href="dwc__otg__core__if_8h.html#e53a7fddb0a2689e463cbd9c441ee004">04390</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#e53a7fddb0a2689e463cbd9c441ee004">dwc_otg_get_param_host_nperio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04391"></a>04391 {
<a name="l04392"></a>04392         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6ff00857d99f72c0cfd6198cbcfab9a7">host_nperio_tx_fifo_size</a>;
<a name="l04393"></a>04393 }
<a name="l04394"></a>04394 
<a name="l04395"></a><a class="code" href="dwc__otg__core__if_8h.html#e4ce399208d8a85dcb9dedd1fb8cd8ce">04395</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#e4ce399208d8a85dcb9dedd1fb8cd8ce">dwc_otg_set_param_host_perio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04396"></a>04396                                               int32_t val)
<a name="l04397"></a>04397 {
<a name="l04398"></a>04398         <span class="keywordtype">int</span> retval = 0;
<a name="l04399"></a>04399         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 32768)) {
<a name="l04400"></a>04400                 DWC_WARN(<span class="stringliteral">"Wrong value for host_perio_tx_fifo_size\n"</span>);
<a name="l04401"></a>04401                 DWC_WARN(<span class="stringliteral">"host_perio_tx_fifo_size must be 16-32768\n"</span>);
<a name="l04402"></a>04402                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04403"></a>04403         }
<a name="l04404"></a>04404 
<a name="l04405"></a>04405         <span class="keywordflow">if</span> (val &gt;
<a name="l04406"></a>04406             ((dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>) &gt;&gt; 16))) {
<a name="l04407"></a>04407                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04408"></a>04408                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#5bc3cac5c81fd8d6fd291ca4b7de3e28">host_perio_tx_fifo_size</a>)) {
<a name="l04409"></a>04409                         DWC_ERROR
<a name="l04410"></a>04410                             (<span class="stringliteral">"%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n"</span>,
<a name="l04411"></a>04411                              val);
<a name="l04412"></a>04412                 }
<a name="l04413"></a>04413                 val =
<a name="l04414"></a>04414                     (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>) &gt;&gt;
<a name="l04415"></a>04415                      16);
<a name="l04416"></a>04416                 retval = -DWC_E_INVALID;
<a name="l04417"></a>04417         }
<a name="l04418"></a>04418 
<a name="l04419"></a>04419         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#5bc3cac5c81fd8d6fd291ca4b7de3e28">host_perio_tx_fifo_size</a> = val;
<a name="l04420"></a>04420         <span class="keywordflow">return</span> retval;
<a name="l04421"></a>04421 }
<a name="l04422"></a>04422 
<a name="l04423"></a><a class="code" href="dwc__otg__core__if_8h.html#9b2de0caea0d9ee86258ac4bbe63acd5">04423</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#9b2de0caea0d9ee86258ac4bbe63acd5">dwc_otg_get_param_host_perio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04424"></a>04424 {
<a name="l04425"></a>04425         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#5bc3cac5c81fd8d6fd291ca4b7de3e28">host_perio_tx_fifo_size</a>;
<a name="l04426"></a>04426 }
<a name="l04427"></a>04427 
<a name="l04428"></a><a class="code" href="dwc__otg__core__if_8h.html#2eee676071d6bb4eba53b413e80b045f">04428</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#2eee676071d6bb4eba53b413e80b045f">dwc_otg_set_param_max_transfer_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04429"></a>04429                                         int32_t val)
<a name="l04430"></a>04430 {
<a name="l04431"></a>04431         <span class="keywordtype">int</span> retval = 0;
<a name="l04432"></a>04432 
<a name="l04433"></a>04433         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 2047, 524288)) {
<a name="l04434"></a>04434                 DWC_WARN(<span class="stringliteral">"Wrong value for max_transfer_size\n"</span>);
<a name="l04435"></a>04435                 DWC_WARN(<span class="stringliteral">"max_transfer_size must be 2047-524288\n"</span>);
<a name="l04436"></a>04436                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04437"></a>04437         }
<a name="l04438"></a>04438 
<a name="l04439"></a>04439         <span class="keywordflow">if</span> (val &gt;= (1 &lt;&lt; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#66f311995decf2f11d620aa6a56fa26e">xfer_size_cntr_width</a> + 11))) {
<a name="l04440"></a>04440                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04441"></a>04441                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e614d1d2ee740cd972ca76ed0dffec74">max_transfer_size</a>)) {
<a name="l04442"></a>04442                         DWC_ERROR
<a name="l04443"></a>04443                             (<span class="stringliteral">"%d invalid for max_transfer_size. Check HW configuration.\n"</span>,
<a name="l04444"></a>04444                              val);
<a name="l04445"></a>04445                 }
<a name="l04446"></a>04446                 val =
<a name="l04447"></a>04447                     ((1 &lt;&lt; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#a397ea503f5155d8e3a66cc82d7937f2">packet_size_cntr_width</a> + 11)) -
<a name="l04448"></a>04448                      1);
<a name="l04449"></a>04449                 retval = -DWC_E_INVALID;
<a name="l04450"></a>04450         }
<a name="l04451"></a>04451 
<a name="l04452"></a>04452         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e614d1d2ee740cd972ca76ed0dffec74">max_transfer_size</a> = val;
<a name="l04453"></a>04453         <span class="keywordflow">return</span> retval;
<a name="l04454"></a>04454 }
<a name="l04455"></a>04455 
<a name="l04456"></a><a class="code" href="dwc__otg__core__if_8h.html#307c59e350a8ea67ef5d1c02f79de17b">04456</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#307c59e350a8ea67ef5d1c02f79de17b">dwc_otg_get_param_max_transfer_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04457"></a>04457 {
<a name="l04458"></a>04458         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e614d1d2ee740cd972ca76ed0dffec74">max_transfer_size</a>;
<a name="l04459"></a>04459 }
<a name="l04460"></a>04460 
<a name="l04461"></a><a class="code" href="dwc__otg__core__if_8h.html#a1c52f0740f7d0b72c980b38cc4314d1">04461</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#a1c52f0740f7d0b72c980b38cc4314d1">dwc_otg_set_param_max_packet_count</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04462"></a>04462 {
<a name="l04463"></a>04463         <span class="keywordtype">int</span> retval = 0;
<a name="l04464"></a>04464 
<a name="l04465"></a>04465         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 15, 511)) {
<a name="l04466"></a>04466                 DWC_WARN(<span class="stringliteral">"Wrong value for max_packet_count\n"</span>);
<a name="l04467"></a>04467                 DWC_WARN(<span class="stringliteral">"max_packet_count must be 15-511\n"</span>);
<a name="l04468"></a>04468                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04469"></a>04469         }
<a name="l04470"></a>04470 
<a name="l04471"></a>04471         <span class="keywordflow">if</span> (val &gt; (1 &lt;&lt; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#a397ea503f5155d8e3a66cc82d7937f2">packet_size_cntr_width</a> + 4))) {
<a name="l04472"></a>04472                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04473"></a>04473                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e17230afa013a15beda38565d19fa933">max_packet_count</a>)) {
<a name="l04474"></a>04474                         DWC_ERROR
<a name="l04475"></a>04475                             (<span class="stringliteral">"%d invalid for max_packet_count. Check HW configuration.\n"</span>,
<a name="l04476"></a>04476                              val);
<a name="l04477"></a>04477                 }
<a name="l04478"></a>04478                 val =
<a name="l04479"></a>04479                     ((1 &lt;&lt; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#a397ea503f5155d8e3a66cc82d7937f2">packet_size_cntr_width</a> + 4)) - 1);
<a name="l04480"></a>04480                 retval = -DWC_E_INVALID;
<a name="l04481"></a>04481         }
<a name="l04482"></a>04482 
<a name="l04483"></a>04483         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e17230afa013a15beda38565d19fa933">max_packet_count</a> = val;
<a name="l04484"></a>04484         <span class="keywordflow">return</span> retval;
<a name="l04485"></a>04485 }
<a name="l04486"></a>04486 
<a name="l04487"></a><a class="code" href="dwc__otg__core__if_8h.html#765e82d04dc91bdc93c129d9ba7c5161">04487</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#765e82d04dc91bdc93c129d9ba7c5161">dwc_otg_get_param_max_packet_count</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04488"></a>04488 {
<a name="l04489"></a>04489         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#e17230afa013a15beda38565d19fa933">max_packet_count</a>;
<a name="l04490"></a>04490 }
<a name="l04491"></a>04491 
<a name="l04492"></a><a class="code" href="dwc__otg__core__if_8h.html#f802acfc49b3fbb86159036f8f317f76">04492</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#f802acfc49b3fbb86159036f8f317f76">dwc_otg_set_param_host_channels</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04493"></a>04493 {
<a name="l04494"></a>04494         <span class="keywordtype">int</span> retval = 0;
<a name="l04495"></a>04495 
<a name="l04496"></a>04496         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 1, 16)) {
<a name="l04497"></a>04497                 DWC_WARN(<span class="stringliteral">"Wrong value for host_channels\n"</span>);
<a name="l04498"></a>04498                 DWC_WARN(<span class="stringliteral">"host_channels must be 1-16\n"</span>);
<a name="l04499"></a>04499                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04500"></a>04500         }
<a name="l04501"></a>04501 
<a name="l04502"></a>04502         <span class="keywordflow">if</span> (val &gt; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#83708a4d45e8d019892367c5ae9f6fd0">num_host_chan</a> + 1)) {
<a name="l04503"></a>04503                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04504"></a>04504                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c1b433c6965aa7d48f6ca6818c592039">host_channels</a>)) {
<a name="l04505"></a>04505                         DWC_ERROR
<a name="l04506"></a>04506                             (<span class="stringliteral">"%d invalid for host_channels. Check HW configurations.\n"</span>,
<a name="l04507"></a>04507                              val);
<a name="l04508"></a>04508                 }
<a name="l04509"></a>04509                 val = (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#83708a4d45e8d019892367c5ae9f6fd0">num_host_chan</a> + 1);
<a name="l04510"></a>04510                 retval = -DWC_E_INVALID;
<a name="l04511"></a>04511         }
<a name="l04512"></a>04512 
<a name="l04513"></a>04513         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c1b433c6965aa7d48f6ca6818c592039">host_channels</a> = val;
<a name="l04514"></a>04514         <span class="keywordflow">return</span> retval;
<a name="l04515"></a>04515 }
<a name="l04516"></a>04516 
<a name="l04517"></a><a class="code" href="dwc__otg__core__if_8h.html#e1235c11a6a3e8d0e78df59d86d4d287">04517</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#e1235c11a6a3e8d0e78df59d86d4d287">dwc_otg_get_param_host_channels</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04518"></a>04518 {
<a name="l04519"></a>04519         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c1b433c6965aa7d48f6ca6818c592039">host_channels</a>;
<a name="l04520"></a>04520 }
<a name="l04521"></a>04521 
<a name="l04522"></a><a class="code" href="dwc__otg__core__if_8h.html#75d3b409824c0ca52631277398ba8367">04522</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#75d3b409824c0ca52631277398ba8367">dwc_otg_set_param_dev_endpoints</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04523"></a>04523 {
<a name="l04524"></a>04524         <span class="keywordtype">int</span> retval = 0;
<a name="l04525"></a>04525 
<a name="l04526"></a>04526         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 1, 15)) {
<a name="l04527"></a>04527                 DWC_WARN(<span class="stringliteral">"Wrong value for dev_endpoints\n"</span>);
<a name="l04528"></a>04528                 DWC_WARN(<span class="stringliteral">"dev_endpoints must be 1-15\n"</span>);
<a name="l04529"></a>04529                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04530"></a>04530         }
<a name="l04531"></a>04531 
<a name="l04532"></a>04532         <span class="keywordflow">if</span> (val &gt; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#9f827f334b58643849598ce1fa314c5a">num_dev_ep</a>)) {
<a name="l04533"></a>04533                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>
<a name="l04534"></a>04534                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#17d0dda7fe2cd51726cd1dd34c57b94a">dev_endpoints</a>)) {
<a name="l04535"></a>04535                         DWC_ERROR
<a name="l04536"></a>04536                             (<span class="stringliteral">"%d invalid for dev_endpoints. Check HW configurations.\n"</span>,
<a name="l04537"></a>04537                              val);
<a name="l04538"></a>04538                 }
<a name="l04539"></a>04539                 val = core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#9f827f334b58643849598ce1fa314c5a">num_dev_ep</a>;
<a name="l04540"></a>04540                 retval = -DWC_E_INVALID;
<a name="l04541"></a>04541         }
<a name="l04542"></a>04542 
<a name="l04543"></a>04543         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#17d0dda7fe2cd51726cd1dd34c57b94a">dev_endpoints</a> = val;
<a name="l04544"></a>04544         <span class="keywordflow">return</span> retval;
<a name="l04545"></a>04545 }
<a name="l04546"></a>04546 
<a name="l04547"></a><a class="code" href="dwc__otg__core__if_8h.html#27447ccef5d5a1c3e5c93ed3b352e152">04547</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#27447ccef5d5a1c3e5c93ed3b352e152">dwc_otg_get_param_dev_endpoints</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04548"></a>04548 {
<a name="l04549"></a>04549         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#17d0dda7fe2cd51726cd1dd34c57b94a">dev_endpoints</a>;
<a name="l04550"></a>04550 }
<a name="l04551"></a>04551 
<a name="l04552"></a><a class="code" href="dwc__otg__core__if_8h.html#2b7087c85c0ea1520ec2e091b80bf36b">04552</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#2b7087c85c0ea1520ec2e091b80bf36b">dwc_otg_set_param_phy_type</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04553"></a>04553 {
<a name="l04554"></a>04554         <span class="keywordtype">int</span> retval = 0;
<a name="l04555"></a>04555         <span class="keywordtype">int</span> valid = 0;
<a name="l04556"></a>04556 
<a name="l04557"></a>04557         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 2)) {
<a name="l04558"></a>04558                 DWC_WARN(<span class="stringliteral">"Wrong value for phy_type\n"</span>);
<a name="l04559"></a>04559                 DWC_WARN(<span class="stringliteral">"phy_type must be 0,1 or 2\n"</span>);
<a name="l04560"></a>04560                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04561"></a>04561         }
<a name="l04562"></a>04562 <span class="preprocessor">#ifndef NO_FS_PHY_HW_CHECKS</span>
<a name="l04563"></a>04563 <span class="preprocessor"></span>        <span class="keywordflow">if</span> ((val == <a class="code" href="dwc__otg__core__if_8h.html#825a1595a3b15dc34adb88984b8b027e">DWC_PHY_TYPE_PARAM_UTMI</a>) &amp;&amp;
<a name="l04564"></a>04564             ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 1) ||
<a name="l04565"></a>04565              (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 3))) {
<a name="l04566"></a>04566                 valid = 1;
<a name="l04567"></a>04567         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((val == <a class="code" href="dwc__otg__core__if_8h.html#1951e77698d1cecdac00c786428146bf">DWC_PHY_TYPE_PARAM_ULPI</a>) &amp;&amp;
<a name="l04568"></a>04568                    ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 2) ||
<a name="l04569"></a>04569                     (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 3))) {
<a name="l04570"></a>04570                 valid = 1;
<a name="l04571"></a>04571         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((val == <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>) &amp;&amp;
<a name="l04572"></a>04572                    (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#e75417d7e2d1843abf6e48f67851326e">fs_phy_type</a> == 1)) {
<a name="l04573"></a>04573                 valid = 1;
<a name="l04574"></a>04574         }
<a name="l04575"></a>04575         <span class="keywordflow">if</span> (!valid) {
<a name="l04576"></a>04576                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a>)) {
<a name="l04577"></a>04577                         DWC_ERROR
<a name="l04578"></a>04578                             (<span class="stringliteral">"%d invalid for phy_type. Check HW configurations.\n"</span>,
<a name="l04579"></a>04579                              val);
<a name="l04580"></a>04580                 }
<a name="l04581"></a>04581                 <span class="keywordflow">if</span> (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a>) {
<a name="l04582"></a>04582                         <span class="keywordflow">if</span> ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 3) ||
<a name="l04583"></a>04583                             (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#a248a2502e3c440d7b6e4ad61d396f4e">hs_phy_type</a> == 1)) {
<a name="l04584"></a>04584                                 val = <a class="code" href="dwc__otg__core__if_8h.html#825a1595a3b15dc34adb88984b8b027e">DWC_PHY_TYPE_PARAM_UTMI</a>;
<a name="l04585"></a>04585                         } <span class="keywordflow">else</span> {
<a name="l04586"></a>04586                                 val = <a class="code" href="dwc__otg__core__if_8h.html#1951e77698d1cecdac00c786428146bf">DWC_PHY_TYPE_PARAM_ULPI</a>;
<a name="l04587"></a>04587                         }
<a name="l04588"></a>04588                 }
<a name="l04589"></a>04589                 retval = -DWC_E_INVALID;
<a name="l04590"></a>04590         }
<a name="l04591"></a>04591 <span class="preprocessor">#endif</span>
<a name="l04592"></a>04592 <span class="preprocessor"></span>        core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a> = val;
<a name="l04593"></a>04593         <span class="keywordflow">return</span> retval;
<a name="l04594"></a>04594 }
<a name="l04595"></a>04595 
<a name="l04596"></a><a class="code" href="dwc__otg__core__if_8h.html#e49dd633ec87aa71335ef6ef312283a3">04596</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#e49dd633ec87aa71335ef6ef312283a3">dwc_otg_get_param_phy_type</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04597"></a>04597 {
<a name="l04598"></a>04598         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b5d4e0c98c46d0d4e80b6faf66daf72">phy_type</a>;
<a name="l04599"></a>04599 }
<a name="l04600"></a>04600 
<a name="l04601"></a><a class="code" href="dwc__otg__core__if_8h.html#7acd153b5577a3db825fa08d243ae856">04601</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#7acd153b5577a3db825fa08d243ae856">dwc_otg_set_param_speed</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04602"></a>04602 {
<a name="l04603"></a>04603         <span class="keywordtype">int</span> retval = 0;
<a name="l04604"></a>04604         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04605"></a>04605                 DWC_WARN(<span class="stringliteral">"Wrong value for speed parameter\n"</span>);
<a name="l04606"></a>04606                 DWC_WARN(<span class="stringliteral">"max_speed parameter must be 0 or 1\n"</span>);
<a name="l04607"></a>04607                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04608"></a>04608         }
<a name="l04609"></a>04609         <span class="keywordflow">if</span> ((val == 0)
<a name="l04610"></a>04610             &amp;&amp; <a class="code" href="dwc__otg__cil_8c.html#e49dd633ec87aa71335ef6ef312283a3">dwc_otg_get_param_phy_type</a>(core_if) == <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>) {
<a name="l04611"></a>04611                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d2c4f622f1c14f68c6e60e2603acd09d">speed</a>)) {
<a name="l04612"></a>04612                         DWC_ERROR
<a name="l04613"></a>04613                             (<span class="stringliteral">"%d invalid for speed paremter. Check HW configuration.\n"</span>,
<a name="l04614"></a>04614                              val);
<a name="l04615"></a>04615                 }
<a name="l04616"></a>04616                 val =
<a name="l04617"></a>04617                     (<a class="code" href="dwc__otg__cil_8c.html#e49dd633ec87aa71335ef6ef312283a3">dwc_otg_get_param_phy_type</a>(core_if) ==
<a name="l04618"></a>04618                      <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a> ? 1 : 0);
<a name="l04619"></a>04619                 retval = -DWC_E_INVALID;
<a name="l04620"></a>04620         }
<a name="l04621"></a>04621         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d2c4f622f1c14f68c6e60e2603acd09d">speed</a> = val;
<a name="l04622"></a>04622         <span class="keywordflow">return</span> retval;
<a name="l04623"></a>04623 }
<a name="l04624"></a>04624 
<a name="l04625"></a><a class="code" href="dwc__otg__core__if_8h.html#f18994b0fe09d9d3031ef8290945c1ea">04625</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#f18994b0fe09d9d3031ef8290945c1ea">dwc_otg_get_param_speed</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04626"></a>04626 {
<a name="l04627"></a>04627         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d2c4f622f1c14f68c6e60e2603acd09d">speed</a>;
<a name="l04628"></a>04628 }
<a name="l04629"></a>04629 
<a name="l04630"></a><a class="code" href="dwc__otg__core__if_8h.html#354ce49f65334e829c2694811c4f2016">04630</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#354ce49f65334e829c2694811c4f2016">dwc_otg_set_param_host_ls_low_power_phy_clk</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04631"></a>04631                                                 int32_t val)
<a name="l04632"></a>04632 {
<a name="l04633"></a>04633         <span class="keywordtype">int</span> retval = 0;
<a name="l04634"></a>04634 
<a name="l04635"></a>04635         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04636"></a>04636                 DWC_WARN
<a name="l04637"></a>04637                     (<span class="stringliteral">"Wrong value for host_ls_low_power_phy_clk parameter\n"</span>);
<a name="l04638"></a>04638                 DWC_WARN(<span class="stringliteral">"host_ls_low_power_phy_clk must be 0 or 1\n"</span>);
<a name="l04639"></a>04639                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04640"></a>04640         }
<a name="l04641"></a>04641 
<a name="l04642"></a>04642         <span class="keywordflow">if</span> ((val == <a class="code" href="dwc__otg__core__if_8h.html#3d57c56290d6cd9252eb8ccacb028f46">DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ</a>)
<a name="l04643"></a>04643             &amp;&amp; (<a class="code" href="dwc__otg__cil_8c.html#e49dd633ec87aa71335ef6ef312283a3">dwc_otg_get_param_phy_type</a>(core_if) == <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>)) {
<a name="l04644"></a>04644                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#98f413798f20dc40036a2ec527935a7d">host_ls_low_power_phy_clk</a>)) {
<a name="l04645"></a>04645                         DWC_ERROR(<span class="stringliteral">"%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n"</span>,
<a name="l04646"></a>04646                      val);
<a name="l04647"></a>04647                 }
<a name="l04648"></a>04648                 val =
<a name="l04649"></a>04649                     (<a class="code" href="dwc__otg__cil_8c.html#e49dd633ec87aa71335ef6ef312283a3">dwc_otg_get_param_phy_type</a>(core_if) ==
<a name="l04650"></a>04650                      <a class="code" href="dwc__otg__core__if_8h.html#f7395410ea596c4c660f61ff41cb38b8">DWC_PHY_TYPE_PARAM_FS</a>) ?
<a name="l04651"></a>04651                     <a class="code" href="dwc__otg__core__if_8h.html#5037c1f130bf6b40970dbf9a498fb918">DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ</a> :
<a name="l04652"></a>04652                     <a class="code" href="dwc__otg__core__if_8h.html#3d57c56290d6cd9252eb8ccacb028f46">DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ</a>;
<a name="l04653"></a>04653                 retval = -DWC_E_INVALID;
<a name="l04654"></a>04654         }
<a name="l04655"></a>04655 
<a name="l04656"></a>04656         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#98f413798f20dc40036a2ec527935a7d">host_ls_low_power_phy_clk</a> = val;
<a name="l04657"></a>04657         <span class="keywordflow">return</span> retval;
<a name="l04658"></a>04658 }
<a name="l04659"></a>04659 
<a name="l04660"></a><a class="code" href="dwc__otg__core__if_8h.html#02ea6a179d92658c4cf4e5b513cb2414">04660</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#02ea6a179d92658c4cf4e5b513cb2414">dwc_otg_get_param_host_ls_low_power_phy_clk</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04661"></a>04661 {
<a name="l04662"></a>04662         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#98f413798f20dc40036a2ec527935a7d">host_ls_low_power_phy_clk</a>;
<a name="l04663"></a>04663 }
<a name="l04664"></a>04664 
<a name="l04665"></a><a class="code" href="dwc__otg__core__if_8h.html#5dab15db053bd02c6bc9619e189a6a14">04665</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#5dab15db053bd02c6bc9619e189a6a14">dwc_otg_set_param_phy_ulpi_ddr</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04666"></a>04666 {
<a name="l04667"></a>04667         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04668"></a>04668                 DWC_WARN(<span class="stringliteral">"Wrong value for phy_ulpi_ddr\n"</span>);
<a name="l04669"></a>04669                 DWC_WARN(<span class="stringliteral">"phy_upli_ddr must be 0 or 1\n"</span>);
<a name="l04670"></a>04670                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04671"></a>04671         }
<a name="l04672"></a>04672 
<a name="l04673"></a>04673         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6fc9a3fbe3c36cbbc231f1642ee96cfe">phy_ulpi_ddr</a> = val;
<a name="l04674"></a>04674         <span class="keywordflow">return</span> 0;
<a name="l04675"></a>04675 }
<a name="l04676"></a>04676 
<a name="l04677"></a><a class="code" href="dwc__otg__core__if_8h.html#95655db9d2dce391da40361fe310599c">04677</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#95655db9d2dce391da40361fe310599c">dwc_otg_get_param_phy_ulpi_ddr</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04678"></a>04678 {
<a name="l04679"></a>04679         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6fc9a3fbe3c36cbbc231f1642ee96cfe">phy_ulpi_ddr</a>;
<a name="l04680"></a>04680 }
<a name="l04681"></a>04681 
<a name="l04682"></a><a class="code" href="dwc__otg__core__if_8h.html#a12296bcb04a3b0f6f80037590e97bec">04682</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#a12296bcb04a3b0f6f80037590e97bec">dwc_otg_set_param_phy_ulpi_ext_vbus</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04683"></a>04683                                         int32_t val)
<a name="l04684"></a>04684 {
<a name="l04685"></a>04685         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04686"></a>04686                 DWC_WARN(<span class="stringliteral">"Wrong valaue for phy_ulpi_ext_vbus\n"</span>);
<a name="l04687"></a>04687                 DWC_WARN(<span class="stringliteral">"phy_ulpi_ext_vbus must be 0 or 1\n"</span>);
<a name="l04688"></a>04688                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04689"></a>04689         }
<a name="l04690"></a>04690 
<a name="l04691"></a>04691         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3b6fa0a7fe7d7f87326894fdbe0aa375">phy_ulpi_ext_vbus</a> = val;
<a name="l04692"></a>04692         <span class="keywordflow">return</span> 0;
<a name="l04693"></a>04693 }
<a name="l04694"></a>04694 
<a name="l04695"></a><a class="code" href="dwc__otg__core__if_8h.html#b0604fadb0b685a106507eacd18e12a6">04695</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#b0604fadb0b685a106507eacd18e12a6">dwc_otg_get_param_phy_ulpi_ext_vbus</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04696"></a>04696 {
<a name="l04697"></a>04697         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3b6fa0a7fe7d7f87326894fdbe0aa375">phy_ulpi_ext_vbus</a>;
<a name="l04698"></a>04698 }
<a name="l04699"></a>04699 
<a name="l04700"></a><a class="code" href="dwc__otg__core__if_8h.html#1eacecc96e1ab100cbf129ad6aa5f6c8">04700</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#1eacecc96e1ab100cbf129ad6aa5f6c8">dwc_otg_set_param_phy_utmi_width</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04701"></a>04701 {
<a name="l04702"></a>04702         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 8, 8) &amp;&amp; <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 16)) {
<a name="l04703"></a>04703                 DWC_WARN(<span class="stringliteral">"Wrong valaue for phy_utmi_width\n"</span>);
<a name="l04704"></a>04704                 DWC_WARN(<span class="stringliteral">"phy_utmi_width must be 8 or 16\n"</span>);
<a name="l04705"></a>04705                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04706"></a>04706         }
<a name="l04707"></a>04707 
<a name="l04708"></a>04708         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#41f5a03ab1b68564b240e03f33a09dde">phy_utmi_width</a> = val;
<a name="l04709"></a>04709         <span class="keywordflow">return</span> 0;
<a name="l04710"></a>04710 }
<a name="l04711"></a>04711 
<a name="l04712"></a><a class="code" href="dwc__otg__core__if_8h.html#9dfa6a24c38b5ba13c08abe22d532a1d">04712</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#9dfa6a24c38b5ba13c08abe22d532a1d">dwc_otg_get_param_phy_utmi_width</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04713"></a>04713 {
<a name="l04714"></a>04714         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#41f5a03ab1b68564b240e03f33a09dde">phy_utmi_width</a>;
<a name="l04715"></a>04715 }
<a name="l04716"></a>04716 
<a name="l04717"></a><a class="code" href="dwc__otg__core__if_8h.html#f235e9c7b844b899d759a073a84f782f">04717</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#f235e9c7b844b899d759a073a84f782f">dwc_otg_set_param_ulpi_fs_ls</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04718"></a>04718 {
<a name="l04719"></a>04719         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04720"></a>04720                 DWC_WARN(<span class="stringliteral">"Wrong valaue for ulpi_fs_ls\n"</span>);
<a name="l04721"></a>04721                 DWC_WARN(<span class="stringliteral">"ulpi_fs_ls must be 0 or 1\n"</span>);
<a name="l04722"></a>04722                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04723"></a>04723         }
<a name="l04724"></a>04724 
<a name="l04725"></a>04725         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d7cfc3c416010102b2c671dfaa828d5">ulpi_fs_ls</a> = val;
<a name="l04726"></a>04726         <span class="keywordflow">return</span> 0;
<a name="l04727"></a>04727 }
<a name="l04728"></a>04728 
<a name="l04729"></a><a class="code" href="dwc__otg__core__if_8h.html#0ee03a3468e74cd2e38da1617b88313b">04729</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#0ee03a3468e74cd2e38da1617b88313b">dwc_otg_get_param_ulpi_fs_ls</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04730"></a>04730 {
<a name="l04731"></a>04731         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#3d7cfc3c416010102b2c671dfaa828d5">ulpi_fs_ls</a>;
<a name="l04732"></a>04732 }
<a name="l04733"></a>04733 
<a name="l04734"></a><a class="code" href="dwc__otg__core__if_8h.html#b05c92754c0ebc3d58ea0c090b9659de">04734</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#b05c92754c0ebc3d58ea0c090b9659de">dwc_otg_set_param_ts_dline</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04735"></a>04735 {
<a name="l04736"></a>04736         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04737"></a>04737                 DWC_WARN(<span class="stringliteral">"Wrong valaue for ts_dline\n"</span>);
<a name="l04738"></a>04738                 DWC_WARN(<span class="stringliteral">"ts_dline must be 0 or 1\n"</span>);
<a name="l04739"></a>04739                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04740"></a>04740         }
<a name="l04741"></a>04741 
<a name="l04742"></a>04742         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#879afefd6e13233a78d74ee71d3ee75e">ts_dline</a> = val;
<a name="l04743"></a>04743         <span class="keywordflow">return</span> 0;
<a name="l04744"></a>04744 }
<a name="l04745"></a>04745 
<a name="l04746"></a><a class="code" href="dwc__otg__core__if_8h.html#025a93aef8cabae431033cb4fdc7772f">04746</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#025a93aef8cabae431033cb4fdc7772f">dwc_otg_get_param_ts_dline</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04747"></a>04747 {
<a name="l04748"></a>04748         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#879afefd6e13233a78d74ee71d3ee75e">ts_dline</a>;
<a name="l04749"></a>04749 }
<a name="l04750"></a>04750 
<a name="l04751"></a><a class="code" href="dwc__otg__core__if_8h.html#65d7407ed24c82e158a38ab2a60120c4">04751</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#65d7407ed24c82e158a38ab2a60120c4">dwc_otg_set_param_i2c_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04752"></a>04752 {
<a name="l04753"></a>04753         <span class="keywordtype">int</span> retval = 0;
<a name="l04754"></a>04754         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04755"></a>04755                 DWC_WARN(<span class="stringliteral">"Wrong valaue for i2c_enable\n"</span>);
<a name="l04756"></a>04756                 DWC_WARN(<span class="stringliteral">"i2c_enable must be 0 or 1\n"</span>);
<a name="l04757"></a>04757                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04758"></a>04758         }
<a name="l04759"></a>04759 <span class="preprocessor">#ifndef NO_FS_PHY_HW_CHECK</span>
<a name="l04760"></a>04760 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (val == 1 &amp;&amp; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#dd2115f4a4bfa47b2c9c9a7b5f42e203">i2c</a> == 0) {
<a name="l04761"></a>04761                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6b0a0ab15284a541ae079beecaf3e617">i2c_enable</a>)) {
<a name="l04762"></a>04762                         DWC_ERROR(<span class="stringliteral">"%d invalid for i2c_enable. Check HW configuration.\n"</span>,
<a name="l04763"></a>04763                      val);
<a name="l04764"></a>04764                 }
<a name="l04765"></a>04765                 val = 0;
<a name="l04766"></a>04766                 retval = -DWC_E_INVALID;
<a name="l04767"></a>04767         }
<a name="l04768"></a>04768 <span class="preprocessor">#endif</span>
<a name="l04769"></a>04769 <span class="preprocessor"></span>
<a name="l04770"></a>04770         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6b0a0ab15284a541ae079beecaf3e617">i2c_enable</a> = val;
<a name="l04771"></a>04771         <span class="keywordflow">return</span> retval;
<a name="l04772"></a>04772 }
<a name="l04773"></a>04773 
<a name="l04774"></a><a class="code" href="dwc__otg__core__if_8h.html#80cf1905c95391fa1acaa2237182ddf8">04774</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#80cf1905c95391fa1acaa2237182ddf8">dwc_otg_get_param_i2c_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04775"></a>04775 {
<a name="l04776"></a>04776         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6b0a0ab15284a541ae079beecaf3e617">i2c_enable</a>;
<a name="l04777"></a>04777 }
<a name="l04778"></a>04778 
<a name="l04779"></a><a class="code" href="dwc__otg__core__if_8h.html#2119a493582bea4004b5fdeba15f1609">04779</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#2119a493582bea4004b5fdeba15f1609">dwc_otg_set_param_dev_perio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04780"></a>04780                                              int32_t val, <span class="keywordtype">int</span> fifo_num)
<a name="l04781"></a>04781 {
<a name="l04782"></a>04782         <span class="keywordtype">int</span> retval = 0;
<a name="l04783"></a>04783 
<a name="l04784"></a>04784         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 4, 768)) {
<a name="l04785"></a>04785                 DWC_WARN(<span class="stringliteral">"Wrong value for dev_perio_tx_fifo_size\n"</span>);
<a name="l04786"></a>04786                 DWC_WARN(<span class="stringliteral">"dev_perio_tx_fifo_size must be 4-768\n"</span>);
<a name="l04787"></a>04787                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04788"></a>04788         }
<a name="l04789"></a>04789 
<a name="l04790"></a>04790         <span class="keywordflow">if</span> (val &gt; (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[fifo_num]))) {
<a name="l04791"></a>04791                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2958d325289f4a77b6435cda729e5f6e">dev_perio_tx_fifo_size</a>[fifo_num])) {
<a name="l04792"></a>04792                         DWC_ERROR(<span class="stringliteral">"`%d' invalid for parameter `dev_perio_fifo_size_%d'. Check HW configuration.\n"</span>,
<a name="l04793"></a>04793                      val, fifo_num);
<a name="l04794"></a>04794                 }
<a name="l04795"></a>04795                 val = (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[fifo_num]));
<a name="l04796"></a>04796                 retval = -DWC_E_INVALID;
<a name="l04797"></a>04797         }
<a name="l04798"></a>04798 
<a name="l04799"></a>04799         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2958d325289f4a77b6435cda729e5f6e">dev_perio_tx_fifo_size</a>[fifo_num] = val;
<a name="l04800"></a>04800         <span class="keywordflow">return</span> retval;
<a name="l04801"></a>04801 }
<a name="l04802"></a>04802 
<a name="l04803"></a><a class="code" href="dwc__otg__core__if_8h.html#d9bf0270a9b9617f0d196dd566a1c610">04803</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#d9bf0270a9b9617f0d196dd566a1c610">dwc_otg_get_param_dev_perio_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04804"></a>04804                                                  <span class="keywordtype">int</span> fifo_num)
<a name="l04805"></a>04805 {
<a name="l04806"></a>04806         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2958d325289f4a77b6435cda729e5f6e">dev_perio_tx_fifo_size</a>[fifo_num];
<a name="l04807"></a>04807 }
<a name="l04808"></a>04808 
<a name="l04809"></a><a class="code" href="dwc__otg__core__if_8h.html#2eefd02d72c79200072d54b4eb13e5cd">04809</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#2eefd02d72c79200072d54b4eb13e5cd">dwc_otg_set_param_en_multiple_tx_fifo</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04810"></a>04810                                           int32_t val)
<a name="l04811"></a>04811 {
<a name="l04812"></a>04812         <span class="keywordtype">int</span> retval = 0;
<a name="l04813"></a>04813         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04814"></a>04814                 DWC_WARN(<span class="stringliteral">"Wrong valaue for en_multiple_tx_fifo,\n"</span>);
<a name="l04815"></a>04815                 DWC_WARN(<span class="stringliteral">"en_multiple_tx_fifo must be 0 or 1\n"</span>);
<a name="l04816"></a>04816                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04817"></a>04817         }
<a name="l04818"></a>04818 
<a name="l04819"></a>04819         <span class="keywordflow">if</span> (val == 1 &amp;&amp; core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#175e8897d6e3c8ef4026413943de503b">ded_fifo_en</a> == 0) {
<a name="l04820"></a>04820                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d61279dcea66973b2915e335efb07fe3">en_multiple_tx_fifo</a>)) {
<a name="l04821"></a>04821                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter en_multiple_tx_fifo. Check HW configuration.\n"</span>,
<a name="l04822"></a>04822                      val);
<a name="l04823"></a>04823                 }
<a name="l04824"></a>04824                 val = 0;
<a name="l04825"></a>04825                 retval = -DWC_E_INVALID;
<a name="l04826"></a>04826         }
<a name="l04827"></a>04827 
<a name="l04828"></a>04828         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d61279dcea66973b2915e335efb07fe3">en_multiple_tx_fifo</a> = val;
<a name="l04829"></a>04829         <span class="keywordflow">return</span> retval;
<a name="l04830"></a>04830 }
<a name="l04831"></a>04831 
<a name="l04832"></a><a class="code" href="dwc__otg__core__if_8h.html#bc8e0312a565efb2d5117984219b4460">04832</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#bc8e0312a565efb2d5117984219b4460">dwc_otg_get_param_en_multiple_tx_fifo</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04833"></a>04833 {
<a name="l04834"></a>04834         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#d61279dcea66973b2915e335efb07fe3">en_multiple_tx_fifo</a>;
<a name="l04835"></a>04835 }
<a name="l04836"></a>04836 
<a name="l04837"></a><a class="code" href="dwc__otg__cil_8c.html#44bf6b41f0892f480ea6c03a2ac1e73f">04837</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#44bf6b41f0892f480ea6c03a2ac1e73f">dwc_otg_set_param_dev_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val,
<a name="l04838"></a>04838                                        <span class="keywordtype">int</span> fifo_num)
<a name="l04839"></a>04839 {
<a name="l04840"></a>04840         <span class="keywordtype">int</span> retval = 0;
<a name="l04841"></a>04841 
<a name="l04842"></a>04842         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 4, 768)) {
<a name="l04843"></a>04843                 DWC_WARN(<span class="stringliteral">"Wrong value for dev_tx_fifo_size\n"</span>);
<a name="l04844"></a>04844                 DWC_WARN(<span class="stringliteral">"dev_tx_fifo_size must be 4-768\n"</span>);
<a name="l04845"></a>04845                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04846"></a>04846         }
<a name="l04847"></a>04847 
<a name="l04848"></a>04848         <span class="keywordflow">if</span> (val &gt; (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[fifo_num]))) {
<a name="l04849"></a>04849                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6e0c5d06467fbf3458f11f7eb8153a8b">dev_tx_fifo_size</a>[fifo_num])) {
<a name="l04850"></a>04850                         DWC_ERROR(<span class="stringliteral">"`%d' invalid for parameter `dev_tx_fifo_size_%d'. Check HW configuration.\n"</span>,
<a name="l04851"></a>04851                      val, fifo_num);
<a name="l04852"></a>04852                 }
<a name="l04853"></a>04853                 val = (dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a>[fifo_num]));
<a name="l04854"></a>04854                 retval = -DWC_E_INVALID;
<a name="l04855"></a>04855         }
<a name="l04856"></a>04856 
<a name="l04857"></a>04857         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6e0c5d06467fbf3458f11f7eb8153a8b">dev_tx_fifo_size</a>[fifo_num] = val;
<a name="l04858"></a>04858         <span class="keywordflow">return</span> retval;
<a name="l04859"></a>04859 }
<a name="l04860"></a>04860 
<a name="l04861"></a><a class="code" href="dwc__otg__core__if_8h.html#99a491c648b6066077426c9cdc374aa8">04861</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#99a491c648b6066077426c9cdc374aa8">dwc_otg_get_param_dev_tx_fifo_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l04862"></a>04862                                            <span class="keywordtype">int</span> fifo_num)
<a name="l04863"></a>04863 {
<a name="l04864"></a>04864         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#6e0c5d06467fbf3458f11f7eb8153a8b">dev_tx_fifo_size</a>[fifo_num];
<a name="l04865"></a>04865 }
<a name="l04866"></a>04866 
<a name="l04867"></a><a class="code" href="dwc__otg__core__if_8h.html#6095d6a93f901f32522d4b950c99a8e1">04867</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#6095d6a93f901f32522d4b950c99a8e1">dwc_otg_set_param_thr_ctl</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04868"></a>04868 {
<a name="l04869"></a>04869         <span class="keywordtype">int</span> retval = 0;
<a name="l04870"></a>04870 
<a name="l04871"></a>04871         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 7)) {
<a name="l04872"></a>04872                 DWC_WARN(<span class="stringliteral">"Wrong value for thr_ctl\n"</span>);
<a name="l04873"></a>04873                 DWC_WARN(<span class="stringliteral">"thr_ctl must be 0-7\n"</span>);
<a name="l04874"></a>04874                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04875"></a>04875         }
<a name="l04876"></a>04876 
<a name="l04877"></a>04877         <span class="keywordflow">if</span> ((val != 0) &amp;&amp;
<a name="l04878"></a>04878             (!<a class="code" href="dwc__otg__cil_8c.html#0c78da7b7e7b59b31bd99a07d926a298">dwc_otg_get_param_dma_enable</a>(core_if) ||
<a name="l04879"></a>04879              !core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a>.<a class="code" href="unionhwcfg4__data.html#9fb9175668e2381c568c5adbf6e5225d">b</a>.<a class="code" href="unionhwcfg4__data.html#175e8897d6e3c8ef4026413943de503b">ded_fifo_en</a>)) {
<a name="l04880"></a>04880                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#1610a4b28bea581c46f251d995bf4a51">thr_ctl</a>)) {
<a name="l04881"></a>04881                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter thr_ctl. Check HW configuration.\n"</span>,
<a name="l04882"></a>04882                      val);
<a name="l04883"></a>04883                 }
<a name="l04884"></a>04884                 val = 0;
<a name="l04885"></a>04885                 retval = -DWC_E_INVALID;
<a name="l04886"></a>04886         }
<a name="l04887"></a>04887 
<a name="l04888"></a>04888         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#1610a4b28bea581c46f251d995bf4a51">thr_ctl</a> = val;
<a name="l04889"></a>04889         <span class="keywordflow">return</span> retval;
<a name="l04890"></a>04890 }
<a name="l04891"></a>04891 
<a name="l04892"></a><a class="code" href="dwc__otg__cil_8c.html#99787b8e86a8d37e1a5be93d52487a3a">04892</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#99787b8e86a8d37e1a5be93d52487a3a">dwc_otg_get_param_thr_ctl</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04893"></a>04893 {
<a name="l04894"></a>04894         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#1610a4b28bea581c46f251d995bf4a51">thr_ctl</a>;
<a name="l04895"></a>04895 }
<a name="l04896"></a>04896 
<a name="l04897"></a><a class="code" href="dwc__otg__core__if_8h.html#e3a62b66e19a302a55046830f5eecf0c">04897</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#e3a62b66e19a302a55046830f5eecf0c">dwc_otg_set_param_lpm_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04898"></a>04898 {
<a name="l04899"></a>04899         <span class="keywordtype">int</span> retval = 0;
<a name="l04900"></a>04900 
<a name="l04901"></a>04901         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04902"></a>04902                 DWC_WARN(<span class="stringliteral">"Wrong value for lpm_enable\n"</span>);
<a name="l04903"></a>04903                 DWC_WARN(<span class="stringliteral">"lpm_enable must be 0 or 1\n"</span>);
<a name="l04904"></a>04904                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04905"></a>04905         }
<a name="l04906"></a>04906 
<a name="l04907"></a>04907         <span class="keywordflow">if</span> (val &amp;&amp; !core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#2b9c39a4ce021bfd039729ccf2c2c503">otg_lpm_en</a>) {
<a name="l04908"></a>04908                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b906ba765a10dd9fcfa1c02dbc0184e">lpm_enable</a>)) {
<a name="l04909"></a>04909                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter lpm_enable. Check HW configuration.\n"</span>,
<a name="l04910"></a>04910                      val);
<a name="l04911"></a>04911                 }
<a name="l04912"></a>04912                 val = 0;
<a name="l04913"></a>04913                 retval = -DWC_E_INVALID;
<a name="l04914"></a>04914         }
<a name="l04915"></a>04915 
<a name="l04916"></a>04916         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b906ba765a10dd9fcfa1c02dbc0184e">lpm_enable</a> = val;
<a name="l04917"></a>04917         <span class="keywordflow">return</span> retval;
<a name="l04918"></a>04918 }
<a name="l04919"></a>04919 
<a name="l04920"></a><a class="code" href="dwc__otg__core__if_8h.html#0e0eb29733595730396da3ddf3d0ded5">04920</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#0e0eb29733595730396da3ddf3d0ded5">dwc_otg_get_param_lpm_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04921"></a>04921 {
<a name="l04922"></a>04922         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8b906ba765a10dd9fcfa1c02dbc0184e">lpm_enable</a>;
<a name="l04923"></a>04923 }
<a name="l04924"></a>04924 
<a name="l04925"></a><a class="code" href="dwc__otg__core__if_8h.html#1ed19fed8939a352f91fe1403574135e">04925</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#1ed19fed8939a352f91fe1403574135e">dwc_otg_set_param_tx_thr_length</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04926"></a>04926 {
<a name="l04927"></a>04927         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 8, 128)) {
<a name="l04928"></a>04928                 DWC_WARN(<span class="stringliteral">"Wrong valaue for tx_thr_length\n"</span>);
<a name="l04929"></a>04929                 DWC_WARN(<span class="stringliteral">"tx_thr_length must be 8 - 128\n"</span>);
<a name="l04930"></a>04930                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04931"></a>04931         }
<a name="l04932"></a>04932 
<a name="l04933"></a>04933         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c92fc907d503f9b8bb3600164c520b0e">tx_thr_length</a> = val;
<a name="l04934"></a>04934         <span class="keywordflow">return</span> 0;
<a name="l04935"></a>04935 }
<a name="l04936"></a>04936 
<a name="l04937"></a><a class="code" href="dwc__otg__cil_8c.html#e3499cd5ce6ab45640be2a5040ad4f1c">04937</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#e3499cd5ce6ab45640be2a5040ad4f1c">dwc_otg_get_param_tx_thr_length</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04938"></a>04938 {
<a name="l04939"></a>04939         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#c92fc907d503f9b8bb3600164c520b0e">tx_thr_length</a>;
<a name="l04940"></a>04940 }
<a name="l04941"></a>04941 
<a name="l04942"></a><a class="code" href="dwc__otg__core__if_8h.html#20d005470a65927cb243b37619f6c6bf">04942</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#20d005470a65927cb243b37619f6c6bf">dwc_otg_set_param_rx_thr_length</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04943"></a>04943 {
<a name="l04944"></a>04944         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 8, 128)) {
<a name="l04945"></a>04945                 DWC_WARN(<span class="stringliteral">"Wrong valaue for rx_thr_length\n"</span>);
<a name="l04946"></a>04946                 DWC_WARN(<span class="stringliteral">"rx_thr_length must be 8 - 128\n"</span>);
<a name="l04947"></a>04947                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04948"></a>04948         }
<a name="l04949"></a>04949 
<a name="l04950"></a>04950         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2cb1f83013e357828fbf55ac91971d44">rx_thr_length</a> = val;
<a name="l04951"></a>04951         <span class="keywordflow">return</span> 0;
<a name="l04952"></a>04952 }
<a name="l04953"></a>04953 
<a name="l04954"></a><a class="code" href="dwc__otg__cil_8c.html#c0cd2e32622903a2c1707bf8fe9c3dba">04954</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#c0cd2e32622903a2c1707bf8fe9c3dba">dwc_otg_get_param_rx_thr_length</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04955"></a>04955 {
<a name="l04956"></a>04956         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#2cb1f83013e357828fbf55ac91971d44">rx_thr_length</a>;
<a name="l04957"></a>04957 }
<a name="l04958"></a>04958 
<a name="l04959"></a><a class="code" href="dwc__otg__core__if_8h.html#920035c6082dcdfec11a20e8535e9fe9">04959</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#920035c6082dcdfec11a20e8535e9fe9">dwc_otg_set_param_dma_burst_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04960"></a>04960 {
<a name="l04961"></a>04961         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 1, 1) &amp;&amp;
<a name="l04962"></a>04962             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 4, 4) &amp;&amp;
<a name="l04963"></a>04963             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 8, 8) &amp;&amp;
<a name="l04964"></a>04964             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 16, 16) &amp;&amp;
<a name="l04965"></a>04965             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 32, 32) &amp;&amp;
<a name="l04966"></a>04966             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 64, 64) &amp;&amp;
<a name="l04967"></a>04967             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 128, 128) &amp;&amp;
<a name="l04968"></a>04968             <a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 256, 256)) {
<a name="l04969"></a>04969                 DWC_WARN(<span class="stringliteral">"`%d' invalid for parameter `dma_burst_size'\n"</span>, val);
<a name="l04970"></a>04970                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04971"></a>04971         }
<a name="l04972"></a>04972         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#f9d2a8cd9b36d24de89121d19f693ccb">dma_burst_size</a> = val;
<a name="l04973"></a>04973         <span class="keywordflow">return</span> 0;
<a name="l04974"></a>04974 }
<a name="l04975"></a>04975 
<a name="l04976"></a><a class="code" href="dwc__otg__core__if_8h.html#7450ef9275974e46f41f12fdc6da7901">04976</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#7450ef9275974e46f41f12fdc6da7901">dwc_otg_get_param_dma_burst_size</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l04977"></a>04977 {
<a name="l04978"></a>04978         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#f9d2a8cd9b36d24de89121d19f693ccb">dma_burst_size</a>;
<a name="l04979"></a>04979 }
<a name="l04980"></a>04980 
<a name="l04981"></a><a class="code" href="dwc__otg__core__if_8h.html#63c0b4bfcf3b1c6c90c5572258439e1f">04981</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#63c0b4bfcf3b1c6c90c5572258439e1f">dwc_otg_set_param_pti_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l04982"></a>04982 {
<a name="l04983"></a>04983         <span class="keywordtype">int</span> retval = 0;
<a name="l04984"></a>04984         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l04985"></a>04985                 DWC_WARN(<span class="stringliteral">"`%d' invalid for parameter `pti_enable'\n"</span>, val);
<a name="l04986"></a>04986                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l04987"></a>04987         }
<a name="l04988"></a>04988         <span class="keywordflow">if</span> (val &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &lt; <a class="code" href="dwc__otg__cil_8h.html#3d25615a19f95042bcc3512b4855cebe">OTG_CORE_REV_2_72a</a>)) {
<a name="l04989"></a>04989                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b601fde03b371b74deab1205e1329a7d">pti_enable</a>)) {
<a name="l04990"></a>04990                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter pti_enable. Check HW configuration.\n"</span>,
<a name="l04991"></a>04991                              val);
<a name="l04992"></a>04992                 }
<a name="l04993"></a>04993                 retval = -DWC_E_INVALID;
<a name="l04994"></a>04994                 val = 0;
<a name="l04995"></a>04995         }
<a name="l04996"></a>04996         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b601fde03b371b74deab1205e1329a7d">pti_enable</a> = val;
<a name="l04997"></a>04997         <span class="keywordflow">return</span> retval;
<a name="l04998"></a>04998 }
<a name="l04999"></a>04999 
<a name="l05000"></a><a class="code" href="dwc__otg__core__if_8h.html#9d729a393133a8111b68d4b5ec9fdd30">05000</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#9d729a393133a8111b68d4b5ec9fdd30">dwc_otg_get_param_pti_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05001"></a>05001 {
<a name="l05002"></a>05002         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#b601fde03b371b74deab1205e1329a7d">pti_enable</a>;
<a name="l05003"></a>05003 }
<a name="l05004"></a>05004 
<a name="l05005"></a><a class="code" href="dwc__otg__core__if_8h.html#7ba10fdfd2ce9f3ef4b0a2bef555a7c1">05005</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#7ba10fdfd2ce9f3ef4b0a2bef555a7c1">dwc_otg_set_param_mpi_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l05006"></a>05006 {
<a name="l05007"></a>05007         <span class="keywordtype">int</span> retval = 0;
<a name="l05008"></a>05008         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l05009"></a>05009                 DWC_WARN(<span class="stringliteral">"`%d' invalid for parameter `mpi_enable'\n"</span>, val);
<a name="l05010"></a>05010                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l05011"></a>05011         }
<a name="l05012"></a>05012         <span class="keywordflow">if</span> (val &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a>.<a class="code" href="unionhwcfg2__data.html#9dcc70e2dba617cbc6c12189be5c1d6a">b</a>.<a class="code" href="unionhwcfg2__data.html#53c36944e5bd45e6f3ecbe933d7246eb">multi_proc_int</a> == 0)) {
<a name="l05013"></a>05013                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#740e50199a75b3877b7db630d49c36aa">mpi_enable</a>)) {
<a name="l05014"></a>05014                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter mpi_enable. Check HW configuration.\n"</span>,
<a name="l05015"></a>05015                              val);
<a name="l05016"></a>05016                 }
<a name="l05017"></a>05017                 retval = -DWC_E_INVALID;
<a name="l05018"></a>05018                 val = 0;
<a name="l05019"></a>05019         }
<a name="l05020"></a>05020         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#740e50199a75b3877b7db630d49c36aa">mpi_enable</a> = val;
<a name="l05021"></a>05021         <span class="keywordflow">return</span> retval;
<a name="l05022"></a>05022 }
<a name="l05023"></a>05023 
<a name="l05024"></a><a class="code" href="dwc__otg__core__if_8h.html#7b9e3bced8a43e810fca322e36946f31">05024</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#7b9e3bced8a43e810fca322e36946f31">dwc_otg_get_param_mpi_enable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05025"></a>05025 {
<a name="l05026"></a>05026         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#740e50199a75b3877b7db630d49c36aa">mpi_enable</a>;
<a name="l05027"></a>05027 }
<a name="l05028"></a>05028 
<a name="l05029"></a><a class="code" href="dwc__otg__core__if_8h.html#93036faefc8179eef11c8ca0b18993a8">05029</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#93036faefc8179eef11c8ca0b18993a8">dwc_otg_set_param_ic_usb_cap</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if,
<a name="l05030"></a>05030                                         int32_t val)
<a name="l05031"></a>05031 {
<a name="l05032"></a>05032         <span class="keywordtype">int</span> retval = 0;
<a name="l05033"></a>05033         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 1)) {
<a name="l05034"></a>05034                 DWC_WARN(<span class="stringliteral">"`%d' invalid for parameter `ic_usb_cap'\n"</span>, val);
<a name="l05035"></a>05035                 DWC_WARN(<span class="stringliteral">"ic_usb_cap must be 0 or 1\n"</span>);
<a name="l05036"></a>05036                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l05037"></a>05037         }
<a name="l05038"></a>05038 
<a name="l05039"></a>05039         <span class="keywordflow">if</span> (val &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a>.<a class="code" href="unionhwcfg3__data.html#928c5de42f8af177ce34712123b5093c">b</a>.<a class="code" href="unionhwcfg3__data.html#a01a48361a21cb9dfbbd555823b8531b">otg_enable_ic_usb</a> == 0)) {
<a name="l05040"></a>05040                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#359a3cb3a7b4800a0c32750005c9fd1b">ic_usb_cap</a>)) {
<a name="l05041"></a>05041                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter ic_usb_cap. Check HW configuration.\n"</span>,
<a name="l05042"></a>05042                              val);
<a name="l05043"></a>05043                 }
<a name="l05044"></a>05044                 retval = -DWC_E_INVALID;
<a name="l05045"></a>05045                 val = 0;
<a name="l05046"></a>05046         }
<a name="l05047"></a>05047         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#359a3cb3a7b4800a0c32750005c9fd1b">ic_usb_cap</a> = val;
<a name="l05048"></a>05048         <span class="keywordflow">return</span> retval;
<a name="l05049"></a>05049 }
<a name="l05050"></a><a class="code" href="dwc__otg__core__if_8h.html#1ccaddc86262ff99dad6c1e44f5ff965">05050</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#1ccaddc86262ff99dad6c1e44f5ff965">dwc_otg_get_param_ic_usb_cap</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05051"></a>05051 {
<a name="l05052"></a>05052         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#359a3cb3a7b4800a0c32750005c9fd1b">ic_usb_cap</a>;
<a name="l05053"></a>05053 }
<a name="l05054"></a>05054 
<a name="l05055"></a><a class="code" href="dwc__otg__core__if_8h.html#9bf87dcaa6dcea51eb3d8c30439a2138">05055</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__cil_8c.html#9bf87dcaa6dcea51eb3d8c30439a2138">dwc_otg_set_param_ahb_thr_ratio</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, int32_t val)
<a name="l05056"></a>05056 {
<a name="l05057"></a>05057         <span class="keywordtype">int</span> retval = 0;
<a name="l05058"></a>05058         <span class="keywordtype">int</span> valid = 1;
<a name="l05059"></a>05059 
<a name="l05060"></a>05060         <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(val, 0, 3)) {
<a name="l05061"></a>05061                 DWC_WARN(<span class="stringliteral">"`%d' invalid for parameter `ahb_thr_ratio'\n"</span>, val);
<a name="l05062"></a>05062                 DWC_WARN(<span class="stringliteral">"ahb_thr_ratio must be 0 - 3\n"</span>);
<a name="l05063"></a>05063                 <span class="keywordflow">return</span> -DWC_E_INVALID;
<a name="l05064"></a>05064         }
<a name="l05065"></a>05065 
<a name="l05066"></a>05066         <span class="keywordflow">if</span>(val &amp;&amp; (core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a> &lt; <a class="code" href="dwc__otg__cil_8h.html#ceb592db3a34e7435e6bd9fc4cf5627c">OTG_CORE_REV_2_81a</a> || !<a class="code" href="dwc__otg__cil_8c.html#99787b8e86a8d37e1a5be93d52487a3a">dwc_otg_get_param_thr_ctl</a>(core_if))) {
<a name="l05067"></a>05067                 valid = 0;
<a name="l05068"></a>05068         } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(val &amp;&amp; ((<a class="code" href="dwc__otg__cil_8c.html#e3499cd5ce6ab45640be2a5040ad4f1c">dwc_otg_get_param_tx_thr_length</a>(core_if) / (1 &lt;&lt; val)) &lt; 4)) {
<a name="l05069"></a>05069                 valid = 0;
<a name="l05070"></a>05070         }
<a name="l05071"></a>05071         <span class="keywordflow">if</span>(valid == 0) {
<a name="l05072"></a>05072                 <span class="keywordflow">if</span>(<a class="code" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a>(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8787af52f8d70a9100ab1fa2b0f69bfb">ahb_thr_ratio</a>)) {
<a name="l05073"></a>05073                         DWC_ERROR(<span class="stringliteral">"%d invalid for parameter ahb_thr_ratio. Chack HW configuration.\n"</span>, val);
<a name="l05074"></a>05074                 }
<a name="l05075"></a>05075                 retval = -DWC_E_INVALID;
<a name="l05076"></a>05076                 val = 0;
<a name="l05077"></a>05077         }
<a name="l05078"></a>05078 
<a name="l05079"></a>05079         core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8787af52f8d70a9100ab1fa2b0f69bfb">ahb_thr_ratio</a> = val;
<a name="l05080"></a>05080         <span class="keywordflow">return</span> retval;
<a name="l05081"></a>05081 }
<a name="l05082"></a><a class="code" href="dwc__otg__core__if_8h.html#275fab9bf16bd3cb148901c578fbcbd0">05082</a> int32_t <a class="code" href="dwc__otg__cil_8c.html#275fab9bf16bd3cb148901c578fbcbd0">dwc_otg_get_param_ahb_thr_ratio</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05083"></a>05083 {
<a name="l05084"></a>05084         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a>-&gt;<a class="code" href="structdwc__otg__core__params.html#8787af52f8d70a9100ab1fa2b0f69bfb">ahb_thr_ratio</a>;
<a name="l05085"></a>05085 }
<a name="l05086"></a>05086 
<a name="l05087"></a>05087 
<a name="l05088"></a><a class="code" href="dwc__otg__core__if_8h.html#df391379aafa69a8683bb1f88c413675">05088</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#df391379aafa69a8683bb1f88c413675">dwc_otg_get_hnpstatus</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05089"></a>05089 {
<a name="l05090"></a>05090         <a class="code" href="uniongotgctl__data.html">gotgctl_data_t</a> otgctl;
<a name="l05091"></a>05091         otgctl.<a class="code" href="uniongotgctl__data.html#ebb591ab40ff41f0e06f03a795647d33">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>);
<a name="l05092"></a>05092         <span class="keywordflow">return</span> otgctl.<a class="code" href="uniongotgctl__data.html#212c81366266e906a188f4dbfadb6dd3">b</a>.<a class="code" href="uniongotgctl__data.html#20b17868fc09a12b163732d5bbc84d8d">hstnegscs</a>;
<a name="l05093"></a>05093 }
<a name="l05094"></a>05094 
<a name="l05095"></a><a class="code" href="dwc__otg__core__if_8h.html#b13eac2758aace478587df0f043e80f8">05095</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#b13eac2758aace478587df0f043e80f8">dwc_otg_get_srpstatus</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05096"></a>05096 {
<a name="l05097"></a>05097         <a class="code" href="uniongotgctl__data.html">gotgctl_data_t</a> otgctl;
<a name="l05098"></a>05098         otgctl.<a class="code" href="uniongotgctl__data.html#ebb591ab40ff41f0e06f03a795647d33">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>);
<a name="l05099"></a>05099         <span class="keywordflow">return</span> otgctl.<a class="code" href="uniongotgctl__data.html#212c81366266e906a188f4dbfadb6dd3">b</a>.<a class="code" href="uniongotgctl__data.html#5239dbbb4b31210a35a7104abb688801">sesreqscs</a>;
<a name="l05100"></a>05100 }
<a name="l05101"></a>05101 
<a name="l05102"></a><a class="code" href="dwc__otg__core__if_8h.html#5cab27b65ed5a6a1e31c0e4df1650f0e">05102</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#5cab27b65ed5a6a1e31c0e4df1650f0e">dwc_otg_set_hnpreq</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05103"></a>05103 {
<a name="l05104"></a>05104         <a class="code" href="uniongotgctl__data.html">gotgctl_data_t</a> otgctl;
<a name="l05105"></a>05105         otgctl.<a class="code" href="uniongotgctl__data.html#ebb591ab40ff41f0e06f03a795647d33">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>);
<a name="l05106"></a>05106         otgctl.<a class="code" href="uniongotgctl__data.html#212c81366266e906a188f4dbfadb6dd3">b</a>.<a class="code" href="uniongotgctl__data.html#08487ecb0860252b73815ee6e0f8eaa3">hnpreq</a> = val;
<a name="l05107"></a>05107         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>, otgctl.<a class="code" href="uniongotgctl__data.html#ebb591ab40ff41f0e06f03a795647d33">d32</a>);
<a name="l05108"></a>05108 }
<a name="l05109"></a>05109 
<a name="l05110"></a><a class="code" href="dwc__otg__core__if_8h.html#c505c47a08029706f60ab8f3d67b70d3">05110</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#c505c47a08029706f60ab8f3d67b70d3">dwc_otg_get_gsnpsid</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05111"></a>05111 {
<a name="l05112"></a>05112         <span class="keywordflow">return</span> core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a>;
<a name="l05113"></a>05113 }
<a name="l05114"></a>05114 
<a name="l05115"></a><a class="code" href="dwc__otg__core__if_8h.html#788149caf9d915abbe5e289793684b1e">05115</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#788149caf9d915abbe5e289793684b1e">dwc_otg_get_mode</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05116"></a>05116 {
<a name="l05117"></a>05117         <a class="code" href="uniongotgctl__data.html">gotgctl_data_t</a> otgctl;
<a name="l05118"></a>05118         otgctl.<a class="code" href="uniongotgctl__data.html#ebb591ab40ff41f0e06f03a795647d33">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>);
<a name="l05119"></a>05119         <span class="keywordflow">return</span> otgctl.<a class="code" href="uniongotgctl__data.html#212c81366266e906a188f4dbfadb6dd3">b</a>.<a class="code" href="uniongotgctl__data.html#540a9022e5ff38c2a656b8ebd59070cb">currmod</a>;
<a name="l05120"></a>05120 }
<a name="l05121"></a>05121 
<a name="l05122"></a><a class="code" href="dwc__otg__core__if_8h.html#d222e3bdaba5ea8fa0df22ff9cee2f5e">05122</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#d222e3bdaba5ea8fa0df22ff9cee2f5e">dwc_otg_get_hnpcapable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05123"></a>05123 {
<a name="l05124"></a>05124         <a class="code" href="uniongusbcfg__data.html">gusbcfg_data_t</a> usbcfg;
<a name="l05125"></a>05125         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l05126"></a>05126         <span class="keywordflow">return</span> usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a>;
<a name="l05127"></a>05127 }
<a name="l05128"></a>05128 
<a name="l05129"></a><a class="code" href="dwc__otg__core__if_8h.html#b9ab6ff4d50ea35738853f831f480c3e">05129</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#b9ab6ff4d50ea35738853f831f480c3e">dwc_otg_set_hnpcapable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05130"></a>05130 {
<a name="l05131"></a>05131         <a class="code" href="uniongusbcfg__data.html">gusbcfg_data_t</a> usbcfg;
<a name="l05132"></a>05132         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l05133"></a>05133         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#71b6330c5ccf1d21ebf79a0a829612b5">hnpcap</a> = val;
<a name="l05134"></a>05134         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l05135"></a>05135 }
<a name="l05136"></a>05136 
<a name="l05137"></a><a class="code" href="dwc__otg__core__if_8h.html#2bba47b0255cfbc9b19661e9ddd2f497">05137</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#2bba47b0255cfbc9b19661e9ddd2f497">dwc_otg_get_srpcapable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05138"></a>05138 {
<a name="l05139"></a>05139         <a class="code" href="uniongusbcfg__data.html">gusbcfg_data_t</a> usbcfg;
<a name="l05140"></a>05140         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l05141"></a>05141         <span class="keywordflow">return</span> usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a>;
<a name="l05142"></a>05142 }
<a name="l05143"></a>05143 
<a name="l05144"></a><a class="code" href="dwc__otg__core__if_8h.html#e75a4faa49ac70c19e9bc8a039d6e37f">05144</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#e75a4faa49ac70c19e9bc8a039d6e37f">dwc_otg_set_srpcapable</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05145"></a>05145 {
<a name="l05146"></a>05146         <a class="code" href="uniongusbcfg__data.html">gusbcfg_data_t</a> usbcfg;
<a name="l05147"></a>05147         usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l05148"></a>05148         usbcfg.<a class="code" href="uniongusbcfg__data.html#1dab81bf7260b1e23f97298c34abea06">b</a>.<a class="code" href="uniongusbcfg__data.html#44485a787b8a386fadae801869ce7810">srpcap</a> = val;
<a name="l05149"></a>05149         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, usbcfg.<a class="code" href="uniongusbcfg__data.html#c3d8f2d95fd61a172eb108cb72a85b47">d32</a>);
<a name="l05150"></a>05150 }
<a name="l05151"></a>05151 
<a name="l05152"></a><a class="code" href="dwc__otg__core__if_8h.html#d69afedd204a41974de582224479569e">05152</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#d69afedd204a41974de582224479569e">dwc_otg_get_devspeed</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05153"></a>05153 {
<a name="l05154"></a>05154         <a class="code" href="uniondcfg__data.html">dcfg_data_t</a> dcfg;
<a name="l05155"></a>05155         dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>);
<a name="l05156"></a>05156         <span class="keywordflow">return</span> dcfg.<a class="code" href="uniondcfg__data.html#242c1b463f445de3fc265e8c20fde50b">b</a>.<a class="code" href="uniondcfg__data.html#28ffb9fb43686fe553fbe80f1ead62a4">devspd</a>;
<a name="l05157"></a>05157 }
<a name="l05158"></a>05158 
<a name="l05159"></a><a class="code" href="dwc__otg__core__if_8h.html#ead8dea166cbefca04dc5c543c96fba0">05159</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#ead8dea166cbefca04dc5c543c96fba0">dwc_otg_set_devspeed</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05160"></a>05160 {
<a name="l05161"></a>05161         <a class="code" href="uniondcfg__data.html">dcfg_data_t</a> dcfg;
<a name="l05162"></a>05162         dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>);
<a name="l05163"></a>05163         dcfg.<a class="code" href="uniondcfg__data.html#242c1b463f445de3fc265e8c20fde50b">b</a>.<a class="code" href="uniondcfg__data.html#28ffb9fb43686fe553fbe80f1ead62a4">devspd</a> = val;
<a name="l05164"></a>05164         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#c0c24937bbd7184884f05343f56ef1da">dcfg</a>, dcfg.<a class="code" href="uniondcfg__data.html#efd84d3306db1b4370535a0e814612dc">d32</a>);
<a name="l05165"></a>05165 }
<a name="l05166"></a>05166 
<a name="l05167"></a><a class="code" href="dwc__otg__core__if_8h.html#07354b164566c5c1c34446d5b0c4036f">05167</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#07354b164566c5c1c34446d5b0c4036f">dwc_otg_get_busconnected</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05168"></a>05168 {
<a name="l05169"></a>05169         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0;
<a name="l05170"></a>05170         hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05171"></a>05171         <span class="keywordflow">return</span> hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#39b2dee944be8ec96857a3b43d203390">prtconnsts</a>;
<a name="l05172"></a>05172 }
<a name="l05173"></a>05173 
<a name="l05174"></a><a class="code" href="dwc__otg__core__if_8h.html#520bf6b5f5ec69e5dcbdad6254c3cede">05174</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#520bf6b5f5ec69e5dcbdad6254c3cede">dwc_otg_get_enumspeed</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05175"></a>05175 {
<a name="l05176"></a>05176         <a class="code" href="uniondsts__data.html">dsts_data_t</a> dsts;
<a name="l05177"></a>05177         dsts.<a class="code" href="uniondsts__data.html#0f126daef735b142b06dbc4cdbe13814">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#1ed00edd20ce5db7d07666804101ec05">dsts</a>);
<a name="l05178"></a>05178         <span class="keywordflow">return</span> dsts.<a class="code" href="uniondsts__data.html#4066fcedb7ac9a88e47aa1b2df0e89ee">b</a>.<a class="code" href="uniondsts__data.html#f918f3d04b026687af3e1953f5c79fea">enumspd</a>;
<a name="l05179"></a>05179 }
<a name="l05180"></a>05180 
<a name="l05181"></a><a class="code" href="dwc__otg__core__if_8h.html#83a11dae1c9563aee56baea469cd6064">05181</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#83a11dae1c9563aee56baea469cd6064">dwc_otg_get_prtpower</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05182"></a>05182 {
<a name="l05183"></a>05183         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0;
<a name="l05184"></a>05184         hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05185"></a>05185         <span class="keywordflow">return</span> hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#010bd8fb208ef4eeaa288b28f8f8c3a4">prtpwr</a>;
<a name="l05186"></a>05186 
<a name="l05187"></a>05187 }
<a name="l05188"></a>05188 
<a name="l05189"></a><a class="code" href="dwc__otg__core__if_8h.html#63c880f915b4705a5c118b276e6e9567">05189</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#63c880f915b4705a5c118b276e6e9567">dwc_otg_set_prtpower</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05190"></a>05190 {
<a name="l05191"></a>05191         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0;
<a name="l05192"></a>05192         hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05193"></a>05193         hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#010bd8fb208ef4eeaa288b28f8f8c3a4">prtpwr</a> = val;
<a name="l05194"></a>05194         dwc_write_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>, val);
<a name="l05195"></a>05195 }
<a name="l05196"></a>05196 
<a name="l05197"></a><a class="code" href="dwc__otg__core__if_8h.html#65b0861f7d5d604fb97e599adac62642">05197</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#65b0861f7d5d604fb97e599adac62642">dwc_otg_get_prtsuspend</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05198"></a>05198 {
<a name="l05199"></a>05199         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0;
<a name="l05200"></a>05200         hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05201"></a>05201         <span class="keywordflow">return</span> hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#e7fe71d6c465ae002211c24a6ba359d2">prtsusp</a>;
<a name="l05202"></a>05202 
<a name="l05203"></a>05203 }
<a name="l05204"></a>05204 
<a name="l05205"></a><a class="code" href="dwc__otg__core__if_8h.html#c072cef5b7d3c5566ad3be010c6d49ed">05205</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#c072cef5b7d3c5566ad3be010c6d49ed">dwc_otg_set_prtsuspend</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05206"></a>05206 {
<a name="l05207"></a>05207         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0;
<a name="l05208"></a>05208         hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05209"></a>05209         hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#e7fe71d6c465ae002211c24a6ba359d2">prtsusp</a> = val;
<a name="l05210"></a>05210         dwc_write_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>, val);
<a name="l05211"></a>05211 }
<a name="l05212"></a>05212 
<a name="l05213"></a><a class="code" href="dwc__otg__core__if_8h.html#b6d6b18934ba5cd4ce2cf9e68be338f5">05213</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#b6d6b18934ba5cd4ce2cf9e68be338f5">dwc_otg_set_prtresume</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05214"></a>05214 {
<a name="l05215"></a>05215         <a class="code" href="unionhprt0__data.html">hprt0_data_t</a> hprt0;
<a name="l05216"></a>05216         hprt0.<a class="code" href="unionhprt0__data.html#88e9271f697d2ec209fc6a6da67fe216">d32</a> = dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05217"></a>05217         hprt0.<a class="code" href="unionhprt0__data.html#08cd86ce6da6462fc53601db7e2b73f3">b</a>.<a class="code" href="unionhprt0__data.html#3f5961529636a3891a4ca9421dd535fa">prtres</a> = val;
<a name="l05218"></a>05218         dwc_write_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>, val);
<a name="l05219"></a>05219 }
<a name="l05220"></a>05220 
<a name="l05221"></a><a class="code" href="dwc__otg__core__if_8h.html#285696198299e317222544aa912b2c35">05221</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#285696198299e317222544aa912b2c35">dwc_otg_get_remotewakesig</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05222"></a>05222 {
<a name="l05223"></a>05223         <a class="code" href="uniondctl__data.html">dctl_data_t</a> dctl;
<a name="l05224"></a>05224         dctl.<a class="code" href="uniondctl__data.html#f49aadfd7ad95b570115b3c245b1729e">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a>-&gt;<a class="code" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a>-&gt;<a class="code" href="structdwc__otg__dev__global__regs.html#3779c2fc508920a831a59e696a8fa785">dctl</a>);
<a name="l05225"></a>05225         <span class="keywordflow">return</span> dctl.<a class="code" href="uniondctl__data.html#a3abfa6d609d9864f1f65712b409d4d3">b</a>.<a class="code" href="uniondctl__data.html#dcae5af28dc159cd7ba85a9a2b8be51a">rmtwkupsig</a>;
<a name="l05226"></a>05226 }
<a name="l05227"></a>05227 
<a name="l05228"></a><a class="code" href="dwc__otg__core__if_8h.html#87d643973839554bac437d283a462e00">05228</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#87d643973839554bac437d283a462e00">dwc_otg_get_lpm_portsleepstatus</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05229"></a>05229 {
<a name="l05230"></a>05230         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05231"></a>05231         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05232"></a>05232 
<a name="l05233"></a>05233         DWC_ASSERT(!
<a name="l05234"></a>05234                    ((core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#2b0701d814069ec69897e08374366c7b">lx_state</a> == <a class="code" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3cf5b112742a8103f3489107ad26c0ff58">DWC_OTG_L1</a>) ^ lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#241ff25a215f16ac29b3bb6d9f4943ed">prt_sleep_sts</a>),
<a name="l05235"></a>05235                    <span class="stringliteral">"lx_state = %d, lmpcfg.prt_sleep_sts = %d\n"</span>,
<a name="l05236"></a>05236                    core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#2b0701d814069ec69897e08374366c7b">lx_state</a>, lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#241ff25a215f16ac29b3bb6d9f4943ed">prt_sleep_sts</a>);
<a name="l05237"></a>05237 
<a name="l05238"></a>05238         <span class="keywordflow">return</span> lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#241ff25a215f16ac29b3bb6d9f4943ed">prt_sleep_sts</a>;
<a name="l05239"></a>05239 }
<a name="l05240"></a>05240 
<a name="l05241"></a><a class="code" href="dwc__otg__core__if_8h.html#91d2a6b57c7216fd5c6dc981a5f0e1ae">05241</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#91d2a6b57c7216fd5c6dc981a5f0e1ae">dwc_otg_get_lpm_remotewakeenabled</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05242"></a>05242 {
<a name="l05243"></a>05243         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05244"></a>05244         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05245"></a>05245         <span class="keywordflow">return</span> lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#60a9c2e233e3ee15a80ae80b27d09f8b">rem_wkup_en</a>;
<a name="l05246"></a>05246 }
<a name="l05247"></a>05247 
<a name="l05248"></a><a class="code" href="dwc__otg__core__if_8h.html#86d921a91b7e2b143a305283282ce36d">05248</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#86d921a91b7e2b143a305283282ce36d">dwc_otg_get_lpmresponse</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05249"></a>05249 {
<a name="l05250"></a>05250         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05251"></a>05251         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05252"></a>05252         <span class="keywordflow">return</span> lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#1898203022af680f08036de89e86e4b0">appl_resp</a>;
<a name="l05253"></a>05253 }
<a name="l05254"></a>05254 
<a name="l05255"></a><a class="code" href="dwc__otg__core__if_8h.html#b19565bc2a8dbb258c3c2cb8c52240b8">05255</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#b19565bc2a8dbb258c3c2cb8c52240b8">dwc_otg_set_lpmresponse</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05256"></a>05256 {
<a name="l05257"></a>05257         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05258"></a>05258         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05259"></a>05259         lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#1898203022af680f08036de89e86e4b0">appl_resp</a> = val;
<a name="l05260"></a>05260         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>, lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a>);
<a name="l05261"></a>05261 }
<a name="l05262"></a>05262 
<a name="l05263"></a><a class="code" href="dwc__otg__core__if_8h.html#0fb8a2b51041b2f5476abc8ffbcc46cb">05263</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#0fb8a2b51041b2f5476abc8ffbcc46cb">dwc_otg_get_hsic_connect</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05264"></a>05264 {
<a name="l05265"></a>05265         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05266"></a>05266         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05267"></a>05267         <span class="keywordflow">return</span> lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#76c64ead46647c39aa76edebf2f63444">hsic_connect</a>;
<a name="l05268"></a>05268 }
<a name="l05269"></a>05269 
<a name="l05270"></a><a class="code" href="dwc__otg__core__if_8h.html#6625bea93daab21b2a97004f743203f9">05270</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#6625bea93daab21b2a97004f743203f9">dwc_otg_set_hsic_connect</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05271"></a>05271 {
<a name="l05272"></a>05272         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05273"></a>05273         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05274"></a>05274         lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#76c64ead46647c39aa76edebf2f63444">hsic_connect</a> = val;
<a name="l05275"></a>05275         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>, lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a>);
<a name="l05276"></a>05276 }
<a name="l05277"></a>05277 
<a name="l05278"></a><a class="code" href="dwc__otg__core__if_8h.html#a3399019a62013ccc6ce213e8f241d7a">05278</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#a3399019a62013ccc6ce213e8f241d7a">dwc_otg_get_inv_sel_hsic</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05279"></a>05279 {
<a name="l05280"></a>05280         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05281"></a>05281         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05282"></a>05282         <span class="keywordflow">return</span> lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#f664636955d9476647937d13d48f068e">inv_sel_hsic</a>;
<a name="l05283"></a>05283 
<a name="l05284"></a>05284 }
<a name="l05285"></a>05285 
<a name="l05286"></a><a class="code" href="dwc__otg__core__if_8h.html#ef8b7bbc803e779480aa06779a44e4f0">05286</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#ef8b7bbc803e779480aa06779a44e4f0">dwc_otg_set_inv_sel_hsic</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05287"></a>05287 {
<a name="l05288"></a>05288         <a class="code" href="unionglpmctl__data.html">glpmcfg_data_t</a> lpmcfg;
<a name="l05289"></a>05289         lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a> = dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>);
<a name="l05290"></a>05290         lpmcfg.<a class="code" href="unionglpmctl__data.html#bd3cc34c338226ff1cd89448f7590ff1">b</a>.<a class="code" href="unionglpmctl__data.html#f664636955d9476647937d13d48f068e">inv_sel_hsic</a> = val;
<a name="l05291"></a>05291         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a>, lpmcfg.<a class="code" href="unionglpmctl__data.html#cd41461734ff898209bfb64057ef2eb8">d32</a>);
<a name="l05292"></a>05292 }
<a name="l05293"></a>05293 
<a name="l05294"></a><a class="code" href="dwc__otg__core__if_8h.html#a450da19279ae7246c89ede2949189fe">05294</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#a450da19279ae7246c89ede2949189fe">dwc_otg_get_gotgctl</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05295"></a>05295 {
<a name="l05296"></a>05296         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>);
<a name="l05297"></a>05297 }
<a name="l05298"></a>05298 
<a name="l05299"></a><a class="code" href="dwc__otg__core__if_8h.html#be44aee1ee301bdcbf7174cc1c729032">05299</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#be44aee1ee301bdcbf7174cc1c729032">dwc_otg_set_gotgctl</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05300"></a>05300 {
<a name="l05301"></a>05301         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a>, val);
<a name="l05302"></a>05302 }
<a name="l05303"></a>05303 
<a name="l05304"></a><a class="code" href="dwc__otg__core__if_8h.html#eb5b1512f29fa951f2875dc52d368085">05304</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#eb5b1512f29fa951f2875dc52d368085">dwc_otg_get_gusbcfg</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05305"></a>05305 {
<a name="l05306"></a>05306         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>);
<a name="l05307"></a>05307 }
<a name="l05308"></a>05308 
<a name="l05309"></a><a class="code" href="dwc__otg__core__if_8h.html#74d5e1045c70fd5efc35a39ca4311baa">05309</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#74d5e1045c70fd5efc35a39ca4311baa">dwc_otg_set_gusbcfg</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05310"></a>05310 {
<a name="l05311"></a>05311         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a>, val);
<a name="l05312"></a>05312 }
<a name="l05313"></a>05313 
<a name="l05314"></a><a class="code" href="dwc__otg__core__if_8h.html#ce6ba769b9c0abd15c8f0b118d74c8e4">05314</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#ce6ba769b9c0abd15c8f0b118d74c8e4">dwc_otg_get_grxfsiz</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05315"></a>05315 {
<a name="l05316"></a>05316         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>);
<a name="l05317"></a>05317 }
<a name="l05318"></a>05318 
<a name="l05319"></a><a class="code" href="dwc__otg__core__if_8h.html#3e251d5b9273ae2e2b3f5714694974a5">05319</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#3e251d5b9273ae2e2b3f5714694974a5">dwc_otg_set_grxfsiz</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05320"></a>05320 {
<a name="l05321"></a>05321         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a>, val);
<a name="l05322"></a>05322 }
<a name="l05323"></a>05323 
<a name="l05324"></a><a class="code" href="dwc__otg__core__if_8h.html#3110e552598b04bbe6b30bcddadda98b">05324</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#3110e552598b04bbe6b30bcddadda98b">dwc_otg_get_gnptxfsiz</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05325"></a>05325 {
<a name="l05326"></a>05326         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>);
<a name="l05327"></a>05327 }
<a name="l05328"></a>05328 
<a name="l05329"></a><a class="code" href="dwc__otg__core__if_8h.html#48c625d569671523aac60af8e2d60d7a">05329</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#48c625d569671523aac60af8e2d60d7a">dwc_otg_set_gnptxfsiz</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05330"></a>05330 {
<a name="l05331"></a>05331         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a>, val);
<a name="l05332"></a>05332 }
<a name="l05333"></a>05333 
<a name="l05334"></a><a class="code" href="dwc__otg__core__if_8h.html#c8fcf302be26cad07b9ba36082e0ed5c">05334</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#c8fcf302be26cad07b9ba36082e0ed5c">dwc_otg_get_gpvndctl</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05335"></a>05335 {
<a name="l05336"></a>05336         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#a12db668367caef8386d2ba20289e437">gpvndctl</a>);
<a name="l05337"></a>05337 }
<a name="l05338"></a>05338 
<a name="l05339"></a><a class="code" href="dwc__otg__core__if_8h.html#4c700540a6c1061eb2491c78670bb26f">05339</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#4c700540a6c1061eb2491c78670bb26f">dwc_otg_set_gpvndctl</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05340"></a>05340 {
<a name="l05341"></a>05341         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#a12db668367caef8386d2ba20289e437">gpvndctl</a>, val);
<a name="l05342"></a>05342 }
<a name="l05343"></a>05343 
<a name="l05344"></a><a class="code" href="dwc__otg__core__if_8h.html#5b3367179e8c0c6ccb5041db26f8e0cc">05344</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#5b3367179e8c0c6ccb5041db26f8e0cc">dwc_otg_get_ggpio</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05345"></a>05345 {
<a name="l05346"></a>05346         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#694546400c443d41b449772c8573f3e8">ggpio</a>);
<a name="l05347"></a>05347 }
<a name="l05348"></a>05348 
<a name="l05349"></a><a class="code" href="dwc__otg__core__if_8h.html#4b6bd4ddf333b856631cd561eb747882">05349</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#4b6bd4ddf333b856631cd561eb747882">dwc_otg_set_ggpio</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05350"></a>05350 {
<a name="l05351"></a>05351         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#694546400c443d41b449772c8573f3e8">ggpio</a>, val);
<a name="l05352"></a>05352 }
<a name="l05353"></a>05353 
<a name="l05354"></a><a class="code" href="dwc__otg__core__if_8h.html#6345490821a039a5eff6ec8e5c0e8c0b">05354</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#6345490821a039a5eff6ec8e5c0e8c0b">dwc_otg_get_hprt0</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05355"></a>05355 {
<a name="l05356"></a>05356         <span class="keywordflow">return</span> dwc_read_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>);
<a name="l05357"></a>05357 
<a name="l05358"></a>05358 }
<a name="l05359"></a>05359 
<a name="l05360"></a><a class="code" href="dwc__otg__core__if_8h.html#c2ec55794abeeb14f5b4d00613122bb7">05360</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#c2ec55794abeeb14f5b4d00613122bb7">dwc_otg_set_hprt0</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05361"></a>05361 {
<a name="l05362"></a>05362         dwc_write_reg32(core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#dc8fe33e0bb3829cafa884d5fc603c4d">hprt0</a>, val);
<a name="l05363"></a>05363 }
<a name="l05364"></a>05364 
<a name="l05365"></a><a class="code" href="dwc__otg__core__if_8h.html#c308abdec734a3d2f183d2085271d285">05365</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#c308abdec734a3d2f183d2085271d285">dwc_otg_get_guid</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05366"></a>05366 {
<a name="l05367"></a>05367         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8735ca2e93c1e984ac2d5bcf0cda96d7">guid</a>);
<a name="l05368"></a>05368 }
<a name="l05369"></a>05369 
<a name="l05370"></a><a class="code" href="dwc__otg__core__if_8h.html#edf22163b21a9ab3539976e19338f1e9">05370</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__cil_8c.html#edf22163b21a9ab3539976e19338f1e9">dwc_otg_set_guid</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if, uint32_t val)
<a name="l05371"></a>05371 {
<a name="l05372"></a>05372         dwc_write_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#8735ca2e93c1e984ac2d5bcf0cda96d7">guid</a>, val);
<a name="l05373"></a>05373 }
<a name="l05374"></a>05374 
<a name="l05375"></a><a class="code" href="dwc__otg__core__if_8h.html#6180fa187cfbeef487a71fb4f72a6381">05375</a> uint32_t <a class="code" href="dwc__otg__cil_8c.html#6180fa187cfbeef487a71fb4f72a6381">dwc_otg_get_hptxfsiz</a>(<a class="code" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> * core_if)
<a name="l05376"></a>05376 {
<a name="l05377"></a>05377         <span class="keywordflow">return</span> dwc_read_reg32(&amp;core_if-&gt;<a class="code" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a>-&gt;<a class="code" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a>);
<a name="l05378"></a>05378 }
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:48 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
