// Seed: 506669621
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output tri id_2,
    input tri id_3,
    input wand id_4,
    input wor id_5
    , id_24,
    input tri id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    input uwire id_14,
    output supply0 id_15,
    output uwire id_16,
    output wire id_17,
    output wand id_18,
    output uwire id_19,
    input tri id_20,
    input uwire id_21,
    output supply1 id_22
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5
);
  tri id_7 = 1 ? (1 ^ 1) : 1;
  module_0(
      id_3,
      id_2,
      id_0,
      id_3,
      id_5,
      id_3,
      id_1,
      id_1,
      id_5,
      id_5,
      id_3,
      id_2,
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2
  );
endmodule
