<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Amin/Documents/FPGA_Project/BlockRAM/TB_Block_RAM_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="tb_block_ram" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="9" />
   <wvobject fp_name="/tb_block_ram/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/write_address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">write_address[5:0]</obj_property>
      <obj_property name="ObjectShortName">write_address[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/read_address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_address[5:0]</obj_property>
      <obj_property name="ObjectShortName">read_address[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[14:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[14:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[14:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[14:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/ram_width" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">ram_width</obj_property>
      <obj_property name="ObjectShortName">ram_width</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/ram_addwidth" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">ram_addwidth</obj_property>
      <obj_property name="ObjectShortName">ram_addwidth</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_block_ram/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
