sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_mul_6ns_8ns_13_1_1
sobel_hls_urem_6ns_3ns_2_10_1
sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_sparsemux_7_2_8_1_1
sobel_hls_sparsemux_7_2_8_1_1
sobel_hls_sparsemux_7_2_8_1_1
sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1
sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_frame_RAM_AUTO_1R1W
sobel_hls_output_RAM_AUTO_1R1W
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_Pipeline_1
sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8
sobel_hls
