# Benchmark "control_merge" written by ABC on Sun Jul 13 14:43:37 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs[0] outs[1] \
 outs[2] outs_valid index[0] index[1] index_valid

.latch       n114 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n119 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n124 control.tehb.dataReg[0]  0
.latch       n129 control.tehb.dataReg[1]  0
.latch       n134 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n73
01 1
.names control.tehb.control.fullReg new_n73 ins_ready[1]
01 1
.names ins_valid[0] new_n73 new_n75
00 1
.names ins_valid[2] new_n75 new_n76
11 1
.names control.tehb.control.fullReg new_n76 ins_ready[2]
01 1
.names ins_valid[3] new_n75 new_n78
11 1
.names new_n76 new_n78 new_n79
01 1
.names control.tehb.control.fullReg new_n79 ins_ready[3]
01 1
.names new_n76 new_n79 new_n81
00 1
.names new_n75 new_n81 new_n82
11 1
.names ins_valid[4] new_n82 new_n83
11 1
.names control.tehb.control.fullReg new_n83 ins_ready[4]
01 1
.names new_n82 new_n83 new_n85
10 1
.names ins_valid[5] new_n85 new_n86
11 1
.names control.tehb.control.fullReg new_n86 ins_ready[5]
01 1
.names new_n85 new_n86 new_n88
10 1
.names ins_valid[6] new_n88 new_n89
11 1
.names control.tehb.control.fullReg new_n89 ins_ready[6]
01 1
.names new_n88 new_n89 new_n91
10 1
.names ins_valid[7] new_n91 new_n92
11 1
.names control.tehb.control.fullReg new_n92 ins_ready[7]
01 1
.names new_n91 new_n92 new_n94
10 1
.names ins_valid[8] new_n94 new_n95
11 1
.names control.tehb.control.fullReg new_n95 ins_ready[8]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n97
11 1
.names new_n89 new_n92 new_n98
00 1
.names new_n81 new_n98 new_n99
11 1
.names new_n95 new_n99 new_n100
00 1
.names control.tehb.control.fullReg new_n100 new_n101
01 1
.names new_n97 new_n101 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n103
11 1
.names new_n73 new_n79 new_n104
00 1
.names new_n83 new_n104 new_n105
00 1
.names new_n86 new_n105 new_n106
00 1
.names new_n98 new_n106 new_n107
10 1
.names new_n92 new_n107 new_n108
00 1
.names new_n95 new_n108 new_n109
00 1
.names control.tehb.control.fullReg new_n109 new_n110
01 1
.names new_n103 new_n110 index[0]
00 0
.names ins[0] index[0] new_n112
10 1
.names ins[3] index[0] new_n113
11 1
.names new_n112 new_n113 new_n114_1
00 1
.names index[1] new_n114_1 new_n115
00 1
.names ins[6] index[0] new_n116
00 1
.names ins[9] index[0] new_n117
01 1
.names index[1] new_n116 new_n118
10 1
.names new_n117 new_n118 new_n119_1
01 1
.names new_n115 new_n119_1 outs[0]
00 0
.names ins[1] index[1] new_n121
00 1
.names ins[7] index[1] new_n122
01 1
.names new_n121 new_n122 new_n123
00 1
.names index[0] new_n123 new_n124_1
00 1
.names ins[4] index[1] new_n125
00 1
.names ins[10] index[1] new_n126
01 1
.names new_n125 new_n126 new_n127
00 1
.names index[0] new_n127 new_n128
10 1
.names new_n124_1 new_n128 outs[1]
00 1
.names ins[2] index[0] new_n130
10 1
.names ins[5] index[0] new_n131
11 1
.names new_n130 new_n131 new_n132
00 1
.names index[1] new_n132 new_n133
00 1
.names ins[8] index[0] new_n134_1
10 1
.names ins[11] index[0] new_n135
11 1
.names new_n134_1 new_n135 new_n136
00 1
.names index[1] new_n136 new_n137
10 1
.names new_n133 new_n137 outs[2]
00 0
.names new_n94 new_n95 new_n139
10 1
.names control.tehb.control.fullReg new_n139 new_n140
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n140 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n140 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n143
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n144
01 1
.names new_n143 new_n144 new_n145
00 1
.names rst new_n145 new_n146
00 1
.names new_n140 new_n146 n134
01 1
.names new_n143 n134 n114
01 0
.names new_n144 n134 n119
01 0
.names control.tehb.control.fullReg new_n145 new_n150
00 1
.names new_n139 new_n150 new_n151
01 1
.names control.tehb.dataReg[0] new_n151 new_n152
10 1
.names new_n109 new_n151 new_n153
11 1
.names new_n152 new_n153 new_n154
00 1
.names rst new_n154 n124
00 1
.names control.tehb.dataReg[1] new_n151 new_n156
10 1
.names new_n100 new_n151 new_n157
11 1
.names new_n156 new_n157 new_n158
00 1
.names rst new_n158 n129
00 1
.end
