;redcode
;assert 1
	SPL 0, #-4
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 110, 9
	SLT -7, <-420
	SPL 121, 1
	SLT -77, <-420
	CMP -7, <-420
	SLT -7, <-420
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB #77, @210
	SUB <0, @2
	SUB @127, 106
	SUB @127, 106
	SPL <627, 101
	JMZ 110, 9
	SPL 0, #-4
	SLT 0, 902
	SLT 0, 902
	SUB @127, 100
	SLT @0, 90
	ADD 110, 9
	MOV -7, <-22
	CMP @121, 103
	JMZ <128, 100
	JMZ <128, 100
	SUB @127, 106
	SUB @0, 90
	MOV -7, <-20
	SUB @127, 100
	JMZ 110, 9
	SUB -7, <-420
	ADD -0, 2
	CMP -7, <-420
	CMP -7, <-420
	JMP @-82, 200
	CMP -7, <-420
	SPL 0, #-4
	SUB #77, @210
	SUB #0, 21
	MOV -7, <-20
	DJN -81, @-20
	SPL 0, #-4
	SPL 0, #-4
	SUB #72, @201
	MOV -1, <-20
	MOV -7, <-20
