Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_32bit_ref
Version: T-2022.03-SP2
Date   : Tue May 13 00:04:42 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             311.00
  Critical Path Length:         13.78
  Critical Path Slack:         -13.68
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -875.34
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              16274
  Buf/Inv Cell Count:            4644
  Buf Cell Count:                1077
  Inv Cell Count:                3567
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     16274
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    16053.631910
  Noncombinational Area:     0.000000
  Buf/Inv Area:           2855.510000
  Total Buffer Area:           924.88
  Total Inverter Area:        1930.63
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             16053.631910
  Design Area:           16053.631910


  Design Rules
  -----------------------------------
  Total Number of Nets:         16403
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.32
  Logic Optimization:                582.28
  Mapping Optimization:              495.21
  -----------------------------------------
  Overall Compile Time:             1090.46
  Overall Compile Wall Clock Time:  1092.15

  --------------------------------------------------------------------

  Design  WNS: 13.68  TNS: 875.34  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
