MIG: 18:08:40 : xml_input_file: board.prj
MIG: 18:08:40 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 18:08:40 : xml_input_file: board.prj
MIG: 18:08:40 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 18:08:40 : In updateAllModelParams
MIG: 18:08:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:40 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3.1/data/ip/xilinx/mig_7series_v2_2... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 18:08:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:40 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 18:08:40 : vivado_mode: xpg_bd
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 1
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 : isPortInterface: 0
MIG: 18:08:40 :  locked false  
MIG: 18:08:40 : HDL Language: Verilog
MIG: 18:08:40 : compInfo: true
MIG: 18:08:40 : Vivado Options xc7a100t csg324 -1
MIG: 18:08:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:08:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 18:08:40 : xilinx_path: C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE
MIG: 18:08:40 : I am in catch area
MIG: 18:08:40 : Running C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:50 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 18:08:50 : Component_Name: mysys_mig_7series_0_0
MIG: 18:08:50 : Moving mysys_mig_7series_0_0 ...
MIG: 18:08:50 : Moving mysys_mig_7series_0_0.veo ...
MIG: 18:08:50 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:50 : XGUI hdlLanguage: Verilog
MIG: 18:08:50 : xgui vivado_mode: xpg_bd
MIG: 18:08:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:08:50 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 18:08:51 : 1
MIG: 18:08:52 : Inside fn mem: DDR2
MIG: 18:08:52 : QDRII+ Inside fn ui: 81000000
MIG: 18:08:52 : DDR2
MIG: 18:08:52 : 1
MIG: 18:08:52 : 81000000
MIG: 18:08:52 : 
MIG: 18:08:52 :  polarity_value: 1
MIG: 18:08:52 : 
MIG: 18:08:52 : 
MIG: 18:08:52 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:08:52 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:08:52 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:08:52 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:08:52 : 2
MIG: 18:08:52 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:08:52 : 16
MIG: 18:08:52 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:08:52 : 2
MIG: 18:08:52 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:08:52 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: ECC ==> OFF
MIG: 18:08:52 : 16
MIG: 18:08:52 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:08:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:08:52 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:08:52 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:08:52 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:08:52 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:08:52 : 13
MIG: 18:08:52 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:08:52 : 27
MIG: 18:08:52 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:08:52 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:08:52 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:08:52 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:08:52 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:08:52 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:08:52 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:08:52 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:08:52 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:08:52 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:08:52 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:08:52 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:08:52 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:08:52 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:08:52 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:08:52 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:08:52 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:08:52 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:08:52 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:08:52 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:08:52 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:08:52 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:08:52 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:08:52 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:08:52 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:08:52 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:08:52 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:08:52 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:08:52 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:08:52 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:08:52 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:08:52 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:08:52 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:08:52 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:08:52 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:08:52 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:08:52 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:08:52 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:08:52 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:08:52 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:08:52 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:08:52 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:08:52 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:08:52 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:08:52 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:08:52 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:08:52 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:08:52 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:08:52 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:08:52 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:08:52 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:08:52 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:08:52 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:08:52 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:08:52 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:08:52 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:08:52 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:08:52 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:08:52 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:08:52 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:08:52 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:08:52 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:08:52 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:08:52 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:08:52 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:08:52 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:08:52 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:08:52 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:08:52 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:08:52 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:08:52 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:08:52 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:08:52 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:08:52 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:08:52 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:08:52 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:08:52 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:08:52 : 4
MIG: 18:08:52 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:08:52 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:08:52 : 1
MIG: 18:08:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:08:52 : 134217728
MIG: 18:08:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:08:52 : 64
MIG: 18:08:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:08:52 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:08:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:08:52 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:08:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:08:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:08:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:08:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:08:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:08:52 : 
MIG: 18:08:52 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:08:52 : 
MIG: 18:08:52 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:08:52 : NOBUF
MIG: 18:08:52 : NONE
MIG: 18:08:52 : 
MIG: 18:08:52 : Same Interface
MIG: 18:08:54 : xml_input_file: board.prj
MIG: 18:08:54 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 18:08:54 : In updateAllModelParams
MIG: 18:08:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:08:54 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:08:54 : XGUI hdlLanguage: Verilog
MIG: 18:08:54 : xgui vivado_mode: xpg_bd
MIG: 18:08:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:08:54 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 18:08:56 : 
MIG: 18:08:56 : Inside fn mem: DDR2
MIG: 18:08:56 : QDRII+ Inside fn ui: 81000000
MIG: 18:08:56 : 
MIG: 18:08:56 : 
MIG: 18:08:56 : 
MIG: 18:08:56 : 
MIG: 18:08:56 :  polarity_value: 1
MIG: 18:08:56 : 
MIG: 18:08:56 : 
MIG: 18:08:56 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:08:56 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:08:56 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:08:56 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:08:56 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: ECC ==> OFF
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:08:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:08:56 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:08:56 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:08:56 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:08:56 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:08:56 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:08:56 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:08:56 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:08:56 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:08:56 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:08:56 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:08:56 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:08:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:08:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:08:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:08:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:08:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:08:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:08:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:08:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:08:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:08:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:08:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:08:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:08:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:08:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:08:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:08:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:08:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:08:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:08:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:08:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:08:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:08:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:08:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:08:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:08:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:08:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:08:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:08:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:08:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:08:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:08:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:08:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:08:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:08:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:08:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:08:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:08:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:08:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:08:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:08:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:08:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:08:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:08:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:08:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:08:56 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:08:56 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:08:56 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:08:56 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:08:56 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:08:56 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:08:56 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:08:56 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:08:56 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:08:56 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:08:56 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:08:56 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:08:56 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:08:56 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:08:56 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:08:56 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:08:56 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:08:56 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:08:56 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:08:56 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:08:56 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:08:56 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:08:56 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:08:56 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:08:56 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:08:56 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:08:56 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:08:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:08:56 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:08:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:08:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:08:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:08:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:08:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:08:56 : 
MIG: 18:08:56 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:08:56 : 
MIG: 18:08:56 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:08:56 : 
MIG: 18:08:56 : 
MIG: 18:08:56 : 
MIG: 18:08:56 : Same Interface
MIG: 18:11:08 : xml_input_file: board.prj
MIG: 18:11:08 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 18:11:08 : In updateAllModelParams
MIG: 18:11:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:11:08 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:11:08 : XGUI hdlLanguage: Verilog
MIG: 18:11:08 : xgui vivado_mode: xpg_bd
MIG: 18:11:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:11:08 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 18:11:09 : 
MIG: 18:11:09 : Inside fn mem: DDR2
MIG: 18:11:09 : QDRII+ Inside fn ui: 81000000
MIG: 18:11:09 : 
MIG: 18:11:09 : 
MIG: 18:11:09 : 
MIG: 18:11:09 : 
MIG: 18:11:09 :  polarity_value: 1
MIG: 18:11:09 : 
MIG: 18:11:09 : 
MIG: 18:11:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:11:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:11:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:11:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:11:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: ECC ==> OFF
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:11:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:11:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:11:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:11:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:11:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:11:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:11:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:11:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:11:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:11:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:11:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:11:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:11:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:11:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:11:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:11:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:11:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:11:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:11:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:11:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:11:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:11:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:11:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:11:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:11:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:11:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:11:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:11:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:11:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:11:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:11:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:11:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:11:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:11:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:11:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:11:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:11:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:11:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:11:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:11:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:11:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:11:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:11:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:11:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:11:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:11:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:11:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:11:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:11:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:11:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:11:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:11:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:11:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:11:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:11:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:11:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:11:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:11:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:11:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:11:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:11:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:11:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:11:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:11:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:11:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:11:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:11:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:11:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:11:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:11:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:11:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:11:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:11:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:11:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:11:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:11:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:11:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:11:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:11:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:11:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:11:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:11:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:11:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:11:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:11:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:11:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:11:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:11:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:11:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:11:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:11:09 : 
MIG: 18:11:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:11:09 : 
MIG: 18:11:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:11:09 : 
MIG: 18:11:09 : 
MIG: 18:11:09 : 
MIG: 18:11:09 : Same Interface
MIG: 18:20:15 : Running synthesis.xit
MIG: 18:20:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:20:15 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:20:16 : Running vlog_synth_rpr.xit
MIG: 18:20:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:20:17 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:20:18 : Running implementation.xit
MIG: 18:20:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:20:18 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:20:52 : Running synthesis.xit
MIG: 18:20:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:52 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3.1/data/ip/xilinx/mig_7series_v2_2... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 18:20:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:52 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 18:20:52 : vivado_mode: xpg_bd
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 1
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 : isPortInterface: 0
MIG: 18:20:52 :  locked false  
MIG: 18:20:52 : HDL Language: Verilog
MIG: 18:20:52 : compInfo: false
MIG: 18:20:52 : Vivado Options xc7a100t csg324 -1
MIG: 18:20:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:20:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 18:20:52 : xilinx_path: C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE
MIG: 18:20:52 : I am in catch area
MIG: 18:20:52 : Running C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 18:21:02 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 18:21:03 : Component_Name: mysys_mig_7series_0_0
MIG: 18:21:03 : Moving mysys_mig_7series_0_0 ...
MIG: 18:21:03 : Moving mysys_mig_7series_0_0.veo ...
MIG: 18:21:03 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 18:21:04 : Running vlog_synth_rpr.xit
MIG: 18:21:04 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:21:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:21:05 : Running implementation.xit
MIG: 18:21:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 18:21:06 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 19:34:07 : xml_input_file: board.prj
MIG: 19:34:07 : Absolute path of xml_input_file: board.prj
MIG: 19:34:07 : xml_input_file: board.prj
MIG: 19:34:07 : Absolute path of xml_input_file: board.prj
MIG: 19:34:07 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 19:34:07 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 19:34:07 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 19:34:07 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 19:34:07 : In updateAllModelParams
MIG: 19:34:07 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 19:34:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 19:34:07 : XGUI hdlLanguage: Verilog
MIG: 19:34:07 : xgui vivado_mode: xpg_bd
MIG: 19:34:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:34:07 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 19:34:09 : 
MIG: 19:34:09 : Inside fn mem: DDR2
MIG: 19:34:09 : QDRII+ Inside fn ui: 81000000
MIG: 19:34:09 : 
MIG: 19:34:09 : 
MIG: 19:34:09 : 
MIG: 19:34:09 : 
MIG: 19:34:09 :  polarity_value: 1
MIG: 19:34:09 : 
MIG: 19:34:09 : 
MIG: 19:34:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 19:34:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:34:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 19:34:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 19:34:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: ECC ==> OFF
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 19:34:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:34:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:34:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:34:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 19:34:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 19:34:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:34:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 19:34:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 19:34:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 19:34:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 19:34:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 19:34:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 19:34:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 19:34:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 19:34:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 19:34:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 19:34:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 19:34:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 19:34:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 19:34:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 19:34:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 19:34:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 19:34:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 19:34:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 19:34:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 19:34:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 19:34:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 19:34:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 19:34:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 19:34:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 19:34:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 19:34:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 19:34:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 19:34:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 19:34:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 19:34:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 19:34:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:34:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 19:34:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:34:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 19:34:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 19:34:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 19:34:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 19:34:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 19:34:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 19:34:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:34:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 19:34:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 19:34:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 19:34:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 19:34:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 19:34:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 19:34:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 19:34:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 19:34:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 19:34:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 19:34:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:34:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:34:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:34:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:34:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 19:34:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:34:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 19:34:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 19:34:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 19:34:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 19:34:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:34:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 19:34:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 19:34:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 19:34:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:34:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:34:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:34:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 19:34:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:34:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 19:34:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 19:34:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 19:34:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 19:34:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:34:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 19:34:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 19:34:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 19:34:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:34:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:34:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:34:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:34:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:34:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:34:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:34:09 : 
MIG: 19:34:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 19:34:09 : 
MIG: 19:34:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:34:09 : 
MIG: 19:34:09 : 
MIG: 19:34:09 : 
MIG: 19:34:09 : Same Interface
MIG: 20:07:58 : xml_input_file: board.prj
MIG: 20:07:58 : Absolute path of xml_input_file: board.prj
MIG: 20:07:58 : xml_input_file: board.prj
MIG: 20:07:58 : Absolute path of xml_input_file: board.prj
MIG: 20:07:58 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:07:58 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:07:58 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:07:58 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:07:58 : In updateAllModelParams
MIG: 20:07:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 20:07:58 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 20:07:58 : XGUI hdlLanguage: Verilog
MIG: 20:07:58 : xgui vivado_mode: xpg_bd
MIG: 20:07:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:07:58 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 20:07:59 : 
MIG: 20:07:59 : Inside fn mem: DDR2
MIG: 20:07:59 : QDRII+ Inside fn ui: 81000000
MIG: 20:07:59 : 
MIG: 20:07:59 : 
MIG: 20:07:59 : 
MIG: 20:07:59 : 
MIG: 20:07:59 :  polarity_value: 1
MIG: 20:07:59 : 
MIG: 20:07:59 : 
MIG: 20:07:59 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:07:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:07:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:07:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:07:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: ECC ==> OFF
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:07:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:07:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:07:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:07:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:07:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:07:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:07:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:07:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:07:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:07:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:07:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:07:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:07:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:07:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:07:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:07:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:07:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:07:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:07:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:07:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:07:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:07:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:07:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:07:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:07:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:07:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:07:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:07:59 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:07:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:07:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:07:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:07:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:07:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:07:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:07:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:07:59 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:07:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:07:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:07:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:07:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:07:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:07:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:07:59 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:07:59 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:07:59 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:07:59 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:07:59 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:07:59 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:07:59 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:07:59 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:07:59 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:07:59 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:07:59 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:07:59 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:07:59 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:07:59 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:07:59 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:07:59 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:07:59 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:07:59 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:07:59 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:07:59 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:07:59 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:07:59 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:07:59 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:07:59 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:07:59 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:07:59 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:07:59 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:07:59 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:07:59 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:07:59 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:07:59 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:07:59 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:07:59 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:07:59 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:07:59 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:07:59 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:07:59 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:07:59 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:07:59 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:07:59 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:07:59 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:07:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:07:59 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:07:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:07:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:07:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:07:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:07:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:07:59 : 
MIG: 20:07:59 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:07:59 : 
MIG: 20:07:59 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:07:59 : 
MIG: 20:07:59 : 
MIG: 20:07:59 : 
MIG: 20:07:59 : Same Interface
MIG: 20:09:22 : xml_input_file: board.prj
MIG: 20:09:22 : Absolute path of xml_input_file: board.prj
MIG: 20:09:22 : xml_input_file: board.prj
MIG: 20:09:22 : Absolute path of xml_input_file: board.prj
MIG: 20:09:22 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:09:22 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:09:22 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:09:22 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/board.prj
MIG: 20:09:22 : In updateAllModelParams
MIG: 20:09:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 20:09:22 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 20:09:22 : XGUI hdlLanguage: Verilog
MIG: 20:09:22 : xgui vivado_mode: xpg_bd
MIG: 20:09:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:09:22 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 20:09:23 : 
MIG: 20:09:23 : Inside fn mem: DDR2
MIG: 20:09:23 : QDRII+ Inside fn ui: 81000000
MIG: 20:09:23 : 
MIG: 20:09:23 : 
MIG: 20:09:23 : 
MIG: 20:09:23 : 
MIG: 20:09:23 :  polarity_value: 1
MIG: 20:09:23 : 
MIG: 20:09:23 : 
MIG: 20:09:23 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:09:23 : 
MIG: 20:09:23 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:09:23 : 
MIG: 20:09:23 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:09:23 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:09:23 : 
MIG: 20:09:23 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:09:23 : 
MIG: 20:09:23 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:09:23 : 
MIG: 20:09:23 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:09:23 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:09:23 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:09:23 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:09:24 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: ECC ==> OFF
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:09:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:09:24 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:09:24 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:09:24 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:09:24 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:09:24 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:09:24 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:09:24 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:09:24 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:09:24 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:09:24 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:09:24 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:09:24 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:09:24 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:09:24 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:09:24 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:09:24 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:09:24 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:09:24 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:09:24 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:09:24 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:09:24 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:09:24 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:09:24 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:09:24 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:09:24 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:09:24 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:09:24 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:09:24 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:09:24 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:09:24 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:09:24 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:09:24 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:09:24 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:09:24 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:09:24 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:09:24 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:09:24 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:09:24 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:09:24 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:09:24 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:09:24 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:09:24 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:09:24 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:09:24 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:09:24 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:09:24 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:09:24 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:09:24 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:09:24 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:09:24 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:09:24 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:09:24 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:09:24 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:09:24 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:09:24 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:09:24 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:09:24 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:09:24 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:09:24 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:09:24 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:09:24 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:09:24 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:09:24 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:09:24 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:09:24 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:09:24 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:09:24 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:09:24 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:09:24 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:09:24 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:09:24 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:09:24 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:09:24 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:09:24 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:09:24 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:09:24 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:09:24 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:09:24 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:09:24 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:09:24 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:09:24 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:09:24 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:09:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:09:24 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:09:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:09:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:09:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:09:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:09:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:09:24 : 
MIG: 20:09:24 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:09:24 : 
MIG: 20:09:24 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:09:24 : 
MIG: 20:09:24 : 
MIG: 20:09:24 : 
MIG: 20:09:24 : Same Interface
MIG: 20:09:32 : Running customizer.xit
MIG: 20:09:32 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:09:32 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3.1/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Users/Junhong/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-112300-LJH/coregen/mysys_mig_7series_0_0
MIG: 20:09:32 : synp_flow:  -- synthesis_mode: Other
MIG: 20:09:32 : outputDirectory: c:/Users/Junhong/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-112300-LJH/coregen/mysys_mig_7series_0_0/_tmp/
MIG: 20:09:32 : vivado_mode: xpg_bd
MIG: 20:09:32 :  locked false  
MIG: 20:09:32 : HDL Language: Verilog
MIG: 20:09:32 : compInfo: false
MIG: 20:09:32 : Vivado Options xc7a100t csg324 -1
MIG: 20:09:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:09:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 20:09:32 : xilinx_path: C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE
MIG: 20:09:32 : I am in catch area
MIG: 20:09:32 : Running C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Users/Junhong/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-112300-LJH/coregen/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Junhong/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-112300-LJH/coregen/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 20:13:46 : Prasad before: xmlPropertyPrj -- board.prj
MIG: 20:13:46 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:13:46 : XML_INPUT_FILE: c:/Users/Junhong/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-112300-LJH/coregen/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:13:46 : Component_Name: mysys_mig_7series_0_0
MIG: 20:13:46 : Moving mysys_mig_7series_0_0 ...
MIG: 20:13:46 : Moving mysys_mig_7series_0_0.veo ...
MIG: 20:13:46 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 20:13:46 : Sending back 0
MIG: 20:13:47 : xml_input_file: mig_a.prj
MIG: 20:13:47 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:13:47 : xml_input_file: mig_a.prj
MIG: 20:13:47 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:13:47 : In updateAllModelParams
MIG: 20:13:48 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 20:13:48 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 20:13:48 : XGUI hdlLanguage: Verilog
MIG: 20:13:48 : xgui vivado_mode: xpg_bd
MIG: 20:13:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:13:48 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 20:13:49 : 
MIG: 20:13:49 : Inside fn mem: DDR2
MIG: 20:13:49 : QDRII+ Inside fn ui: 81000000
MIG: 20:13:49 : 
MIG: 20:13:49 : 
MIG: 20:13:49 : 
MIG: 20:13:49 : 
MIG: 20:13:49 :  polarity_value: 1
MIG: 20:13:49 : 
MIG: 20:13:49 : 
MIG: 20:13:49 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:13:49 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:13:49 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:13:49 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:13:49 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: ECC ==> OFF
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:13:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:13:49 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:13:49 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:13:49 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:13:49 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:13:49 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:13:49 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:13:49 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:13:49 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:13:49 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:13:49 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:13:49 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:13:49 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:13:49 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:13:49 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:13:49 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:13:49 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:13:49 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:13:49 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:13:49 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:13:49 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:13:49 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:13:49 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:13:49 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:13:49 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:13:49 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:13:49 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:13:49 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:13:49 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:13:49 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:13:49 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:13:49 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:13:49 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:13:49 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:13:49 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:13:49 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:13:49 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:13:49 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:13:49 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:13:49 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:13:49 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:13:49 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:13:49 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:13:49 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:13:49 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:13:49 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:13:49 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:13:49 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:13:49 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:13:49 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:13:49 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:13:49 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:13:49 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:13:49 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:13:49 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:13:49 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:13:49 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:13:49 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:13:49 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:13:49 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:13:49 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:13:49 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:13:49 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:13:49 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:13:49 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:13:49 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:13:49 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:13:49 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:13:49 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:13:49 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:13:49 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:13:49 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:13:49 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:13:49 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:13:49 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:13:49 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:13:49 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:13:49 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:13:49 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:13:49 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:13:49 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:13:49 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:13:49 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:13:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:13:49 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:13:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:13:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:13:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:13:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:13:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:13:49 : 
MIG: 20:13:49 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:13:49 : 
MIG: 20:13:49 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:13:49 : 
MIG: 20:13:49 : 
MIG: 20:13:49 : 
MIG: 20:13:49 : Same Interface
MIG: 20:13:55 : xml_input_file: mig_a.prj
MIG: 20:13:55 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:13:55 : In updateAllModelParams
MIG: 20:13:55 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 20:13:55 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 20:13:55 : XGUI hdlLanguage: Verilog
MIG: 20:13:55 : xgui vivado_mode: xpg_bd
MIG: 20:13:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:13:55 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 20:13:56 : 
MIG: 20:13:56 : Inside fn mem: DDR2
MIG: 20:13:56 : QDRII+ Inside fn ui: 81000000
MIG: 20:13:56 : 
MIG: 20:13:56 : 
MIG: 20:13:56 : 
MIG: 20:13:56 : 
MIG: 20:13:56 :  polarity_value: 1
MIG: 20:13:56 : 
MIG: 20:13:56 : 
MIG: 20:13:56 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:13:56 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:13:56 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:13:56 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:13:56 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: ECC ==> OFF
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:13:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:13:56 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:13:56 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:13:56 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:13:56 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:13:56 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:13:56 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:13:56 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:13:56 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:13:56 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:13:56 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:13:56 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:13:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:13:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:13:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:13:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:13:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:13:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:13:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:13:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:13:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:13:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:13:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:13:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:13:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:13:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:13:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:13:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:13:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:13:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:13:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:13:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:13:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:13:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:13:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:13:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:13:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:13:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:13:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:13:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:13:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:13:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:13:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:13:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:13:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:13:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:13:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:13:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:13:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:13:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:13:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:13:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:13:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:13:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:13:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:13:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:13:56 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:13:56 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:13:56 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:13:56 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:13:56 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:13:56 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:13:56 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:13:56 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:13:56 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:13:56 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:13:56 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:13:56 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:13:56 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:13:56 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:13:56 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:13:56 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:13:56 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:13:56 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:13:56 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:13:56 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:13:56 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:13:56 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:13:56 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:13:56 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:13:56 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:13:56 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:13:56 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:13:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:13:56 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:13:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:13:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:13:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:13:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:13:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:13:56 : 
MIG: 20:13:56 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:13:56 : 
MIG: 20:13:56 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:13:56 : 
MIG: 20:13:56 : 
MIG: 20:13:56 : 
MIG: 20:13:56 : Same Interface
MIG: 20:14:00 : xml_input_file: mig_a.prj
MIG: 20:14:00 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:14:00 : In updateAllModelParams
MIG: 20:14:00 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 20:14:00 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 20:14:00 : XGUI hdlLanguage: Verilog
MIG: 20:14:00 : xgui vivado_mode: xpg_bd
MIG: 20:14:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:14:00 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 20:14:02 : 
MIG: 20:14:02 : Inside fn mem: DDR2
MIG: 20:14:02 : QDRII+ Inside fn ui: 81000000
MIG: 20:14:02 : 
MIG: 20:14:02 : 
MIG: 20:14:02 : 
MIG: 20:14:02 : 
MIG: 20:14:02 :  polarity_value: 1
MIG: 20:14:02 : 
MIG: 20:14:02 : 
MIG: 20:14:02 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:14:02 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:14:02 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:14:02 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:14:02 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: ECC ==> OFF
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:14:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:14:02 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:14:02 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:14:02 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:14:02 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:14:02 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:14:02 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:14:02 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:14:02 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:14:02 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:14:02 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:14:02 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:14:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:14:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:14:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:14:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:14:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:14:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:14:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:14:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:14:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:14:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:14:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:14:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:14:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:14:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:14:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:14:02 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:14:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:14:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:14:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:14:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:14:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:14:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:14:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:14:02 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:14:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:14:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:14:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:14:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:14:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:14:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:14:02 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:14:02 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:14:02 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:14:02 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:14:02 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:14:02 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:14:02 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:14:02 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:14:02 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:14:02 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:14:02 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:14:02 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:14:02 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:14:02 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:14:02 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:14:02 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:14:02 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:14:02 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:14:02 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:14:02 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:14:02 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:14:02 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:14:02 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:14:02 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:14:02 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:14:02 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:14:02 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:14:02 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:14:02 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:14:02 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:14:02 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:14:02 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:14:02 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:14:02 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:14:02 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:14:02 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:14:02 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:14:02 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:14:02 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:14:02 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:14:02 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:14:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:14:02 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:14:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:14:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:14:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:14:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:14:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:14:02 : 
MIG: 20:14:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:14:02 : 
MIG: 20:14:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:14:02 : 
MIG: 20:14:02 : 
MIG: 20:14:02 : 
MIG: 20:14:02 : Same Interface
MIG: 20:20:13 : xml_input_file: mig_a.prj
MIG: 20:20:13 : Absolute path of xml_input_file: mig_a.prj
MIG: 20:20:13 : xml_input_file: mig_a.prj
MIG: 20:20:13 : Absolute path of xml_input_file: mig_a.prj
MIG: 20:20:13 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:20:13 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:20:13 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:20:13 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 20:20:13 : In updateAllModelParams
MIG: 20:20:13 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 20:20:13 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 20:20:13 : XGUI hdlLanguage: Verilog
MIG: 20:20:13 : xgui vivado_mode: xpg_bd
MIG: 20:20:13 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:20:13 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 20:20:14 : 
MIG: 20:20:14 : Inside fn mem: DDR2
MIG: 20:20:14 : QDRII+ Inside fn ui: 81000000
MIG: 20:20:14 : 
MIG: 20:20:14 : 
MIG: 20:20:14 : 
MIG: 20:20:14 : 
MIG: 20:20:14 :  polarity_value: 1
MIG: 20:20:14 : 
MIG: 20:20:14 : 
MIG: 20:20:14 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:20:14 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:20:14 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:20:14 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:20:14 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: ECC ==> OFF
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:20:14 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:20:14 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:20:14 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:20:14 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:20:14 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:20:14 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:20:14 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:20:14 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:20:14 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:20:14 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:20:14 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:20:14 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:20:14 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:20:14 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:20:14 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:20:14 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:20:14 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:20:14 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:20:14 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:20:14 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:20:14 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:20:14 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:20:14 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:20:14 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:20:14 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:20:14 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:20:14 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:20:14 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:20:14 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:20:14 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:20:14 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:20:14 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:20:14 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:20:14 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:20:14 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:20:14 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:20:14 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:20:14 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:20:14 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:20:14 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:20:14 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:20:14 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:20:14 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:20:14 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:20:14 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:20:14 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:20:14 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:20:14 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:20:14 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:20:14 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:20:14 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:20:14 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:20:14 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:20:14 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:20:14 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:20:14 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:20:14 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:20:14 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:20:14 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:20:14 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:20:14 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:20:14 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:20:14 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:20:14 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:20:14 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:20:14 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:20:14 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:20:14 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:20:14 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:20:14 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:20:14 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:20:14 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:20:14 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:20:14 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:20:14 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:20:14 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:20:14 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:20:14 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:20:14 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:20:14 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:20:14 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:20:14 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:20:14 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:20:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:20:14 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:20:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:20:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:20:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:20:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:20:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:20:14 : 
MIG: 20:20:14 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:20:14 : 
MIG: 20:20:14 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:20:14 : 
MIG: 20:20:14 : 
MIG: 20:20:14 : 
MIG: 20:20:14 : Same Interface
MIG: 17:08:22 : xml_input_file: mig_a.prj
MIG: 17:08:23 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 17:08:23 : xml_input_file: mig_a.prj
MIG: 17:08:23 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 17:08:25 : xml_input_file: mig_a.prj
MIG: 17:08:25 : Absolute path of xml_input_file: mig_a.prj
MIG: 17:08:25 : xml_input_file: mig_a.prj
MIG: 17:08:25 : Absolute path of xml_input_file: mig_a.prj
MIG: 17:08:25 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 17:08:25 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 17:08:25 : xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 17:08:25 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 17:08:25 : In updateAllModelParams
MIG: 17:08:26 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 17:08:26 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:08:26 : XGUI hdlLanguage: Verilog
MIG: 17:08:26 : xgui vivado_mode: xpg_bd
MIG: 17:08:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:08:26 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 17:08:27 : 
MIG: 17:08:27 : Inside fn mem: DDR2
MIG: 17:08:27 : QDRII+ Inside fn ui: 81000000
MIG: 17:08:27 : 
MIG: 17:08:27 : 
MIG: 17:08:27 : 
MIG: 17:08:27 : 
MIG: 17:08:27 :  polarity_value: 1
MIG: 17:08:27 : 
MIG: 17:08:27 : 
MIG: 17:08:27 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:08:27 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:08:27 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:08:27 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:08:27 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: ECC ==> OFF
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:08:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:08:27 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:08:27 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:08:27 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:08:27 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:08:27 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:08:27 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:08:27 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:08:27 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:08:27 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:08:27 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:08:27 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:08:27 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:08:27 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:08:27 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:08:27 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:08:27 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:08:27 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:08:27 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:08:27 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:08:27 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:08:27 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:08:27 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:08:27 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:08:27 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:08:27 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:08:27 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:08:27 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:08:27 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:08:27 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:08:27 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:08:27 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:08:27 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:08:27 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:08:27 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:08:27 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:08:27 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:08:27 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:08:27 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:08:27 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:08:27 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:08:27 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:08:27 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:08:27 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:08:27 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:08:27 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:08:27 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:08:27 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:08:27 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:08:27 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:08:27 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:08:27 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:08:27 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:08:27 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:08:27 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:08:27 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:08:27 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:08:27 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:08:27 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:08:27 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:08:27 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:08:27 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:08:27 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:08:27 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:08:27 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:08:27 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:08:27 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:08:27 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:08:27 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:08:27 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:08:27 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:08:27 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:08:27 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:08:27 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:08:27 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:08:27 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:08:27 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:08:27 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:08:27 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:08:27 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:08:27 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:08:27 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:08:27 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:08:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:08:27 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:08:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:08:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:08:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:08:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:08:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:08:27 : 
MIG: 17:08:27 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:08:27 : 
MIG: 17:08:27 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:08:27 : 
MIG: 17:08:27 : 
MIG: 17:08:27 : 
MIG: 17:08:27 : Same Interface
MIG: 09:01:01 : Running synthesis.xit
MIG: 09:01:01 : ################# RUNNING MIG BATCH ###################
MIG: 09:01:01 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3.1/data/ip/xilinx/mig_7series_v2_2... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:01:01 : synp_flow:  -- synthesis_mode: Other
MIG: 09:01:01 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:01:01 : vivado_mode: xpg_bd
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:01 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 1
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 : isPortInterface: 0
MIG: 09:01:02 :  locked false  
MIG: 09:01:02 : HDL Language: Verilog
MIG: 09:01:02 : compInfo: false
MIG: 09:01:02 : Vivado Options xc7a100t csg324 -1
MIG: 09:01:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:01:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 09:01:02 : xilinx_path: C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE
MIG: 09:01:02 : I am in catch area
MIG: 09:01:02 : Running C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:01:40 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:01:41 : Component_Name: mysys_mig_7series_0_0
MIG: 09:01:41 : Moving mysys_mig_7series_0_0 ...
MIG: 09:01:41 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:01:41 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 09:01:44 : Running vlog_synth_rpr.xit
MIG: 09:01:44 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:01:45 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:01:46 : Running implementation.xit
MIG: 09:01:46 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:01:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:02:31 : Running synthesis.xit
MIG: 09:02:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:02:32 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3.1/data/ip/xilinx/mig_7series_v2_2... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:02:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:02:32 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:02:32 : vivado_mode: xpg_bd
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 1
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 : isPortInterface: 0
MIG: 09:02:32 :  locked false  
MIG: 09:02:32 : HDL Language: Verilog
MIG: 09:02:32 : compInfo: false
MIG: 09:02:32 : Vivado Options xc7a100t csg324 -1
MIG: 09:02:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:02:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 09:02:32 : xilinx_path: C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE
MIG: 09:02:32 : I am in catch area
MIG: 09:02:32 : Running C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:02:43 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:02:43 : Component_Name: mysys_mig_7series_0_0
MIG: 09:02:43 : Moving mysys_mig_7series_0_0 ...
MIG: 09:02:43 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:02:43 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 09:02:44 : Running vlog_synth_rpr.xit
MIG: 09:02:45 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:02:45 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:02:46 : Running implementation.xit
MIG: 09:02:46 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:02:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:33:30 : xml_input_file: mig_a.prj
MIG: 11:33:30 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:33:30 : xml_input_file: mig_a.prj
MIG: 11:33:30 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:33:30 : xml_input_file: mig_a.prj
MIG: 11:33:30 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:33:30 : In updateAllModelParams
MIG: 11:33:30 : XGUI hdlLanguage: Verilog
MIG: 11:33:30 : xgui vivado_mode: xpg_bd
MIG: 11:33:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:33:30 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 11:33:32 : 
MIG: 11:33:32 : Inside fn mem: DDR2
MIG: 11:33:32 : QDRII+ Inside fn ui: 81000000
MIG: 11:33:32 : 
MIG: 11:33:32 : 
MIG: 11:33:32 : 
MIG: 11:33:32 : 
MIG: 11:33:32 :  polarity_value: 1
MIG: 11:33:32 : 
MIG: 11:33:32 : 
MIG: 11:33:32 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 11:33:32 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:33:32 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 11:33:32 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 11:33:32 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: ECC ==> OFF
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 11:33:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:33:32 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:33:32 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:33:32 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 11:33:32 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 11:33:32 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:33:32 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 11:33:32 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 11:33:32 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 11:33:32 :  Invalid Param: DDR2_AL ==> "0"
MIG: 11:33:32 :  Invalid Param: DDR2_nAL ==> 0
MIG: 11:33:32 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 11:33:32 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 11:33:32 :  Invalid Param: DDR2_CL ==> 5
MIG: 11:33:32 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 11:33:32 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 11:33:32 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 11:33:32 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 11:33:32 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 11:33:32 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 11:33:32 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 11:33:32 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 11:33:32 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 11:33:32 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 11:33:32 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 11:33:32 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 11:33:32 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 11:33:32 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 11:33:32 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 11:33:32 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 11:33:32 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 11:33:32 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 11:33:32 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 11:33:32 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 11:33:32 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 11:33:32 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 11:33:32 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:33:32 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 11:33:32 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:33:32 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 11:33:32 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 11:33:32 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 11:33:32 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 11:33:32 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 11:33:32 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 11:33:32 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:33:32 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 11:33:32 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 11:33:32 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 11:33:32 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 11:33:32 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 11:33:32 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 11:33:32 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 11:33:32 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 11:33:32 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 11:33:32 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 11:33:32 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:33:32 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:33:32 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:33:32 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:33:32 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 11:33:32 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:33:32 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 11:33:32 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 11:33:32 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 11:33:32 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 11:33:32 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:33:32 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 11:33:32 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 11:33:32 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 11:33:32 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:33:32 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:33:32 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:33:32 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 11:33:32 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:33:32 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 11:33:32 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 11:33:32 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 11:33:32 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 11:33:32 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:33:32 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 11:33:32 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:33:32 : 2
MIG: 11:33:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:33:32 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 11:33:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:33:32 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:33:32 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:33:32 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:33:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:33:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:33:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:33:32 : 
MIG: 11:33:32 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 11:33:32 : 
MIG: 11:33:32 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:33:32 : 
MIG: 11:33:32 : 
MIG: 11:33:32 : 
MIG: 11:33:32 : Same Interface
MIG: 11:33:39 : xml_input_file: mig_a.prj
MIG: 11:33:39 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:34:46 : Running synthesis.xit
MIG: 11:34:46 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:46 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3.1/data/ip/xilinx/mig_7series_v2_2... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:34:46 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:46 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:34:46 : vivado_mode: xpg_bd
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:46 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 1
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 : isPortInterface: 0
MIG: 11:34:47 :  locked false  
MIG: 11:34:47 : HDL Language: Verilog
MIG: 11:34:47 : compInfo: false
MIG: 11:34:47 : Vivado Options xc7a100t csg324 -1
MIG: 11:34:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:34:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:34:47 : xilinx_path: C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE
MIG: 11:34:47 : I am in catch area
MIG: 11:34:47 : Running C:/Xilinx/Vivado/2014.3.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:16 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:35:17 : Component_Name: mysys_mig_7series_0_0
MIG: 11:35:17 : Moving mysys_mig_7series_0_0 ...
MIG: 11:35:17 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:35:17 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:19 : Running vlog_synth_rpr.xit
MIG: 11:35:19 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:35:19 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:35:21 : Running simulation.xit
MIG: 11:35:21 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:35:21 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:35:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:35:23 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:35:23 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:35:24 : Running implementation.xit
MIG: 11:35:24 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:35:24 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:23:53 : xml_input_file: mig_a.prj
MIG: 11:23:53 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:23:53 : xml_input_file: mig_a.prj
MIG: 11:23:53 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:23:53 : In updateAllModelParams
MIG: 11:23:53 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:53 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:23:53 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:53 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:23:53 : vivado_mode: xpg_bd
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:53 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 1
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 : isPortInterface: 0
MIG: 11:23:54 :  locked false  
MIG: 11:23:54 : HDL Language: Verilog
MIG: 11:23:54 : compInfo: true
MIG: 11:23:54 : Vivado Options xc7a100t csg324 -1
MIG: 11:23:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:23:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:23:54 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:23:54 : I am in catch area
MIG: 11:23:54 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:24:07 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:24:07 : Component_Name: mysys_mig_7series_0_0
MIG: 11:24:07 : Moving mysys_mig_7series_0_0 ...
MIG: 11:24:07 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:24:07 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:24:07 : XGUI hdlLanguage: Verilog
MIG: 11:24:07 : xgui vivado_mode: xpg_bd
MIG: 11:24:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:24:07 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 11:24:08 : 1
MIG: 11:24:08 : Inside fn mem: DDR2
MIG: 11:24:08 : detect_uiclk: 81247969
MIG: 11:24:08 : cntrl:  memtype: DDR2
MIG: 11:24:08 : 1200
MIG: 11:24:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 11:24:08 : DDR2
MIG: 11:24:08 : 1
MIG: 11:24:08 : 81247969
MIG: 11:24:08 : 
MIG: 11:24:08 :  polarity_value: 1
MIG: 11:24:08 : 
MIG: 11:24:08 : 
MIG: 11:24:08 : cntrl:  memtype: DDR2
MIG: 11:24:08 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 11:24:08 : 
MIG: 11:24:08 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 11:24:08 : 
MIG: 11:24:08 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 11:24:08 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 11:24:08 : 
MIG: 11:24:08 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 11:24:08 : 
MIG: 11:24:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:24:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 11:24:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 11:24:09 : 2
MIG: 11:24:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 11:24:09 : 16
MIG: 11:24:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 11:24:09 : 2
MIG: 11:24:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 11:24:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: ECC ==> OFF
MIG: 11:24:09 : 16
MIG: 11:24:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 11:24:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:24:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:24:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:24:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 11:24:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 11:24:09 : 13
MIG: 11:24:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 11:24:09 : 27
MIG: 11:24:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 11:24:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:24:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 11:24:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 11:24:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 11:24:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 11:24:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 11:24:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 11:24:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 11:24:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 11:24:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 11:24:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 11:24:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 11:24:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 11:24:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 11:24:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 11:24:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 11:24:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 11:24:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 11:24:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 11:24:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 11:24:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 11:24:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 11:24:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:24:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 11:24:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 11:24:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 11:24:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 11:24:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 11:24:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 11:24:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 11:24:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 11:24:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 11:24:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 11:24:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 11:24:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:24:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 11:24:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:24:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 11:24:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 11:24:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 11:24:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 11:24:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 11:24:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 11:24:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:24:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 11:24:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 11:24:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 11:24:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 11:24:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 11:24:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 11:24:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 11:24:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 11:24:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 11:24:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 11:24:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:24:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:24:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:24:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:24:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 11:24:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:24:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 11:24:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 11:24:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 11:24:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 11:24:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:24:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 11:24:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 11:24:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 11:24:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:24:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:24:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:24:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 11:24:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:24:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 11:24:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 11:24:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 11:24:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 11:24:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:24:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 11:24:09 : 4
MIG: 11:24:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 11:24:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:24:09 : 
MIG: 11:24:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:24:09 : 2
MIG: 11:24:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 11:24:09 : 134217728
MIG: 11:24:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:24:10 : 
MIG: 11:24:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:24:10 : 64
MIG: 11:24:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:24:10 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 11:24:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:24:10 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:24:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:24:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:24:10 : 
MIG: 11:24:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:24:10 : 
MIG: 11:24:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:24:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:24:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:24:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:24:10 : 
MIG: 11:24:10 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 11:24:10 : 
MIG: 11:24:10 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:24:10 : NOBUF
MIG: 11:24:10 : NONE
MIG: 11:24:10 : 
MIG: 11:24:10 : Same Interface
MIG: 11:24:11 : xml_input_file: mig_a.prj
MIG: 11:24:11 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:24:11 : In updateAllModelParams
MIG: 11:24:11 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:24:11 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:24:11 : ################# RUNNING MIG BATCH ###################
MIG: 11:24:11 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:24:11 : synp_flow:  -- synthesis_mode: Other
MIG: 11:24:11 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:24:11 : vivado_mode: xpg_bd
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:11 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 1
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 : isPortInterface: 0
MIG: 11:24:12 :  locked false  
MIG: 11:24:12 : HDL Language: Verilog
MIG: 11:24:12 : compInfo: true
MIG: 11:24:12 : Vivado Options xc7a100t csg324 -1
MIG: 11:24:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:24:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:24:12 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:24:12 : I am in catch area
MIG: 11:24:12 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:24:24 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:24:25 : Component_Name: mysys_mig_7series_0_0
MIG: 11:24:25 : Moving mysys_mig_7series_0_0 ...
MIG: 11:24:25 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:24:25 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:24:25 : XGUI hdlLanguage: Verilog
MIG: 11:24:25 : xgui vivado_mode: xpg_bd
MIG: 11:24:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:24:25 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 11:24:26 : 
MIG: 11:24:26 : Inside fn mem: DDR2
MIG: 11:24:26 : detect_uiclk: 81247969
MIG: 11:24:26 : cntrl:  memtype: DDR2
MIG: 11:24:26 : 
MIG: 11:24:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 11:24:26 : 
MIG: 11:24:26 : 
MIG: 11:24:26 : 
MIG: 11:24:26 : 
MIG: 11:24:26 :  polarity_value: 1
MIG: 11:24:26 : 
MIG: 11:24:26 : 
MIG: 11:24:26 : cntrl:  memtype: DDR2
MIG: 11:24:26 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 11:24:26 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 11:24:26 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:24:26 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 11:24:26 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 11:24:26 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: ECC ==> OFF
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 11:24:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:24:26 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:24:26 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:24:26 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 11:24:26 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 11:24:26 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:24:26 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 11:24:26 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 11:24:26 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 11:24:26 :  Invalid Param: DDR2_AL ==> "0"
MIG: 11:24:26 :  Invalid Param: DDR2_nAL ==> 0
MIG: 11:24:26 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 11:24:26 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 11:24:26 :  Invalid Param: DDR2_CL ==> 5
MIG: 11:24:26 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 11:24:26 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 11:24:26 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 11:24:26 : 
MIG: 11:24:26 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 11:24:26 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 11:24:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 11:24:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 11:24:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 11:24:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 11:24:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 11:24:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 11:24:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 11:24:26 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 11:24:26 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 11:24:26 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:24:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 11:24:27 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 11:24:27 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 11:24:27 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 11:24:27 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 11:24:27 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 11:24:27 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 11:24:27 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 11:24:27 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 11:24:27 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 11:24:27 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 11:24:27 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:24:27 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 11:24:27 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:24:27 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 11:24:27 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 11:24:27 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 11:24:27 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 11:24:27 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 11:24:27 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 11:24:27 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:24:27 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 11:24:27 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 11:24:27 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 11:24:27 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 11:24:27 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 11:24:27 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 11:24:27 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 11:24:27 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 11:24:27 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 11:24:27 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 11:24:27 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:24:27 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:24:27 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:24:27 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:24:27 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 11:24:27 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:24:27 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 11:24:27 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 11:24:27 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 11:24:27 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 11:24:27 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:24:27 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 11:24:27 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 11:24:27 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 11:24:27 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:24:27 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:24:27 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:24:27 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 11:24:27 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:24:27 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 11:24:27 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 11:24:27 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 11:24:27 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 11:24:27 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:24:27 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 11:24:27 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:24:27 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 11:24:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:24:27 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:24:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:24:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:24:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:24:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:24:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:24:27 : 
MIG: 11:24:27 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 11:24:27 : 
MIG: 11:24:27 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:24:27 : 
MIG: 11:24:27 : 
MIG: 11:24:27 : 
MIG: 11:24:27 : Same Interface
MIG: 11:25:15 : Running synthesis.xit
MIG: 11:25:15 : ################# RUNNING MIG BATCH ###################
MIG: 11:25:15 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:25:15 : synp_flow:  -- synthesis_mode: Other
MIG: 11:25:15 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:25:15 : vivado_mode: xpg_bd
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:15 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 1
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 : isPortInterface: 0
MIG: 11:25:16 :  locked false  
MIG: 11:25:16 : HDL Language: Verilog
MIG: 11:25:16 : compInfo: false
MIG: 11:25:16 : Vivado Options xc7a100t csg324 -1
MIG: 11:25:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:25:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:25:16 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:25:16 : I am in catch area
MIG: 11:25:16 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:25:28 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:25:28 : Component_Name: mysys_mig_7series_0_0
MIG: 11:25:28 : Moving mysys_mig_7series_0_0 ...
MIG: 11:25:28 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:25:28 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:25:29 : Running vlog_synth_rpr.xit
MIG: 11:25:29 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:25:29 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:25:29 : ################# RUNNING MIG BATCH ###################
MIG: 11:25:29 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:25:29 : synp_flow:  -- synthesis_mode: Other
MIG: 11:25:29 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:25:29 : vivado_mode: xpg_bd
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:29 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 1
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 : isPortInterface: 0
MIG: 11:25:30 :  locked false  
MIG: 11:25:30 : HDL Language: Verilog
MIG: 11:25:30 : compInfo: false
MIG: 11:25:30 : Vivado Options xc7a100t csg324 -1
MIG: 11:25:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:25:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:25:30 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:25:30 : I am in catch area
MIG: 11:25:30 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:25:42 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:25:42 : Component_Name: mysys_mig_7series_0_0
MIG: 11:25:42 : Moving mysys_mig_7series_0_0 ...
MIG: 11:25:42 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:25:42 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:25:43 : Running simulation.xit
MIG: 11:25:43 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:25:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:25:43 : ################# RUNNING MIG BATCH ###################
MIG: 11:25:43 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:25:43 : synp_flow:  -- synthesis_mode: Other
MIG: 11:25:43 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:25:43 : vivado_mode: xpg_bd
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 1
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 :  locked false  
MIG: 11:25:44 : HDL Language: Verilog
MIG: 11:25:44 : compInfo: false
MIG: 11:25:44 : Vivado Options xc7a100t csg324 -1
MIG: 11:25:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:25:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:25:44 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:25:44 : I am in catch area
MIG: 11:25:44 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:25:55 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:25:55 : Component_Name: mysys_mig_7series_0_0
MIG: 11:25:55 : Moving mysys_mig_7series_0_0 ...
MIG: 11:25:55 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:25:55 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:25:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:25:56 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:25:56 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:25:56 : ################# RUNNING MIG BATCH ###################
MIG: 11:25:56 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:25:56 : synp_flow:  -- synthesis_mode: Other
MIG: 11:25:56 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:25:56 : vivado_mode: xpg_bd
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:56 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 1
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 : isPortInterface: 0
MIG: 11:25:57 :  locked false  
MIG: 11:25:57 : HDL Language: Verilog
MIG: 11:25:57 : compInfo: false
MIG: 11:25:57 : Vivado Options xc7a100t csg324 -1
MIG: 11:25:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:25:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:25:57 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:25:57 : I am in catch area
MIG: 11:25:57 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:26:08 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:26:08 : Component_Name: mysys_mig_7series_0_0
MIG: 11:26:08 : Moving mysys_mig_7series_0_0 ...
MIG: 11:26:08 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:26:08 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:26:09 : Running implementation.xit
MIG: 11:26:09 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 11:26:09 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:26:09 : ################# RUNNING MIG BATCH ###################
MIG: 11:26:09 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:26:09 : synp_flow:  -- synthesis_mode: Other
MIG: 11:26:09 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:26:09 : vivado_mode: xpg_bd
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:09 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 1
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 : isPortInterface: 0
MIG: 11:26:10 :  locked false  
MIG: 11:26:10 : HDL Language: Verilog
MIG: 11:26:10 : compInfo: false
MIG: 11:26:10 : Vivado Options xc7a100t csg324 -1
MIG: 11:26:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:26:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:26:10 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:26:10 : I am in catch area
MIG: 11:26:10 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:26:21 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 11:26:21 : Component_Name: mysys_mig_7series_0_0
MIG: 11:26:21 : Moving mysys_mig_7series_0_0 ...
MIG: 11:26:21 : Moving mysys_mig_7series_0_0.veo ...
MIG: 11:26:21 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 01:01:39 : xml_input_file: mig_a.prj
MIG: 01:01:39 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 01:01:39 : xml_input_file: mig_a.prj
MIG: 01:01:39 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:09:42 : Running synthesis.xit
MIG: 09:09:42 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:09:42 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:09:42 : ################# RUNNING MIG BATCH ###################
MIG: 09:09:42 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:09:42 : synp_flow:  -- synthesis_mode: Other
MIG: 09:09:42 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:09:42 : vivado_mode: xpg_bd
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:42 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 1
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 : isPortInterface: 0
MIG: 09:09:43 :  locked false  
MIG: 09:09:43 : HDL Language: Verilog
MIG: 09:09:43 : compInfo: false
MIG: 09:09:43 : Vivado Options xc7a100t csg324 -1
MIG: 09:09:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:09:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:09:43 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 09:09:43 : I am in catch area
MIG: 09:09:43 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:10:03 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:10:03 : Component_Name: mysys_mig_7series_0_0
MIG: 09:10:03 : Moving mysys_mig_7series_0_0 ...
MIG: 09:10:03 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:10:03 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 09:10:04 : Running vlog_synth_rpr.xit
MIG: 09:10:04 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:10:04 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:10:04 : ################# RUNNING MIG BATCH ###################
MIG: 09:10:04 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:10:04 : synp_flow:  -- synthesis_mode: Other
MIG: 09:10:04 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:10:04 : vivado_mode: xpg_bd
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 1
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 : isPortInterface: 0
MIG: 09:10:04 :  locked false  
MIG: 09:10:04 : HDL Language: Verilog
MIG: 09:10:04 : compInfo: false
MIG: 09:10:04 : Vivado Options xc7a100t csg324 -1
MIG: 09:10:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:10:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:10:04 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 09:10:04 : I am in catch area
MIG: 09:10:04 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:10:13 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:10:13 : Component_Name: mysys_mig_7series_0_0
MIG: 09:10:13 : Moving mysys_mig_7series_0_0 ...
MIG: 09:10:13 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:10:13 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 09:10:14 : Running simulation.xit
MIG: 09:10:14 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:10:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:10:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:10:14 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:10:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:10:14 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:10:14 : vivado_mode: xpg_bd
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 1
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 : isPortInterface: 0
MIG: 09:10:14 :  locked false  
MIG: 09:10:14 : HDL Language: Verilog
MIG: 09:10:14 : compInfo: false
MIG: 09:10:14 : Vivado Options xc7a100t csg324 -1
MIG: 09:10:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:10:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:10:14 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 09:10:14 : I am in catch area
MIG: 09:10:14 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:10:24 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:10:24 : Component_Name: mysys_mig_7series_0_0
MIG: 09:10:24 : Moving mysys_mig_7series_0_0 ...
MIG: 09:10:24 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:10:24 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 09:10:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:10:24 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:10:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:10:24 : ################# RUNNING MIG BATCH ###################
MIG: 09:10:24 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:10:24 : synp_flow:  -- synthesis_mode: Other
MIG: 09:10:24 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:10:24 : vivado_mode: xpg_bd
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:24 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 1
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 : isPortInterface: 0
MIG: 09:10:25 :  locked false  
MIG: 09:10:25 : HDL Language: Verilog
MIG: 09:10:25 : compInfo: false
MIG: 09:10:25 : Vivado Options xc7a100t csg324 -1
MIG: 09:10:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:10:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:10:25 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 09:10:25 : I am in catch area
MIG: 09:10:25 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:10:34 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:10:34 : Component_Name: mysys_mig_7series_0_0
MIG: 09:10:34 : Moving mysys_mig_7series_0_0 ...
MIG: 09:10:34 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:10:34 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 09:10:34 : Running implementation.xit
MIG: 09:10:34 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 09:10:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:10:34 : ################# RUNNING MIG BATCH ###################
MIG: 09:10:34 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 09:10:34 : synp_flow:  -- synthesis_mode: Other
MIG: 09:10:34 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 09:10:34 : vivado_mode: xpg_bd
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:34 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 1
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 : isPortInterface: 0
MIG: 09:10:35 :  locked false  
MIG: 09:10:35 : HDL Language: Verilog
MIG: 09:10:35 : compInfo: false
MIG: 09:10:35 : Vivado Options xc7a100t csg324 -1
MIG: 09:10:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:10:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:10:35 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 09:10:35 : I am in catch area
MIG: 09:10:35 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 09:10:44 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 09:10:44 : Component_Name: mysys_mig_7series_0_0
MIG: 09:10:44 : Moving mysys_mig_7series_0_0 ...
MIG: 09:10:44 : Moving mysys_mig_7series_0_0.veo ...
MIG: 09:10:44 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 02:06:37 : xml_input_file: mig_a.prj
MIG: 02:06:37 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 02:06:38 : In updateAllModelParams
MIG: 02:06:38 : XGUI hdlLanguage: Verilog
MIG: 02:06:38 : xgui vivado_mode: xpg_bd
MIG: 02:06:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:06:38 : Reading D:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 02:06:40 : 
MIG: 02:06:40 : Inside fn mem: DDR2
MIG: 02:06:40 : detect_uiclk: 81247969
MIG: 02:06:40 : cntrl:  memtype: DDR2
MIG: 02:06:40 : 
MIG: 02:06:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 02:06:40 : 
MIG: 02:06:40 : 
MIG: 02:06:40 : 
MIG: 02:06:40 : 
MIG: 02:06:40 :  polarity_value: 1
MIG: 02:06:40 : 
MIG: 02:06:40 : 
MIG: 02:06:40 : cntrl:  memtype: DDR2
MIG: 02:06:40 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:06:40 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:06:40 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:06:40 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:06:40 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:06:40 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: ECC ==> OFF
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:06:40 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:06:40 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:06:40 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:06:40 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:06:40 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:06:40 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:06:40 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:06:40 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:06:40 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:06:40 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:06:40 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:06:40 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:06:40 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:06:40 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:06:40 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:06:40 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:06:40 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:06:40 : 
MIG: 02:06:40 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:06:40 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:06:40 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:06:40 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:06:40 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:06:40 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:06:40 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:06:40 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:06:40 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:06:40 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 02:06:40 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 02:06:40 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 02:06:40 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:06:40 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:06:40 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:06:40 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:06:40 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:06:40 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:06:40 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:06:40 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:06:41 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:06:41 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:06:41 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:06:41 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:06:41 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:06:41 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:06:41 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:06:41 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:06:41 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:06:41 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:06:41 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:06:41 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:06:41 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:06:41 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:06:41 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:06:41 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:06:41 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:06:41 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:06:41 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:06:41 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:06:41 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:06:41 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:06:41 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:06:41 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:06:41 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:06:41 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:06:41 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:06:41 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:06:41 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:06:41 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:06:41 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:06:41 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:06:41 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:06:41 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:06:41 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:06:41 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:06:41 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:06:41 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:06:41 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 02:06:41 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:06:41 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:06:41 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:06:41 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:06:41 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:06:41 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:06:41 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:06:41 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:06:41 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:06:41 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:06:41 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:06:41 : 3
MIG: 02:06:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:06:41 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:06:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:06:41 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:06:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:06:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:06:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:06:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:06:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:06:41 : 
MIG: 02:06:41 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:06:41 : 
MIG: 02:06:41 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:06:41 : 
MIG: 02:06:41 : 
MIG: 02:06:41 : 
MIG: 02:06:41 : Same Interface
MIG: 02:06:43 : xml_input_file: mig_a.prj
MIG: 02:06:43 : Absolute path of xml_input_file: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 03:06:08 : Running synthesis.xit
MIG: 03:06:08 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:08 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 03:06:08 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:08 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 03:06:08 : vivado_mode: xpg_bd
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:08 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 1
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 : isPortInterface: 0
MIG: 03:06:09 :  locked false  
MIG: 03:06:09 : HDL Language: Verilog
MIG: 03:06:09 : compInfo: false
MIG: 03:06:09 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:06:09 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 03:06:09 : I am in catch area
MIG: 03:06:09 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 03:06:32 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 03:06:32 : Component_Name: mysys_mig_7series_0_0
MIG: 03:06:32 : Moving mysys_mig_7series_0_0 ...
MIG: 03:06:33 : Moving mysys_mig_7series_0_0.veo ...
MIG: 03:06:33 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 03:06:33 : Running vlog_synth_rpr.xit
MIG: 03:06:33 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 03:06:33 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 03:06:33 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:33 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 03:06:33 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:33 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 03:06:33 : vivado_mode: xpg_bd
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:33 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 1
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 : isPortInterface: 0
MIG: 03:06:34 :  locked false  
MIG: 03:06:34 : HDL Language: Verilog
MIG: 03:06:34 : compInfo: false
MIG: 03:06:34 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:06:34 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 03:06:34 : I am in catch area
MIG: 03:06:34 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 03:06:43 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 03:06:43 : Component_Name: mysys_mig_7series_0_0
MIG: 03:06:43 : Moving mysys_mig_7series_0_0 ...
MIG: 03:06:43 : Moving mysys_mig_7series_0_0.veo ...
MIG: 03:06:43 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 03:06:43 : Running simulation.xit
MIG: 03:06:43 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:43 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 03:06:43 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:43 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 03:06:43 : vivado_mode: xpg_bd
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 1
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 : isPortInterface: 0
MIG: 03:06:44 :  locked false  
MIG: 03:06:44 : HDL Language: Verilog
MIG: 03:06:44 : compInfo: false
MIG: 03:06:44 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:06:44 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 03:06:44 : I am in catch area
MIG: 03:06:44 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 03:06:53 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 03:06:53 : Component_Name: mysys_mig_7series_0_0
MIG: 03:06:53 : Moving mysys_mig_7series_0_0 ...
MIG: 03:06:53 : Moving mysys_mig_7series_0_0.veo ...
MIG: 03:06:53 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 03:06:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 03:06:53 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 03:06:53 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 03:06:53 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:53 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 03:06:53 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:53 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 03:06:53 : vivado_mode: xpg_bd
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:53 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 1
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 : isPortInterface: 0
MIG: 03:06:54 :  locked false  
MIG: 03:06:54 : HDL Language: Verilog
MIG: 03:06:54 : compInfo: false
MIG: 03:06:54 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:06:54 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 03:06:54 : I am in catch area
MIG: 03:06:54 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 03:07:03 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 03:07:03 : Component_Name: mysys_mig_7series_0_0
MIG: 03:07:03 : Moving mysys_mig_7series_0_0 ...
MIG: 03:07:03 : Moving mysys_mig_7series_0_0.veo ...
MIG: 03:07:03 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 03:07:04 : Running implementation.xit
MIG: 03:07:04 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 03:07:04 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 03:07:04 : ################# RUNNING MIG BATCH ###################
MIG: 03:07:04 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 03:07:04 : synp_flow:  -- synthesis_mode: Other
MIG: 03:07:04 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 03:07:04 : vivado_mode: xpg_bd
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 1
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 : isPortInterface: 0
MIG: 03:07:04 :  locked false  
MIG: 03:07:04 : HDL Language: Verilog
MIG: 03:07:04 : compInfo: false
MIG: 03:07:04 : Vivado Options xc7a100t csg324 -1
MIG: 03:07:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:07:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:07:04 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 03:07:04 : I am in catch area
MIG: 03:07:04 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 03:07:13 : XML_INPUT_FILE: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 03:07:13 : Component_Name: mysys_mig_7series_0_0
MIG: 03:07:13 : Moving mysys_mig_7series_0_0 ...
MIG: 03:07:13 : Moving mysys_mig_7series_0_0.veo ...
MIG: 03:07:13 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 19:21:55 : xml_input_file: mig_a.prj
MIG: 19:21:55 : Absolute path of xml_input_file: e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 19:21:55 : xml_input_file: mig_a.prj
MIG: 19:21:55 : Absolute path of xml_input_file: e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 00:35:06 : xml_input_file: mig_a.prj
MIG: 00:35:06 : Absolute path of xml_input_file: e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 00:35:06 : xml_input_file: mig_a.prj
MIG: 00:35:06 : Absolute path of xml_input_file: e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_a.prj
MIG: 00:35:08 : Running customizer.xit
MIG: 00:35:08 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:35:08 : Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/FPGA/game/.Xil/Vivado-11764-DESKTOP-27DIMJ4/coregen/mysys_mig_7series_0_0
MIG: 00:35:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:35:08 : outputDirectory: e:/FPGA/game/.Xil/Vivado-11764-DESKTOP-27DIMJ4/coregen/mysys_mig_7series_0_0/_tmp/
MIG: 00:35:08 : vivado_mode: xpg_bd
MIG: 00:35:08 :  locked false  
MIG: 00:35:08 : HDL Language: Verilog
MIG: 00:35:08 : compInfo: false
MIG: 00:35:08 : Vivado Options xc7a100t csg324 -1
MIG: 00:35:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:35:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:35:08 : xilinx_path: D:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 00:35:08 : I am in catch area
MIG: 00:35:08 : Running D:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/FPGA/game/.Xil/Vivado-11764-DESKTOP-27DIMJ4/coregen/mysys_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA/game/.Xil/Vivado-11764-DESKTOP-27DIMJ4/coregen/mysys_mig_7series_0_0/xil_txt.out ... 
MIG: 00:36:06 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 00:36:06 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 00:36:06 : XML_INPUT_FILE: e:/FPGA/game/.Xil/Vivado-11764-DESKTOP-27DIMJ4/coregen/mysys_mig_7series_0_0/mig_b.prj
MIG: 00:36:06 : Component_Name: mysys_mig_7series_0_0
MIG: 00:36:06 : Moving mysys_mig_7series_0_0 ...
MIG: 00:36:07 : Moving mysys_mig_7series_0_0.veo ...
MIG: 00:36:07 : Moving mysys_mig_7series_0_0_xmdf.tcl ...
MIG: 00:36:07 : Sending back 0
MIG: 00:36:07 : xml_input_file: mig_b.prj
MIG: 00:36:07 : Absolute path of xml_input_file: e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_b.prj
MIG: 00:36:07 : xml_input_file: mig_b.prj
MIG: 00:36:07 : Absolute path of xml_input_file: e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mig_b.prj
MIG: 00:36:07 : In updateAllModelParams
MIG: 00:36:07 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 00:36:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 00:36:07 : XGUI hdlLanguage: Verilog
MIG: 00:36:07 : xgui vivado_mode: xpg_bd
MIG: 00:36:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:36:07 : Reading E:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v ...
MIG: 00:36:09 : 
MIG: 00:36:09 : Inside fn mem: DDR2
MIG: 00:36:09 : detect_uiclk: 81247969
MIG: 00:36:09 : cntrl:  memtype: DDR2
MIG: 00:36:09 : 
MIG: 00:36:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 00:36:09 : 
MIG: 00:36:09 : 
MIG: 00:36:09 : 
MIG: 00:36:09 : 
MIG: 00:36:09 :  polarity_value: 1
MIG: 00:36:09 : 
MIG: 00:36:09 : 
MIG: 00:36:09 : cntrl:  memtype: DDR2
MIG: 00:36:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 00:36:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:36:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 00:36:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 00:36:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: ECC ==> OFF
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 00:36:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:36:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:36:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:36:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 00:36:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 00:36:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:36:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 00:36:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 00:36:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 00:36:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 00:36:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 00:36:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 00:36:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 00:36:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 00:36:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 00:36:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 00:36:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 00:36:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 00:36:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 00:36:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 00:36:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 00:36:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 00:36:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 00:36:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 00:36:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 00:36:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 00:36:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 00:36:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:36:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 00:36:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 00:36:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 00:36:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 00:36:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 00:36:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 00:36:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 00:36:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 00:36:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 00:36:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 00:36:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 00:36:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:36:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 00:36:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:36:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 00:36:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 00:36:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 00:36:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 00:36:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 00:36:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 00:36:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:36:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 00:36:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 00:36:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 00:36:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 00:36:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 00:36:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 00:36:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 00:36:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 00:36:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 00:36:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 00:36:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:36:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:36:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:36:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:36:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 00:36:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:36:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 00:36:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 00:36:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 00:36:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 00:36:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:36:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 00:36:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 00:36:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 00:36:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:36:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:36:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 00:36:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 00:36:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:36:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 00:36:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 00:36:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 00:36:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 00:36:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:36:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 00:36:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 00:36:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 00:36:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 00:36:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:36:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:36:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:36:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:36:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:36:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:36:09 : 
MIG: 00:36:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 00:36:09 : 
MIG: 00:36:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:36:09 : 
MIG: 00:36:09 : 
MIG: 00:36:09 : 
MIG: 00:36:09 : Same Interface
MIG: 00:36:49 : Running synthesis.xit
MIG: 00:36:50 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 00:36:50 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 00:36:50 : Running vlog_synth_rpr.xit
MIG: 00:36:50 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 00:36:50 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 00:36:50 : Running simulation.xit
MIG: 00:36:50 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 00:36:50 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 00:36:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:36:51 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 00:36:51 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 00:36:51 : Running implementation.xit
MIG: 00:36:51 : IGN:     <ModuleName>mysys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mysys_mig_7series_0_0</ModuleName> 
MIG: 00:36:51 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
