Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Sat Dec  5 20:37:22 2015
| Host              : eecs-digital-23 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 376 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[1]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[2]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[3]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[4]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[5]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[6]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[7]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[8]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[9]/C (HIGH)

 There are 33 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2527 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.573        0.000                      0                  328        0.092        0.000                      0                  328        3.000        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0           5.573        0.000                      0                  326        0.092        0.000                      0                  326        7.192        0.000                       0                   143  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     8.860        0.000                      0                    2        0.266        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 6.240ns (66.945%)  route 3.081ns (33.055%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.622 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.280 r  p/pegasus_sprite/img_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.280    p/pegasus_sprite/n_2_img_i_2
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.437 f  p/pegasus_sprite/img_i_1/O[0]
                         net (fo=3, routed)           0.641    10.078    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    SLICE_X80Y79         LUT2 (Prop_lut2_I1_O)        0.209    10.287 r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.342    10.630    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0
    RAMB36_X3Y15         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.236    16.622    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.683    
                         clock uncertainty           -0.132    16.551    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.203    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.203    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 6.019ns (66.698%)  route 3.005ns (33.302%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.425 r  p/pegasus_sprite/img_i_2/O[3]
                         net (fo=2, routed)           0.907    10.333    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.232    16.618    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.077    16.696    
                         clock uncertainty           -0.132    16.564    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.567    15.997    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.997    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 6.240ns (67.668%)  route 2.981ns (32.332%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.280 r  p/pegasus_sprite/img_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.280    p/pegasus_sprite/n_2_img_i_2
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.437 r  p/pegasus_sprite/img_i_1/O[0]
                         net (fo=3, routed)           0.509     9.947    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X79Y82         LUT2 (Prop_lut2_I0_O)        0.209    10.156 r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.374    10.530    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ram_ena
    RAMB36_X2Y16         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.232    16.618    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.077    16.696    
                         clock uncertainty           -0.132    16.564    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.216    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.216    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 6.245ns (67.850%)  route 2.959ns (32.150%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 16.593 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.280 r  p/pegasus_sprite/img_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.280    p/pegasus_sprite/n_2_img_i_2
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.437 r  p/pegasus_sprite/img_i_1/O[0]
                         net (fo=3, routed)           0.619    10.057    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X80Y80         LUT3 (Prop_lut3_I0_O)        0.214    10.271 r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.242    10.513    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1
    SLICE_X80Y80         FDRE                                         r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.206    16.593    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X80Y80                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.060    16.653    
                         clock uncertainty           -0.132    16.521    
    SLICE_X80Y80         FDRE (Setup_fdre_C_D)       -0.158    16.363    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 5.962ns (67.815%)  route 2.830ns (32.185%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.622 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.368 r  p/pegasus_sprite/img_i_2/O[2]
                         net (fo=2, routed)           0.732    10.100    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y15         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.236    16.622    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.683    
                         clock uncertainty           -0.132    16.551    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.562    15.989    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 6.019ns (68.838%)  route 2.725ns (31.162%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.622 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.425 r  p/pegasus_sprite/img_i_2/O[3]
                         net (fo=2, routed)           0.627    10.052    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y15         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.236    16.622    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.683    
                         clock uncertainty           -0.132    16.551    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.567    15.984    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.984    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 6.005ns (68.691%)  route 2.737ns (31.309%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.622 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.411 r  p/pegasus_sprite/img_i_2/O[1]
                         net (fo=2, routed)           0.639    10.051    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y15         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.236    16.622    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.683    
                         clock uncertainty           -0.132    16.551    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.561    15.990    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 5.870ns (67.752%)  route 2.794ns (32.248%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.276 r  p/pegasus_sprite/img_i_3/O[2]
                         net (fo=2, routed)           0.696     9.972    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y16         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.232    16.618    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.077    16.696    
                         clock uncertainty           -0.132    16.564    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.562    16.002    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 5.913ns (68.705%)  route 2.693ns (31.295%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.622 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.319 r  p/pegasus_sprite/img_i_3/O[1]
                         net (fo=2, routed)           0.595     9.915    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y15         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.236    16.622    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.683    
                         clock uncertainty           -0.132    16.551    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.561    15.990    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 vga2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 5.962ns (69.195%)  route 2.654ns (30.805%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.306     1.309    vga2/clock_65mhz
    SLICE_X72Y88                                                      r  vga2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.313     1.622 r  vga2/vcount_reg[2]/Q
                         net (fo=20, routed)          0.901     2.522    vga2/vcount[2]
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.215     2.737 r  vga2/pegasus_addr0_i_11/O
                         net (fo=1, routed)           0.000     2.737    vga2/n_2_pegasus_addr0_i_11
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.038 r  vga2/pegasus_sprite/pegasus_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.038    vga2/n_2_pegasus_sprite/pegasus_addr0_i_3
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.127 r  vga2/pegasus_sprite/pegasus_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    vga2/n_2_pegasus_sprite/pegasus_addr0_i_2
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.308 r  vga2/pegasus_sprite/pegasus_addr0_i_1/O[2]
                         net (fo=3, routed)           0.426     3.734    p/pegasus_sprite/A[10]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     6.837 r  p/pegasus_sprite/pegasus_addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.839    p/pegasus_sprite/n_108_pegasus_addr0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     7.946 f  p/pegasus_sprite/pegasus_addr/P[3]
                         net (fo=2, routed)           0.769     8.715    p/pegasus_sprite/pegasus_addr__0[3]
    SLICE_X78Y80         LUT1 (Prop_lut1_I0_O)        0.097     8.812 r  p/pegasus_sprite/img_i_14/O
                         net (fo=1, routed)           0.000     8.812    p/pegasus_sprite/n_2_img_i_14
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.096 r  p/pegasus_sprite/img_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.096    p/pegasus_sprite/n_2_img_i_4
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.188 r  p/pegasus_sprite/img_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.188    p/pegasus_sprite/n_2_img_i_3
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.368 r  p/pegasus_sprite/img_i_2/O[2]
                         net (fo=2, routed)           0.556     9.925    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y16         RAMB36E1                                     r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         1.232    16.618    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.077    16.696    
                         clock uncertainty           -0.132    16.564    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.562    16.002    p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  6.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.373ns (75.281%)  route 0.122ns (24.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.064 r  a/divider/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.064    a/divider/n_9_counter_reg[24]_i_1__0
    SLICE_X70Y100        FDRE                                         r  a/divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y100                                                     r  a/divider/counter_reg[24]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.386ns (75.913%)  route 0.122ns (24.087%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.077 r  a/divider/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.077    a/divider/n_7_counter_reg[24]_i_1__0
    SLICE_X70Y100        FDRE                                         r  a/divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y100                                                     r  a/divider/counter_reg[26]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.409ns (76.955%)  route 0.122ns (23.045%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.100 r  a/divider/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.100    a/divider/n_8_counter_reg[24]_i_1__0
    SLICE_X70Y100        FDRE                                         r  a/divider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y100                                                     r  a/divider/counter_reg[25]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.411ns (77.042%)  route 0.122ns (22.958%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.102 r  a/divider/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.102    a/divider/n_6_counter_reg[24]_i_1__0
    SLICE_X70Y100        FDRE                                         r  a/divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y100                                                     r  a/divider/counter_reg[27]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.413ns (77.128%)  route 0.122ns (22.872%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.051 r  a/divider/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.051    a/divider/n_2_counter_reg[24]_i_1__0
    SLICE_X70Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.104 r  a/divider/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.104    a/divider/n_9_counter_reg[28]_i_1__0
    SLICE_X70Y101        FDRE                                         r  a/divider/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y101                                                     r  a/divider/counter_reg[28]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.426ns (77.670%)  route 0.122ns (22.330%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.051 r  a/divider/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.051    a/divider/n_2_counter_reg[24]_i_1__0
    SLICE_X70Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.117 r  a/divider/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.117    a/divider/n_7_counter_reg[28]_i_1__0
    SLICE_X70Y101        FDRE                                         r  a/divider/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y101                                                     r  a/divider/counter_reg[30]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.594     0.596    o/clock_65mhz
    SLICE_X73Y97                                                      r  o/obstacle_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  o/obstacle_index_reg[3]/Q
                         net (fo=1, routed)           0.107     0.844    control/I1[3]
    SLICE_X73Y96         FDRE                                         r  control/hit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.865     0.867    control/clock_65mhz
    SLICE_X73Y96                                                      r  control/hit_index_reg[3]/C
                         clock pessimism             -0.256     0.611    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.072     0.683    control/hit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.594     0.596    o/clock_65mhz
    SLICE_X73Y97                                                      r  o/obstacle_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  o/obstacle_index_reg[2]/Q
                         net (fo=1, routed)           0.107     0.844    control/I1[2]
    SLICE_X73Y96         FDRE                                         r  control/hit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.865     0.867    control/clock_65mhz
    SLICE_X73Y96                                                      r  control/hit_index_reg[2]/C
                         clock pessimism             -0.256     0.611    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.070     0.681    control/hit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.449ns (78.568%)  route 0.122ns (21.432%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.051 r  a/divider/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.051    a/divider/n_2_counter_reg[24]_i_1__0
    SLICE_X70Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.140 r  a/divider/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.140    a/divider/n_8_counter_reg[28]_i_1__0
    SLICE_X70Y101        FDRE                                         r  a/divider/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y101                                                     r  a/divider/counter_reg[29]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.451ns (78.643%)  route 0.122ns (21.357%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.569    a/divider/clock_65mhz
    SLICE_X70Y99                                                      r  a/divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  a/divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.854    a/divider/counter_reg[22]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  a/divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.011    a/divider/n_2_counter_reg[20]_i_1__0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.051 r  a/divider/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.051    a/divider/n_2_counter_reg[24]_i_1__0
    SLICE_X70Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.142 r  a/divider/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.142    a/divider/n_6_counter_reg[28]_i_1__0
    SLICE_X70Y101        FDRE                                         r  a/divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=141, routed)         0.836     0.838    a/divider/clock_65mhz
    SLICE_X70Y101                                                     r  a/divider/counter_reg[31]/C
                         clock pessimism              0.000     0.838    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.134     0.972    a/divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X3Y15     p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X3Y15     p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y16     p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y16     p/pegasus_sprite/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB18_X3Y34     p/pegasus_sprite/prt/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK    
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB18_X3Y34     p/pegasus_sprite/prt/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB18_X3Y32     p/pegasus_sprite/prt2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK   
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB18_X3Y32     p/pegasus_sprite/prt2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB18_X3Y35     p/pegasus_sprite/prt3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK   
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB18_X3Y35     p/pegasus_sprite/prt3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK   
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y94     a/divider/counter_reg[0]/C                                                                                                                                                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y96     a/divider/counter_reg[10]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y96     a/divider/counter_reg[11]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[12]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[13]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[14]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[15]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y98     a/divider/counter_reg[16]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y98     a/divider/counter_reg[17]/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y98     a/divider/counter_reg[18]/C                                                                                                                                                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y94     a/divider/counter_reg[0]/C                                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y94     a/divider/counter_reg[0]/C                                                                                                                                                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y96     a/divider/counter_reg[10]/C                                                                                                                                                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y96     a/divider/counter_reg[10]/C                                                                                                                                                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y96     a/divider/counter_reg[11]/C                                                                                                                                                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y96     a/divider/counter_reg[11]/C                                                                                                                                                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[12]/C                                                                                                                                                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[12]/C                                                                                                                                                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[13]/C                                                                                                                                                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X70Y97     a/divider/counter_reg[13]/C                                                                                                                                                 



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y3    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.313     4.291 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.215     5.112 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.030    13.972    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.313     4.291 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.215     5.112 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_counter_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.064    14.006    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.565     1.398    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.171     1.711    clockgen/JB_IBUF[6]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.756    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.835     1.904    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.505     1.398    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.489    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.565     1.398    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.526 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.803    clockgen/counter
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.098     1.901 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.901    clockgen/n_2_counter_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.835     1.904    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
                         clock pessimism             -0.505     1.398    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.107     1.505    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                         
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y17  CLK100MHZ_BUFG_inst/I       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y97    clockgen/counter_reg/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      



