
LEDMatrixFlutter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003464  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000130  20000000  00003464  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000788  20000130  000035a0  00020130  2**4
                  ALLOC
  3 .stack        00000400  200008b8  00003d28  00020130  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004abd0  00000000  00000000  000201b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000667e  00000000  00000000  0006ad81  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a1a8  00000000  00000000  000713ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000840  00000000  00000000  0007b5a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000cc0  00000000  00000000  0007bde7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a72f  00000000  00000000  0007caa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001690c  00000000  00000000  000971d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00071352  00000000  00000000  000adae2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000014a8  00000000  00000000  0011ee34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 0c 00 20 f1 1f 00 00 ed 1f 00 00 ed 1f 00 00     ... ............
	...
      2c:	ed 1f 00 00 00 00 00 00 00 00 00 00 ed 1f 00 00     ................
      3c:	ed 1f 00 00 ed 1f 00 00 ed 1f 00 00 ed 1f 00 00     ................
      4c:	ed 1f 00 00 ed 1f 00 00 ed 1f 00 00 b5 06 00 00     ................
      5c:	00 00 00 00 ed 1f 00 00 65 10 00 00 75 10 00 00     ........e...u...
      6c:	85 10 00 00 ed 1f 00 00 b9 17 00 00 c9 17 00 00     ................
      7c:	f5 05 00 00 ed 1f 00 00 ed 1f 00 00 ed 1f 00 00     ................

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000130 	.word	0x20000130
      ac:	00000000 	.word	0x00000000
      b0:	00003464 	.word	0x00003464

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	20000134 	.word	0x20000134
      e0:	00003464 	.word	0x00003464
      e4:	00003464 	.word	0x00003464
      e8:	00000000 	.word	0x00000000

000000ec <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
      ec:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
      ee:	2000      	movs	r0, #0
      f0:	4b08      	ldr	r3, [pc, #32]	; (114 <delay_init+0x28>)
      f2:	4798      	blx	r3
      f4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
      f6:	4c08      	ldr	r4, [pc, #32]	; (118 <delay_init+0x2c>)
      f8:	21fa      	movs	r1, #250	; 0xfa
      fa:	0089      	lsls	r1, r1, #2
      fc:	47a0      	blx	r4
      fe:	4b07      	ldr	r3, [pc, #28]	; (11c <delay_init+0x30>)
     100:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     102:	4907      	ldr	r1, [pc, #28]	; (120 <delay_init+0x34>)
     104:	0028      	movs	r0, r5
     106:	47a0      	blx	r4
     108:	4b06      	ldr	r3, [pc, #24]	; (124 <delay_init+0x38>)
     10a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     10c:	2205      	movs	r2, #5
     10e:	4b06      	ldr	r3, [pc, #24]	; (128 <delay_init+0x3c>)
     110:	601a      	str	r2, [r3, #0]
}
     112:	bd70      	pop	{r4, r5, r6, pc}
     114:	00001d7d 	.word	0x00001d7d
     118:	00002e79 	.word	0x00002e79
     11c:	20000000 	.word	0x20000000
     120:	000f4240 	.word	0x000f4240
     124:	20000004 	.word	0x20000004
     128:	e000e010 	.word	0xe000e010

0000012c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     12c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     12e:	4b08      	ldr	r3, [pc, #32]	; (150 <delay_cycles_us+0x24>)
     130:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     132:	4a08      	ldr	r2, [pc, #32]	; (154 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     134:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     136:	2180      	movs	r1, #128	; 0x80
     138:	0249      	lsls	r1, r1, #9
	while (n--) {
     13a:	3801      	subs	r0, #1
     13c:	d307      	bcc.n	14e <delay_cycles_us+0x22>
	if (n > 0) {
     13e:	2c00      	cmp	r4, #0
     140:	d0fb      	beq.n	13a <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     142:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     144:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     146:	6813      	ldr	r3, [r2, #0]
     148:	420b      	tst	r3, r1
     14a:	d0fc      	beq.n	146 <delay_cycles_us+0x1a>
     14c:	e7f5      	b.n	13a <delay_cycles_us+0xe>
	}
}
     14e:	bd30      	pop	{r4, r5, pc}
     150:	20000004 	.word	0x20000004
     154:	e000e010 	.word	0xe000e010

00000158 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     158:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     15a:	4b08      	ldr	r3, [pc, #32]	; (17c <delay_cycles_ms+0x24>)
     15c:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     15e:	4a08      	ldr	r2, [pc, #32]	; (180 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     160:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     162:	2180      	movs	r1, #128	; 0x80
     164:	0249      	lsls	r1, r1, #9
	while (n--) {
     166:	3801      	subs	r0, #1
     168:	d307      	bcc.n	17a <delay_cycles_ms+0x22>
	if (n > 0) {
     16a:	2c00      	cmp	r4, #0
     16c:	d0fb      	beq.n	166 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     16e:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     170:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     172:	6813      	ldr	r3, [r2, #0]
     174:	420b      	tst	r3, r1
     176:	d0fc      	beq.n	172 <delay_cycles_ms+0x1a>
     178:	e7f5      	b.n	166 <delay_cycles_ms+0xe>
	}
}
     17a:	bd30      	pop	{r4, r5, pc}
     17c:	20000000 	.word	0x20000000
     180:	e000e010 	.word	0xe000e010

00000184 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     184:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     186:	2200      	movs	r2, #0
     188:	2300      	movs	r3, #0
     18a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     18c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     18e:	2100      	movs	r1, #0
     190:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     192:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     194:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     196:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     198:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     19a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     19c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     19e:	24c0      	movs	r4, #192	; 0xc0
     1a0:	0164      	lsls	r4, r4, #5
     1a2:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     1a4:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     1a6:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     1a8:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     1aa:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     1ac:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1ae:	242a      	movs	r4, #42	; 0x2a
     1b0:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     1b2:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     1b4:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     1b6:	3c06      	subs	r4, #6
     1b8:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     1ba:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     1bc:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     1be:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     1c0:	232b      	movs	r3, #43	; 0x2b
     1c2:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     1c4:	3301      	adds	r3, #1
     1c6:	54c1      	strb	r1, [r0, r3]
}
     1c8:	bd10      	pop	{r4, pc}
	...

000001cc <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     1ce:	46d6      	mov	lr, sl
     1d0:	464f      	mov	r7, r9
     1d2:	4646      	mov	r6, r8
     1d4:	b5c0      	push	{r6, r7, lr}
     1d6:	b096      	sub	sp, #88	; 0x58
     1d8:	0007      	movs	r7, r0
     1da:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     1dc:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1de:	4ac6      	ldr	r2, [pc, #792]	; (4f8 <STACK_SIZE+0xf8>)
     1e0:	6a10      	ldr	r0, [r2, #32]
     1e2:	2380      	movs	r3, #128	; 0x80
     1e4:	005b      	lsls	r3, r3, #1
     1e6:	4303      	orrs	r3, r0
     1e8:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1ea:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     1ec:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1ee:	07db      	lsls	r3, r3, #31
     1f0:	d505      	bpl.n	1fe <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     1f2:	b016      	add	sp, #88	; 0x58
     1f4:	bc1c      	pop	{r2, r3, r4}
     1f6:	4690      	mov	r8, r2
     1f8:	4699      	mov	r9, r3
     1fa:	46a2      	mov	sl, r4
     1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1fe:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     200:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     202:	079b      	lsls	r3, r3, #30
     204:	d4f5      	bmi.n	1f2 <adc_init+0x26>
	module_inst->reference = config->reference;
     206:	7873      	ldrb	r3, [r6, #1]
     208:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     20a:	2b00      	cmp	r3, #0
     20c:	d104      	bne.n	218 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     20e:	4abb      	ldr	r2, [pc, #748]	; (4fc <STACK_SIZE+0xfc>)
     210:	6c13      	ldr	r3, [r2, #64]	; 0x40
     212:	2104      	movs	r1, #4
     214:	430b      	orrs	r3, r1
     216:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     218:	2300      	movs	r3, #0
     21a:	60bb      	str	r3, [r7, #8]
     21c:	60fb      	str	r3, [r7, #12]
     21e:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     220:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     222:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     224:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     226:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     228:	4bb5      	ldr	r3, [pc, #724]	; (500 <STACK_SIZE+0x100>)
     22a:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     22c:	232a      	movs	r3, #42	; 0x2a
     22e:	5cf3      	ldrb	r3, [r6, r3]
     230:	2b00      	cmp	r3, #0
     232:	d105      	bne.n	240 <adc_init+0x74>
     234:	7d33      	ldrb	r3, [r6, #20]
     236:	2b00      	cmp	r3, #0
     238:	d102      	bne.n	240 <adc_init+0x74>
		module_inst->software_trigger = true;
     23a:	3301      	adds	r3, #1
     23c:	777b      	strb	r3, [r7, #29]
     23e:	e001      	b.n	244 <adc_init+0x78>
		module_inst->software_trigger = false;
     240:	2300      	movs	r3, #0
     242:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     244:	683b      	ldr	r3, [r7, #0]
     246:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     248:	7833      	ldrb	r3, [r6, #0]
     24a:	466a      	mov	r2, sp
     24c:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     24e:	4669      	mov	r1, sp
     250:	2013      	movs	r0, #19
     252:	4bac      	ldr	r3, [pc, #688]	; (504 <STACK_SIZE+0x104>)
     254:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     256:	2013      	movs	r0, #19
     258:	4bab      	ldr	r3, [pc, #684]	; (508 <STACK_SIZE+0x108>)
     25a:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     25c:	232c      	movs	r3, #44	; 0x2c
     25e:	5cf2      	ldrb	r2, [r6, r3]
     260:	2a00      	cmp	r2, #0
     262:	d054      	beq.n	30e <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     264:	3b01      	subs	r3, #1
     266:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     268:	7b33      	ldrb	r3, [r6, #12]
     26a:	18eb      	adds	r3, r5, r3
     26c:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     26e:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     270:	b2c9      	uxtb	r1, r1
     272:	428b      	cmp	r3, r1
     274:	d221      	bcs.n	2ba <adc_init+0xee>
     276:	1952      	adds	r2, r2, r5
     278:	b2d3      	uxtb	r3, r2
     27a:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     27c:	4ba3      	ldr	r3, [pc, #652]	; (50c <STACK_SIZE+0x10c>)
     27e:	469a      	mov	sl, r3
     280:	e003      	b.n	28a <adc_init+0xbe>
			offset++;
     282:	3501      	adds	r5, #1
     284:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     286:	454d      	cmp	r5, r9
     288:	d017      	beq.n	2ba <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     28a:	240f      	movs	r4, #15
     28c:	402c      	ands	r4, r5
     28e:	7b33      	ldrb	r3, [r6, #12]
     290:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     292:	2250      	movs	r2, #80	; 0x50
     294:	499e      	ldr	r1, [pc, #632]	; (510 <STACK_SIZE+0x110>)
     296:	a802      	add	r0, sp, #8
     298:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     29a:	2c09      	cmp	r4, #9
     29c:	d8f1      	bhi.n	282 <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     29e:	00a4      	lsls	r4, r4, #2
     2a0:	ab02      	add	r3, sp, #8
     2a2:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2a4:	a901      	add	r1, sp, #4
     2a6:	2300      	movs	r3, #0
     2a8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2aa:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2ac:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2ae:	3301      	adds	r3, #1
     2b0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2b2:	b2c0      	uxtb	r0, r0
     2b4:	4b97      	ldr	r3, [pc, #604]	; (514 <STACK_SIZE+0x114>)
     2b6:	4798      	blx	r3
     2b8:	e7e3      	b.n	282 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     2ba:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     2bc:	2250      	movs	r2, #80	; 0x50
     2be:	4994      	ldr	r1, [pc, #592]	; (510 <STACK_SIZE+0x110>)
     2c0:	a802      	add	r0, sp, #8
     2c2:	4b92      	ldr	r3, [pc, #584]	; (50c <STACK_SIZE+0x10c>)
     2c4:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2c6:	2c09      	cmp	r4, #9
     2c8:	d913      	bls.n	2f2 <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2ca:	7d73      	ldrb	r3, [r6, #21]
     2cc:	009b      	lsls	r3, r3, #2
     2ce:	b2db      	uxtb	r3, r3
     2d0:	4642      	mov	r2, r8
     2d2:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2d4:	7db3      	ldrb	r3, [r6, #22]
     2d6:	01db      	lsls	r3, r3, #7
     2d8:	7872      	ldrb	r2, [r6, #1]
     2da:	4313      	orrs	r3, r2
     2dc:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     2de:	4642      	mov	r2, r8
     2e0:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     2e2:	7933      	ldrb	r3, [r6, #4]
     2e4:	2b34      	cmp	r3, #52	; 0x34
     2e6:	d900      	bls.n	2ea <adc_init+0x11e>
     2e8:	e17b      	b.n	5e2 <STACK_SIZE+0x1e2>
     2ea:	009b      	lsls	r3, r3, #2
     2ec:	4a8a      	ldr	r2, [pc, #552]	; (518 <STACK_SIZE+0x118>)
     2ee:	58d3      	ldr	r3, [r2, r3]
     2f0:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2f2:	00a4      	lsls	r4, r4, #2
     2f4:	ab02      	add	r3, sp, #8
     2f6:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2f8:	a901      	add	r1, sp, #4
     2fa:	2300      	movs	r3, #0
     2fc:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2fe:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     300:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     302:	3301      	adds	r3, #1
     304:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     306:	b2c0      	uxtb	r0, r0
     308:	4b82      	ldr	r3, [pc, #520]	; (514 <STACK_SIZE+0x114>)
     30a:	4798      	blx	r3
     30c:	e7dd      	b.n	2ca <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     30e:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     310:	2250      	movs	r2, #80	; 0x50
     312:	497f      	ldr	r1, [pc, #508]	; (510 <STACK_SIZE+0x110>)
     314:	a802      	add	r0, sp, #8
     316:	4b7d      	ldr	r3, [pc, #500]	; (50c <STACK_SIZE+0x10c>)
     318:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     31a:	2c09      	cmp	r4, #9
     31c:	d915      	bls.n	34a <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     31e:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     320:	2250      	movs	r2, #80	; 0x50
     322:	497b      	ldr	r1, [pc, #492]	; (510 <STACK_SIZE+0x110>)
     324:	a802      	add	r0, sp, #8
     326:	4b79      	ldr	r3, [pc, #484]	; (50c <STACK_SIZE+0x10c>)
     328:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     32a:	2c09      	cmp	r4, #9
     32c:	d8cd      	bhi.n	2ca <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     32e:	00a4      	lsls	r4, r4, #2
     330:	ab02      	add	r3, sp, #8
     332:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     334:	a901      	add	r1, sp, #4
     336:	2300      	movs	r3, #0
     338:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     33a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     33c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     33e:	3301      	adds	r3, #1
     340:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     342:	b2c0      	uxtb	r0, r0
     344:	4b73      	ldr	r3, [pc, #460]	; (514 <STACK_SIZE+0x114>)
     346:	4798      	blx	r3
     348:	e7bf      	b.n	2ca <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     34a:	00a4      	lsls	r4, r4, #2
     34c:	ab02      	add	r3, sp, #8
     34e:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     350:	a901      	add	r1, sp, #4
     352:	2300      	movs	r3, #0
     354:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     356:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     358:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     35a:	3301      	adds	r3, #1
     35c:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     35e:	b2c0      	uxtb	r0, r0
     360:	4b6c      	ldr	r3, [pc, #432]	; (514 <STACK_SIZE+0x114>)
     362:	4798      	blx	r3
     364:	e7db      	b.n	31e <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     366:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     368:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     36a:	2102      	movs	r1, #2
     36c:	e01a      	b.n	3a4 <adc_init+0x1d8>
		adjres = config->divide_result;
     36e:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     370:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     372:	2410      	movs	r4, #16
     374:	e016      	b.n	3a4 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     376:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     378:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     37a:	2101      	movs	r1, #1
     37c:	e012      	b.n	3a4 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     37e:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     380:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     382:	2100      	movs	r1, #0
     384:	e00e      	b.n	3a4 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     386:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     388:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     38a:	2100      	movs	r1, #0
     38c:	e00a      	b.n	3a4 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     38e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     390:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     392:	2100      	movs	r1, #0
     394:	e006      	b.n	3a4 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     396:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     398:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     39a:	2100      	movs	r1, #0
     39c:	e002      	b.n	3a4 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     39e:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     3a0:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     3a2:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     3a4:	0109      	lsls	r1, r1, #4
     3a6:	2270      	movs	r2, #112	; 0x70
     3a8:	400a      	ands	r2, r1
     3aa:	4313      	orrs	r3, r2
     3ac:	4642      	mov	r2, r8
     3ae:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     3b0:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     3b2:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     3b4:	2b3f      	cmp	r3, #63	; 0x3f
     3b6:	d900      	bls.n	3ba <adc_init+0x1ee>
     3b8:	e71b      	b.n	1f2 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     3ba:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     3bc:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3be:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3c0:	b25b      	sxtb	r3, r3
     3c2:	2b00      	cmp	r3, #0
     3c4:	dbfb      	blt.n	3be <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     3c6:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3c8:	8872      	ldrh	r2, [r6, #2]
     3ca:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     3cc:	2224      	movs	r2, #36	; 0x24
     3ce:	5cb2      	ldrb	r2, [r6, r2]
     3d0:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3d2:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     3d4:	7d32      	ldrb	r2, [r6, #20]
     3d6:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3d8:	4313      	orrs	r3, r2
     3da:	7cb2      	ldrb	r2, [r6, #18]
     3dc:	0052      	lsls	r2, r2, #1
     3de:	4313      	orrs	r3, r2
     3e0:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     3e2:	4642      	mov	r2, r8
     3e4:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     3e6:	7e33      	ldrb	r3, [r6, #24]
     3e8:	2b00      	cmp	r3, #0
     3ea:	d020      	beq.n	42e <STACK_SIZE+0x2e>
		switch (resolution) {
     3ec:	2c10      	cmp	r4, #16
     3ee:	d100      	bne.n	3f2 <adc_init+0x226>
     3f0:	e0d9      	b.n	5a6 <STACK_SIZE+0x1a6>
     3f2:	d800      	bhi.n	3f6 <adc_init+0x22a>
     3f4:	e098      	b.n	528 <STACK_SIZE+0x128>
     3f6:	2c20      	cmp	r4, #32
     3f8:	d100      	bne.n	3fc <adc_init+0x230>
     3fa:	e0b6      	b.n	56a <STACK_SIZE+0x16a>
     3fc:	2c30      	cmp	r4, #48	; 0x30
     3fe:	d116      	bne.n	42e <STACK_SIZE+0x2e>
			if (config->differential_mode &&
     400:	7cf2      	ldrb	r2, [r6, #19]
     402:	2a00      	cmp	r2, #0
     404:	d00a      	beq.n	41c <STACK_SIZE+0x1c>
					(config->window.window_lower_value > 127 ||
     406:	69f2      	ldr	r2, [r6, #28]
     408:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     40a:	2017      	movs	r0, #23
			if (config->differential_mode &&
     40c:	2aff      	cmp	r2, #255	; 0xff
     40e:	d900      	bls.n	412 <STACK_SIZE+0x12>
     410:	e6ef      	b.n	1f2 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     412:	6a32      	ldr	r2, [r6, #32]
     414:	3280      	adds	r2, #128	; 0x80
     416:	2aff      	cmp	r2, #255	; 0xff
     418:	d900      	bls.n	41c <STACK_SIZE+0x1c>
     41a:	e6ea      	b.n	1f2 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     41c:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     41e:	69f2      	ldr	r2, [r6, #28]
     420:	2aff      	cmp	r2, #255	; 0xff
     422:	dd00      	ble.n	426 <STACK_SIZE+0x26>
     424:	e6e5      	b.n	1f2 <adc_init+0x26>
     426:	6a32      	ldr	r2, [r6, #32]
     428:	2aff      	cmp	r2, #255	; 0xff
     42a:	dd00      	ble.n	42e <STACK_SIZE+0x2e>
     42c:	e6e1      	b.n	1f2 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     42e:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     430:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     432:	b252      	sxtb	r2, r2
     434:	2a00      	cmp	r2, #0
     436:	dbfb      	blt.n	430 <STACK_SIZE+0x30>
	adc_module->WINCTRL.reg = config->window.window_mode;
     438:	4642      	mov	r2, r8
     43a:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     43c:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     43e:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     440:	b25b      	sxtb	r3, r3
     442:	2b00      	cmp	r3, #0
     444:	dbfb      	blt.n	43e <STACK_SIZE+0x3e>
	adc_module->WINLT.reg =
     446:	8bb3      	ldrh	r3, [r6, #28]
     448:	4642      	mov	r2, r8
     44a:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     44c:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     44e:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     450:	b25b      	sxtb	r3, r3
     452:	2b00      	cmp	r3, #0
     454:	dbfb      	blt.n	44e <STACK_SIZE+0x4e>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     456:	8c33      	ldrh	r3, [r6, #32]
     458:	4642      	mov	r2, r8
     45a:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     45c:	232c      	movs	r3, #44	; 0x2c
     45e:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     460:	2b00      	cmp	r3, #0
     462:	d005      	beq.n	470 <STACK_SIZE+0x70>
		inputs_to_scan--;
     464:	3b01      	subs	r3, #1
     466:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     468:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     46a:	2b0f      	cmp	r3, #15
     46c:	d900      	bls.n	470 <STACK_SIZE+0x70>
     46e:	e6c0      	b.n	1f2 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     470:	222b      	movs	r2, #43	; 0x2b
     472:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     474:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     476:	290f      	cmp	r1, #15
     478:	d900      	bls.n	47c <STACK_SIZE+0x7c>
     47a:	e6ba      	b.n	1f2 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     47c:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     47e:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     480:	b252      	sxtb	r2, r2
     482:	2a00      	cmp	r2, #0
     484:	dbfb      	blt.n	47e <STACK_SIZE+0x7e>
			config->negative_input |
     486:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     488:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     48a:	4302      	orrs	r2, r0
     48c:	68b0      	ldr	r0, [r6, #8]
     48e:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     490:	0509      	lsls	r1, r1, #20
			config->negative_input |
     492:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     494:	041b      	lsls	r3, r3, #16
			config->negative_input |
     496:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     498:	4642      	mov	r2, r8
     49a:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     49c:	232a      	movs	r3, #42	; 0x2a
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     4a2:	230f      	movs	r3, #15
     4a4:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     4a6:	3315      	adds	r3, #21
     4a8:	5cf3      	ldrb	r3, [r6, r3]
     4aa:	2b00      	cmp	r3, #0
     4ac:	d012      	beq.n	4d4 <STACK_SIZE+0xd4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     4ae:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     4b0:	4a1a      	ldr	r2, [pc, #104]	; (51c <STACK_SIZE+0x11c>)
			return STATUS_ERR_INVALID_ARG;
     4b2:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     4b4:	4293      	cmp	r3, r2
     4b6:	d900      	bls.n	4ba <STACK_SIZE+0xba>
     4b8:	e69b      	b.n	1f2 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     4ba:	4642      	mov	r2, r8
     4bc:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     4be:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     4c0:	2380      	movs	r3, #128	; 0x80
     4c2:	011b      	lsls	r3, r3, #4
     4c4:	18d3      	adds	r3, r2, r3
     4c6:	4915      	ldr	r1, [pc, #84]	; (51c <STACK_SIZE+0x11c>)
     4c8:	b29b      	uxth	r3, r3
     4ca:	428b      	cmp	r3, r1
     4cc:	d900      	bls.n	4d0 <STACK_SIZE+0xd0>
     4ce:	e690      	b.n	1f2 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     4d0:	4643      	mov	r3, r8
     4d2:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     4d4:	4b12      	ldr	r3, [pc, #72]	; (520 <STACK_SIZE+0x120>)
     4d6:	681b      	ldr	r3, [r3, #0]
     4d8:	015b      	lsls	r3, r3, #5
     4da:	22e0      	movs	r2, #224	; 0xe0
     4dc:	00d2      	lsls	r2, r2, #3
     4de:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     4e0:	4a10      	ldr	r2, [pc, #64]	; (524 <STACK_SIZE+0x124>)
     4e2:	6851      	ldr	r1, [r2, #4]
     4e4:	0149      	lsls	r1, r1, #5
     4e6:	6812      	ldr	r2, [r2, #0]
     4e8:	0ed2      	lsrs	r2, r2, #27
     4ea:	430a      	orrs	r2, r1
     4ec:	b2d2      	uxtb	r2, r2
			) |
     4ee:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     4f0:	4642      	mov	r2, r8
     4f2:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     4f4:	2000      	movs	r0, #0
     4f6:	e67c      	b.n	1f2 <adc_init+0x26>
     4f8:	40000400 	.word	0x40000400
     4fc:	40000800 	.word	0x40000800
     500:	2000029c 	.word	0x2000029c
     504:	00001e95 	.word	0x00001e95
     508:	00001e09 	.word	0x00001e09
     50c:	000031c1 	.word	0x000031c1
     510:	0000339c 	.word	0x0000339c
     514:	00001f8d 	.word	0x00001f8d
     518:	000032c8 	.word	0x000032c8
     51c:	00000fff 	.word	0x00000fff
     520:	00806024 	.word	0x00806024
     524:	00806020 	.word	0x00806020
		switch (resolution) {
     528:	2c00      	cmp	r4, #0
     52a:	d000      	beq.n	52e <STACK_SIZE+0x12e>
     52c:	e77f      	b.n	42e <STACK_SIZE+0x2e>
			if (config->differential_mode &&
     52e:	7cf2      	ldrb	r2, [r6, #19]
     530:	2a00      	cmp	r2, #0
     532:	d00f      	beq.n	554 <STACK_SIZE+0x154>
					(config->window.window_lower_value > 2047 ||
     534:	69f2      	ldr	r2, [r6, #28]
     536:	2180      	movs	r1, #128	; 0x80
     538:	0109      	lsls	r1, r1, #4
     53a:	468c      	mov	ip, r1
     53c:	4462      	add	r2, ip
			if (config->differential_mode &&
     53e:	492a      	ldr	r1, [pc, #168]	; (5e8 <STACK_SIZE+0x1e8>)
				return STATUS_ERR_INVALID_ARG;
     540:	2017      	movs	r0, #23
			if (config->differential_mode &&
     542:	428a      	cmp	r2, r1
     544:	d900      	bls.n	548 <STACK_SIZE+0x148>
     546:	e654      	b.n	1f2 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     548:	6a32      	ldr	r2, [r6, #32]
     54a:	4462      	add	r2, ip
     54c:	4926      	ldr	r1, [pc, #152]	; (5e8 <STACK_SIZE+0x1e8>)
     54e:	428a      	cmp	r2, r1
     550:	d900      	bls.n	554 <STACK_SIZE+0x154>
     552:	e64e      	b.n	1f2 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     554:	4a24      	ldr	r2, [pc, #144]	; (5e8 <STACK_SIZE+0x1e8>)
				return STATUS_ERR_INVALID_ARG;
     556:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     558:	69f1      	ldr	r1, [r6, #28]
     55a:	4291      	cmp	r1, r2
     55c:	dd00      	ble.n	560 <STACK_SIZE+0x160>
     55e:	e648      	b.n	1f2 <adc_init+0x26>
     560:	6a31      	ldr	r1, [r6, #32]
     562:	4291      	cmp	r1, r2
     564:	dd00      	ble.n	568 <STACK_SIZE+0x168>
     566:	e644      	b.n	1f2 <adc_init+0x26>
     568:	e761      	b.n	42e <STACK_SIZE+0x2e>
			if (config->differential_mode &&
     56a:	7cf2      	ldrb	r2, [r6, #19]
     56c:	2a00      	cmp	r2, #0
     56e:	d00f      	beq.n	590 <STACK_SIZE+0x190>
					(config->window.window_lower_value > 511 ||
     570:	69f2      	ldr	r2, [r6, #28]
     572:	2180      	movs	r1, #128	; 0x80
     574:	0089      	lsls	r1, r1, #2
     576:	468c      	mov	ip, r1
     578:	4462      	add	r2, ip
			if (config->differential_mode &&
     57a:	491c      	ldr	r1, [pc, #112]	; (5ec <STACK_SIZE+0x1ec>)
				return STATUS_ERR_INVALID_ARG;
     57c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     57e:	428a      	cmp	r2, r1
     580:	d900      	bls.n	584 <STACK_SIZE+0x184>
     582:	e636      	b.n	1f2 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     584:	6a32      	ldr	r2, [r6, #32]
     586:	4462      	add	r2, ip
     588:	4918      	ldr	r1, [pc, #96]	; (5ec <STACK_SIZE+0x1ec>)
     58a:	428a      	cmp	r2, r1
     58c:	d900      	bls.n	590 <STACK_SIZE+0x190>
     58e:	e630      	b.n	1f2 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     590:	4a16      	ldr	r2, [pc, #88]	; (5ec <STACK_SIZE+0x1ec>)
				return STATUS_ERR_INVALID_ARG;
     592:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     594:	69f1      	ldr	r1, [r6, #28]
     596:	4291      	cmp	r1, r2
     598:	dd00      	ble.n	59c <STACK_SIZE+0x19c>
     59a:	e62a      	b.n	1f2 <adc_init+0x26>
     59c:	6a31      	ldr	r1, [r6, #32]
     59e:	4291      	cmp	r1, r2
     5a0:	dd00      	ble.n	5a4 <STACK_SIZE+0x1a4>
     5a2:	e626      	b.n	1f2 <adc_init+0x26>
     5a4:	e743      	b.n	42e <STACK_SIZE+0x2e>
			if (config->differential_mode &&
     5a6:	7cf2      	ldrb	r2, [r6, #19]
     5a8:	2a00      	cmp	r2, #0
     5aa:	d00f      	beq.n	5cc <STACK_SIZE+0x1cc>
					(config->window.window_lower_value > 32767 ||
     5ac:	69f2      	ldr	r2, [r6, #28]
     5ae:	2180      	movs	r1, #128	; 0x80
     5b0:	0209      	lsls	r1, r1, #8
     5b2:	468c      	mov	ip, r1
     5b4:	4462      	add	r2, ip
			if (config->differential_mode &&
     5b6:	490e      	ldr	r1, [pc, #56]	; (5f0 <STACK_SIZE+0x1f0>)
				return STATUS_ERR_INVALID_ARG;
     5b8:	2017      	movs	r0, #23
			if (config->differential_mode &&
     5ba:	428a      	cmp	r2, r1
     5bc:	d900      	bls.n	5c0 <STACK_SIZE+0x1c0>
     5be:	e618      	b.n	1f2 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     5c0:	6a32      	ldr	r2, [r6, #32]
     5c2:	4462      	add	r2, ip
     5c4:	490a      	ldr	r1, [pc, #40]	; (5f0 <STACK_SIZE+0x1f0>)
     5c6:	428a      	cmp	r2, r1
     5c8:	d900      	bls.n	5cc <STACK_SIZE+0x1cc>
     5ca:	e612      	b.n	1f2 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     5cc:	4a08      	ldr	r2, [pc, #32]	; (5f0 <STACK_SIZE+0x1f0>)
				return STATUS_ERR_INVALID_ARG;
     5ce:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     5d0:	69f1      	ldr	r1, [r6, #28]
     5d2:	4291      	cmp	r1, r2
     5d4:	dd00      	ble.n	5d8 <STACK_SIZE+0x1d8>
     5d6:	e60c      	b.n	1f2 <adc_init+0x26>
     5d8:	6a31      	ldr	r1, [r6, #32]
     5da:	4291      	cmp	r1, r2
     5dc:	dd00      	ble.n	5e0 <STACK_SIZE+0x1e0>
     5de:	e608      	b.n	1f2 <adc_init+0x26>
     5e0:	e725      	b.n	42e <STACK_SIZE+0x2e>
		return STATUS_ERR_INVALID_ARG;
     5e2:	2017      	movs	r0, #23
     5e4:	e605      	b.n	1f2 <adc_init+0x26>
     5e6:	46c0      	nop			; (mov r8, r8)
     5e8:	00000fff 	.word	0x00000fff
     5ec:	000003ff 	.word	0x000003ff
     5f0:	0000ffff 	.word	0x0000ffff

000005f4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     5f4:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     5f6:	4b2e      	ldr	r3, [pc, #184]	; (6b0 <ADC_Handler+0xbc>)
     5f8:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg;
     5fa:	6823      	ldr	r3, [r4, #0]
     5fc:	7e1d      	ldrb	r5, [r3, #24]
     5fe:	b2ed      	uxtb	r5, r5
	if (flags & ADC_INTFLAG_RESRDY) {
     600:	07ea      	lsls	r2, r5, #31
     602:	d505      	bpl.n	610 <ADC_Handler+0x1c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     604:	7ee2      	ldrb	r2, [r4, #27]
     606:	07d2      	lsls	r2, r2, #31
     608:	d502      	bpl.n	610 <ADC_Handler+0x1c>
     60a:	7ea2      	ldrb	r2, [r4, #26]
     60c:	07d2      	lsls	r2, r2, #31
     60e:	d416      	bmi.n	63e <ADC_Handler+0x4a>
	if (flags & ADC_INTFLAG_WINMON) {
     610:	076b      	lsls	r3, r5, #29
     612:	d508      	bpl.n	626 <ADC_Handler+0x32>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     614:	2304      	movs	r3, #4
     616:	6822      	ldr	r2, [r4, #0]
     618:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     61a:	7ee3      	ldrb	r3, [r4, #27]
     61c:	079b      	lsls	r3, r3, #30
     61e:	d502      	bpl.n	626 <ADC_Handler+0x32>
     620:	7ea3      	ldrb	r3, [r4, #26]
     622:	079b      	lsls	r3, r3, #30
     624:	d43c      	bmi.n	6a0 <ADC_Handler+0xac>
	if (flags & ADC_INTFLAG_OVERRUN) {
     626:	07ab      	lsls	r3, r5, #30
     628:	d508      	bpl.n	63c <ADC_Handler+0x48>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     62a:	2302      	movs	r3, #2
     62c:	6822      	ldr	r2, [r4, #0]
     62e:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     630:	7ee3      	ldrb	r3, [r4, #27]
     632:	075b      	lsls	r3, r3, #29
     634:	d502      	bpl.n	63c <ADC_Handler+0x48>
     636:	7ea3      	ldrb	r3, [r4, #26]
     638:	075b      	lsls	r3, r3, #29
     63a:	d435      	bmi.n	6a8 <ADC_Handler+0xb4>
	_adc_interrupt_handler(0);
}
     63c:	bd70      	pop	{r4, r5, r6, pc}
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     63e:	2201      	movs	r2, #1
     640:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     642:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     644:	7e53      	ldrb	r3, [r2, #25]
			while (adc_is_syncing(module)) {
     646:	b25b      	sxtb	r3, r3
     648:	2b00      	cmp	r3, #0
     64a:	dbfb      	blt.n	644 <ADC_Handler+0x50>
			*(module->job_buffer++) = module->hw->RESULT.reg;
     64c:	6961      	ldr	r1, [r4, #20]
     64e:	1c8b      	adds	r3, r1, #2
     650:	6163      	str	r3, [r4, #20]
     652:	8b53      	ldrh	r3, [r2, #26]
     654:	b29b      	uxth	r3, r3
     656:	800b      	strh	r3, [r1, #0]
			if (--module->remaining_conversions > 0) {
     658:	8b23      	ldrh	r3, [r4, #24]
     65a:	3b01      	subs	r3, #1
     65c:	b29b      	uxth	r3, r3
     65e:	8323      	strh	r3, [r4, #24]
     660:	2b00      	cmp	r3, #0
     662:	d011      	beq.n	688 <ADC_Handler+0x94>
				if (module->software_trigger == true) {
     664:	7f63      	ldrb	r3, [r4, #29]
     666:	2b00      	cmp	r3, #0
     668:	d0d2      	beq.n	610 <ADC_Handler+0x1c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     66a:	6822      	ldr	r2, [r4, #0]
     66c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     66e:	b25b      	sxtb	r3, r3
     670:	2b00      	cmp	r3, #0
     672:	dbfb      	blt.n	66c <ADC_Handler+0x78>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     674:	7b13      	ldrb	r3, [r2, #12]
     676:	2102      	movs	r1, #2
     678:	430b      	orrs	r3, r1
     67a:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     67c:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     67e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     680:	b25b      	sxtb	r3, r3
     682:	2b00      	cmp	r3, #0
     684:	dbfb      	blt.n	67e <ADC_Handler+0x8a>
     686:	e7c3      	b.n	610 <ADC_Handler+0x1c>
				if (module->job_status == STATUS_BUSY) {
     688:	7f23      	ldrb	r3, [r4, #28]
     68a:	2b05      	cmp	r3, #5
     68c:	d1c0      	bne.n	610 <ADC_Handler+0x1c>
					module->job_status = STATUS_OK;
     68e:	2300      	movs	r3, #0
     690:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     692:	3301      	adds	r3, #1
     694:	6822      	ldr	r2, [r4, #0]
     696:	7593      	strb	r3, [r2, #22]
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     698:	0020      	movs	r0, r4
     69a:	68a3      	ldr	r3, [r4, #8]
     69c:	4798      	blx	r3
     69e:	e7b7      	b.n	610 <ADC_Handler+0x1c>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     6a0:	0020      	movs	r0, r4
     6a2:	68e3      	ldr	r3, [r4, #12]
     6a4:	4798      	blx	r3
     6a6:	e7be      	b.n	626 <ADC_Handler+0x32>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     6a8:	6923      	ldr	r3, [r4, #16]
     6aa:	0020      	movs	r0, r4
     6ac:	4798      	blx	r3
}
     6ae:	e7c5      	b.n	63c <ADC_Handler+0x48>
     6b0:	2000029c 	.word	0x2000029c

000006b4 <DMAC_Handler>:
/**
 * \brief DMA interrupt service routine.
 *
 */
void DMAC_Handler( void )
{
     6b4:	b510      	push	{r4, lr}
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     6b6:	4b26      	ldr	r3, [pc, #152]	; (750 <DMAC_Handler+0x9c>)
     6b8:	4798      	blx	r3
	uint32_t total_size;

	system_interrupt_enter_critical_section();

	/* Get Pending channel */
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
     6ba:	4926      	ldr	r1, [pc, #152]	; (754 <DMAC_Handler+0xa0>)
     6bc:	8c0b      	ldrh	r3, [r1, #32]
     6be:	2207      	movs	r2, #7

	Assert(_dma_active_resource[active_channel]);

	/* Get active DMA resource based on channel */
	resource = _dma_active_resource[active_channel];
     6c0:	4013      	ands	r3, r2
     6c2:	009b      	lsls	r3, r3, #2
     6c4:	4824      	ldr	r0, [pc, #144]	; (758 <DMAC_Handler+0xa4>)
     6c6:	5818      	ldr	r0, [r3, r0]

	/* Select the active channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
     6c8:	7803      	ldrb	r3, [r0, #0]
     6ca:	401a      	ands	r2, r3
     6cc:	233f      	movs	r3, #63	; 0x3f
     6ce:	54ca      	strb	r2, [r1, r3]
	isr = DMAC->CHINTFLAG.reg;
     6d0:	330f      	adds	r3, #15
     6d2:	5cca      	ldrb	r2, [r1, r3]
     6d4:	b2d2      	uxtb	r2, r2

	/* Calculate block transfer size of the DMA transfer */
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
     6d6:	7803      	ldrb	r3, [r0, #0]
     6d8:	011b      	lsls	r3, r3, #4
     6da:	4920      	ldr	r1, [pc, #128]	; (75c <DMAC_Handler+0xa8>)
     6dc:	18c9      	adds	r1, r1, r3
     6de:	8849      	ldrh	r1, [r1, #2]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
     6e0:	4c1f      	ldr	r4, [pc, #124]	; (760 <DMAC_Handler+0xac>)
     6e2:	18e3      	adds	r3, r4, r3
     6e4:	885b      	ldrh	r3, [r3, #2]
	resource->transfered_size = total_size - write_size;
     6e6:	1acb      	subs	r3, r1, r3
     6e8:	6143      	str	r3, [r0, #20]

	/* DMA channel interrupt handler */
	if (isr & DMAC_CHINTENCLR_TERR) {
     6ea:	07d3      	lsls	r3, r2, #31
     6ec:	d50f      	bpl.n	70e <DMAC_Handler+0x5a>
		/* Clear transfer error flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
     6ee:	2101      	movs	r1, #1
     6f0:	234e      	movs	r3, #78	; 0x4e
     6f2:	4a18      	ldr	r2, [pc, #96]	; (754 <DMAC_Handler+0xa0>)
     6f4:	54d1      	strb	r1, [r2, r3]

		/* Set I/O ERROR status */
		resource->job_status = STATUS_ERR_IO;
     6f6:	3b3e      	subs	r3, #62	; 0x3e
     6f8:	7443      	strb	r3, [r0, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
     6fa:	7c03      	ldrb	r3, [r0, #16]
     6fc:	07db      	lsls	r3, r3, #31
     6fe:	d503      	bpl.n	708 <DMAC_Handler+0x54>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
     700:	6843      	ldr	r3, [r0, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
     702:	2b00      	cmp	r3, #0
     704:	d000      	beq.n	708 <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
     706:	4798      	blx	r3
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     708:	4b16      	ldr	r3, [pc, #88]	; (764 <DMAC_Handler+0xb0>)
     70a:	4798      	blx	r3
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
		}
	}

	system_interrupt_leave_critical_section();
}
     70c:	bd10      	pop	{r4, pc}
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
     70e:	0793      	lsls	r3, r2, #30
     710:	d50d      	bpl.n	72e <DMAC_Handler+0x7a>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
     712:	2102      	movs	r1, #2
     714:	234e      	movs	r3, #78	; 0x4e
     716:	4a0f      	ldr	r2, [pc, #60]	; (754 <DMAC_Handler+0xa0>)
     718:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_OK;
     71a:	2300      	movs	r3, #0
     71c:	7443      	strb	r3, [r0, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
     71e:	7c03      	ldrb	r3, [r0, #16]
     720:	079b      	lsls	r3, r3, #30
     722:	d5f1      	bpl.n	708 <DMAC_Handler+0x54>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
     724:	6883      	ldr	r3, [r0, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
     726:	2b00      	cmp	r3, #0
     728:	d0ee      	beq.n	708 <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
     72a:	4798      	blx	r3
     72c:	e7ec      	b.n	708 <DMAC_Handler+0x54>
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
     72e:	0753      	lsls	r3, r2, #29
     730:	d5ea      	bpl.n	708 <DMAC_Handler+0x54>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
     732:	2104      	movs	r1, #4
     734:	234e      	movs	r3, #78	; 0x4e
     736:	4a07      	ldr	r2, [pc, #28]	; (754 <DMAC_Handler+0xa0>)
     738:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_SUSPEND;
     73a:	3b48      	subs	r3, #72	; 0x48
     73c:	7443      	strb	r3, [r0, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
     73e:	7c03      	ldrb	r3, [r0, #16]
     740:	075b      	lsls	r3, r3, #29
     742:	d5e1      	bpl.n	708 <DMAC_Handler+0x54>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
     744:	68c3      	ldr	r3, [r0, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
     746:	2b00      	cmp	r3, #0
     748:	d0de      	beq.n	708 <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
     74a:	4798      	blx	r3
     74c:	e7dc      	b.n	708 <DMAC_Handler+0x54>
     74e:	46c0      	nop			; (mov r8, r8)
     750:	00001801 	.word	0x00001801
     754:	41004800 	.word	0x41004800
     758:	2000014c 	.word	0x2000014c
     75c:	200002a0 	.word	0x200002a0
     760:	20000160 	.word	0x20000160
     764:	00001841 	.word	0x00001841

00000768 <dma_get_config_defaults>:
 */
void dma_get_config_defaults(struct dma_resource_config *config)
{
	Assert(config);
	/* Set as priority 0 */
	config->priority = DMA_PRIORITY_LEVEL_0;
     768:	2300      	movs	r3, #0
     76a:	7003      	strb	r3, [r0, #0]
	/* Only software/event trigger */
	config->peripheral_trigger = 0;
     76c:	7043      	strb	r3, [r0, #1]
	/* Transaction trigger */
	config->trigger_action = DMA_TRIGGER_ACTION_TRANSACTION;
     76e:	2203      	movs	r2, #3
     770:	7082      	strb	r2, [r0, #2]

	/* Event configurations, no event input/output */
	config->event_config.input_action = DMA_EVENT_INPUT_NOACT;
     772:	70c3      	strb	r3, [r0, #3]
	config->event_config.event_output_enable = false;
     774:	7103      	strb	r3, [r0, #4]
#ifdef FEATURE_DMA_CHANNEL_STANDBY
	config->run_in_standby = false;
#endif
}
     776:	4770      	bx	lr

00000778 <dma_allocate>:
 * \retval STATUS_OK The DMA resource was allocated successfully
 * \retval STATUS_ERR_NOT_FOUND DMA resource allocation failed
 */
enum status_code dma_allocate(struct dma_resource *resource,
		struct dma_resource_config *config)
{
     778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     77a:	46ce      	mov	lr, r9
     77c:	4647      	mov	r7, r8
     77e:	b580      	push	{r7, lr}
     780:	0005      	movs	r5, r0
     782:	000e      	movs	r6, r1
	cpu_irq_enter_critical();
     784:	4b45      	ldr	r3, [pc, #276]	; (89c <dma_allocate+0x124>)
     786:	4798      	blx	r3

	Assert(resource);

	system_interrupt_enter_critical_section();

	if (!_dma_inst._dma_init) {
     788:	4b45      	ldr	r3, [pc, #276]	; (8a0 <dma_allocate+0x128>)
     78a:	781b      	ldrb	r3, [r3, #0]
     78c:	2b00      	cmp	r3, #0
     78e:	d118      	bne.n	7c2 <dma_allocate+0x4a>
	PM->AHBMASK.reg |= ahb_mask;
     790:	4b44      	ldr	r3, [pc, #272]	; (8a4 <dma_allocate+0x12c>)
     792:	695a      	ldr	r2, [r3, #20]
     794:	2120      	movs	r1, #32
     796:	430a      	orrs	r2, r1
     798:	615a      	str	r2, [r3, #20]
			PM->APBBMASK.reg |= mask;
     79a:	69da      	ldr	r2, [r3, #28]
     79c:	3910      	subs	r1, #16
     79e:	430a      	orrs	r2, r1
     7a0:	61da      	str	r2, [r3, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB,
				PM_APBBMASK_DMAC);
#endif

		/* Perform a software reset before enable DMA controller */
		DMAC->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
     7a2:	4b41      	ldr	r3, [pc, #260]	; (8a8 <dma_allocate+0x130>)
     7a4:	881a      	ldrh	r2, [r3, #0]
     7a6:	390e      	subs	r1, #14
     7a8:	438a      	bics	r2, r1
     7aa:	801a      	strh	r2, [r3, #0]
		DMAC->CTRL.reg = DMAC_CTRL_SWRST;
     7ac:	2201      	movs	r2, #1
     7ae:	801a      	strh	r2, [r3, #0]

		/* Setup descriptor base address and write back section base
		 * address */
		DMAC->BASEADDR.reg = (uint32_t)descriptor_section;
     7b0:	4a3e      	ldr	r2, [pc, #248]	; (8ac <dma_allocate+0x134>)
     7b2:	635a      	str	r2, [r3, #52]	; 0x34
		DMAC->WRBADDR.reg = (uint32_t)_write_back_section;
     7b4:	4a3e      	ldr	r2, [pc, #248]	; (8b0 <dma_allocate+0x138>)
     7b6:	639a      	str	r2, [r3, #56]	; 0x38

		/* Enable all priority level at the same time */
		DMAC->CTRL.reg = DMAC_CTRL_DMAENABLE | DMAC_CTRL_LVLEN(0xf);
     7b8:	4a3e      	ldr	r2, [pc, #248]	; (8b4 <dma_allocate+0x13c>)
     7ba:	801a      	strh	r2, [r3, #0]

		_dma_inst._dma_init = true;
     7bc:	4b38      	ldr	r3, [pc, #224]	; (8a0 <dma_allocate+0x128>)
     7be:	2201      	movs	r2, #1
     7c0:	701a      	strb	r2, [r3, #0]
     7c2:	4b36      	ldr	r3, [pc, #216]	; (89c <dma_allocate+0x124>)
     7c4:	4798      	blx	r3
	tmp = _dma_inst.allocated_channels;
     7c6:	4b36      	ldr	r3, [pc, #216]	; (8a0 <dma_allocate+0x128>)
     7c8:	685b      	ldr	r3, [r3, #4]
		if (!(tmp & 0x00000001)) {
     7ca:	07da      	lsls	r2, r3, #31
     7cc:	d50f      	bpl.n	7ee <dma_allocate+0x76>
		tmp = tmp >> 1;
     7ce:	085b      	lsrs	r3, r3, #1
	for (count = 0; count < CONF_MAX_USED_CHANNEL_NUM; ++count) {
     7d0:	2401      	movs	r4, #1
		if (!(tmp & 0x00000001)) {
     7d2:	2201      	movs	r2, #1
     7d4:	421a      	tst	r2, r3
     7d6:	d00b      	beq.n	7f0 <dma_allocate+0x78>
		tmp = tmp >> 1;
     7d8:	085b      	lsrs	r3, r3, #1
	for (count = 0; count < CONF_MAX_USED_CHANNEL_NUM; ++count) {
     7da:	3401      	adds	r4, #1
     7dc:	b2e4      	uxtb	r4, r4
     7de:	2c05      	cmp	r4, #5
     7e0:	d1f8      	bne.n	7d4 <dma_allocate+0x5c>
	cpu_irq_leave_critical();
     7e2:	4b35      	ldr	r3, [pc, #212]	; (8b8 <dma_allocate+0x140>)
     7e4:	4798      	blx	r3
     7e6:	4b34      	ldr	r3, [pc, #208]	; (8b8 <dma_allocate+0x140>)
     7e8:	4798      	blx	r3

	/* If no channel available, return not found */
	if (new_channel == DMA_INVALID_CHANNEL) {
		system_interrupt_leave_critical_section();

		return STATUS_ERR_NOT_FOUND;
     7ea:	2014      	movs	r0, #20
     7ec:	e051      	b.n	892 <dma_allocate+0x11a>
	for (count = 0; count < CONF_MAX_USED_CHANNEL_NUM; ++count) {
     7ee:	2400      	movs	r4, #0
			_dma_inst.allocated_channels |= 1 << count;
     7f0:	4a2b      	ldr	r2, [pc, #172]	; (8a0 <dma_allocate+0x128>)
     7f2:	6851      	ldr	r1, [r2, #4]
     7f4:	2301      	movs	r3, #1
     7f6:	40a3      	lsls	r3, r4
     7f8:	430b      	orrs	r3, r1
     7fa:	6053      	str	r3, [r2, #4]
			_dma_inst.free_channels--;
     7fc:	7a13      	ldrb	r3, [r2, #8]
     7fe:	3b01      	subs	r3, #1
     800:	7213      	strb	r3, [r2, #8]
     802:	4b2d      	ldr	r3, [pc, #180]	; (8b8 <dma_allocate+0x140>)
     804:	4798      	blx	r3
	if (new_channel == DMA_INVALID_CHANNEL) {
     806:	2cff      	cmp	r4, #255	; 0xff
     808:	d0ed      	beq.n	7e6 <dma_allocate+0x6e>
	}

	/* Set the channel */
	resource->channel_id = new_channel;
     80a:	702c      	strb	r4, [r5, #0]

	/** Perform a reset for the allocated channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
     80c:	2307      	movs	r3, #7
     80e:	4698      	mov	r8, r3
     810:	401c      	ands	r4, r3
     812:	4f25      	ldr	r7, [pc, #148]	; (8a8 <dma_allocate+0x130>)
     814:	3338      	adds	r3, #56	; 0x38
     816:	4699      	mov	r9, r3
     818:	54fc      	strb	r4, [r7, r3]
	DMAC->CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
     81a:	3301      	adds	r3, #1
     81c:	5cfa      	ldrb	r2, [r7, r3]
     81e:	2102      	movs	r1, #2
     820:	438a      	bics	r2, r1
     822:	54fa      	strb	r2, [r7, r3]
	DMAC->CHCTRLA.reg = DMAC_CHCTRLA_SWRST;
     824:	2401      	movs	r4, #1
     826:	54fc      	strb	r4, [r7, r3]
	cpu_irq_enter_critical();
     828:	4b1c      	ldr	r3, [pc, #112]	; (89c <dma_allocate+0x124>)
     82a:	4798      	blx	r3
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
     82c:	782b      	ldrb	r3, [r5, #0]
     82e:	4642      	mov	r2, r8
     830:	4013      	ands	r3, r2
     832:	464a      	mov	r2, r9
     834:	54bb      	strb	r3, [r7, r2]
	DMAC->SWTRIGCTRL.reg &= (uint32_t)(~(1 << resource->channel_id));
     836:	693b      	ldr	r3, [r7, #16]
     838:	782a      	ldrb	r2, [r5, #0]
     83a:	4094      	lsls	r4, r2
     83c:	43a3      	bics	r3, r4
     83e:	613b      	str	r3, [r7, #16]
	temp_CHCTRLB_reg = DMAC_CHCTRLB_LVL(resource_config->priority) | \
     840:	7832      	ldrb	r2, [r6, #0]
     842:	0152      	lsls	r2, r2, #5
     844:	2360      	movs	r3, #96	; 0x60
     846:	4013      	ands	r3, r2
			DMAC_CHCTRLB_TRIGSRC(resource_config->peripheral_trigger) | \
     848:	7872      	ldrb	r2, [r6, #1]
     84a:	0212      	lsls	r2, r2, #8
     84c:	21f8      	movs	r1, #248	; 0xf8
     84e:	0149      	lsls	r1, r1, #5
     850:	400a      	ands	r2, r1
	temp_CHCTRLB_reg = DMAC_CHCTRLB_LVL(resource_config->priority) | \
     852:	4313      	orrs	r3, r2
			DMAC_CHCTRLB_TRIGACT(resource_config->trigger_action);
     854:	78b2      	ldrb	r2, [r6, #2]
     856:	0592      	lsls	r2, r2, #22
     858:	21c0      	movs	r1, #192	; 0xc0
     85a:	0409      	lsls	r1, r1, #16
     85c:	400a      	ands	r2, r1
	temp_CHCTRLB_reg = DMAC_CHCTRLB_LVL(resource_config->priority) | \
     85e:	4313      	orrs	r3, r2
	if(resource_config->event_config.input_action){
     860:	78f1      	ldrb	r1, [r6, #3]
     862:	2900      	cmp	r1, #0
     864:	d004      	beq.n	870 <dma_allocate+0xf8>
	temp_CHCTRLB_reg |= DMAC_CHCTRLB_EVIE | DMAC_CHCTRLB_EVACT(
     866:	2207      	movs	r2, #7
     868:	400a      	ands	r2, r1
     86a:	2108      	movs	r1, #8
     86c:	430a      	orrs	r2, r1
     86e:	4313      	orrs	r3, r2
	if (resource_config->event_config.event_output_enable) {
     870:	7932      	ldrb	r2, [r6, #4]
     872:	2a00      	cmp	r2, #0
     874:	d001      	beq.n	87a <dma_allocate+0x102>
		temp_CHCTRLB_reg |= DMAC_CHCTRLB_EVOE;
     876:	2210      	movs	r2, #16
     878:	4313      	orrs	r3, r2
	DMAC->CHCTRLB.reg = temp_CHCTRLB_reg;
     87a:	4a0b      	ldr	r2, [pc, #44]	; (8a8 <dma_allocate+0x130>)
     87c:	6453      	str	r3, [r2, #68]	; 0x44
	cpu_irq_leave_critical();
     87e:	4c0e      	ldr	r4, [pc, #56]	; (8b8 <dma_allocate+0x140>)
     880:	47a0      	blx	r4
#endif

	/** Configure the DMA control,channel registers and descriptors here */
	_dma_set_config(resource, config);

	resource->descriptor = NULL;
     882:	2300      	movs	r3, #0
     884:	61ab      	str	r3, [r5, #24]

	/* Log the DMA resource into the internal DMA resource pool */
	_dma_active_resource[resource->channel_id] = resource;
     886:	782b      	ldrb	r3, [r5, #0]
     888:	009b      	lsls	r3, r3, #2
     88a:	4a0c      	ldr	r2, [pc, #48]	; (8bc <dma_allocate+0x144>)
     88c:	509d      	str	r5, [r3, r2]
     88e:	47a0      	blx	r4

	system_interrupt_leave_critical_section();

	return STATUS_OK;
     890:	2000      	movs	r0, #0
}
     892:	bc0c      	pop	{r2, r3}
     894:	4690      	mov	r8, r2
     896:	4699      	mov	r9, r3
     898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     89a:	46c0      	nop			; (mov r8, r8)
     89c:	00001801 	.word	0x00001801
     8a0:	20000008 	.word	0x20000008
     8a4:	40000400 	.word	0x40000400
     8a8:	41004800 	.word	0x41004800
     8ac:	200002a0 	.word	0x200002a0
     8b0:	20000160 	.word	0x20000160
     8b4:	00000f02 	.word	0x00000f02
     8b8:	00001841 	.word	0x00001841
     8bc:	2000014c 	.word	0x2000014c

000008c0 <dma_start_transfer_job>:
 * \retval STATUS_OK The transfer was started successfully
 * \retval STATUS_BUSY The DMA resource was busy and the transfer was not started
 * \retval STATUS_ERR_INVALID_ARG Transfer size is 0 and transfer was not started
 */
enum status_code dma_start_transfer_job(struct dma_resource *resource)
{
     8c0:	b570      	push	{r4, r5, r6, lr}
     8c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     8c4:	4b19      	ldr	r3, [pc, #100]	; (92c <dma_start_transfer_job+0x6c>)
     8c6:	4798      	blx	r3
	Assert(resource->channel_id != DMA_INVALID_CHANNEL);

	system_interrupt_enter_critical_section();

	/* Check if resource was busy */
	if (resource->job_status == STATUS_BUSY) {
     8c8:	7c63      	ldrb	r3, [r4, #17]
     8ca:	2b05      	cmp	r3, #5
     8cc:	d008      	beq.n	8e0 <dma_start_transfer_job+0x20>
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
	}

	/* Check if transfer size is valid */
	if (resource->descriptor->BTCNT.reg == 0) {
     8ce:	69a3      	ldr	r3, [r4, #24]
     8d0:	885b      	ldrh	r3, [r3, #2]
     8d2:	b29b      	uxth	r3, r3
     8d4:	2b00      	cmp	r3, #0
     8d6:	d107      	bne.n	8e8 <dma_start_transfer_job+0x28>
	cpu_irq_leave_critical();
     8d8:	4b15      	ldr	r3, [pc, #84]	; (930 <dma_start_transfer_job+0x70>)
     8da:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_ERR_INVALID_ARG;
     8dc:	2017      	movs	r0, #23
	DMAC->CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;

	system_interrupt_leave_critical_section();

	return STATUS_OK;
}
     8de:	bd70      	pop	{r4, r5, r6, pc}
     8e0:	4b13      	ldr	r3, [pc, #76]	; (930 <dma_start_transfer_job+0x70>)
     8e2:	4798      	blx	r3
		return STATUS_BUSY;
     8e4:	2005      	movs	r0, #5
     8e6:	e7fa      	b.n	8de <dma_start_transfer_job+0x1e>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     8e8:	2640      	movs	r6, #64	; 0x40
     8ea:	4b12      	ldr	r3, [pc, #72]	; (934 <dma_start_transfer_job+0x74>)
     8ec:	601e      	str	r6, [r3, #0]
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
     8ee:	7822      	ldrb	r2, [r4, #0]
     8f0:	2307      	movs	r3, #7
     8f2:	401a      	ands	r2, r3
     8f4:	4d10      	ldr	r5, [pc, #64]	; (938 <dma_start_transfer_job+0x78>)
     8f6:	213f      	movs	r1, #63	; 0x3f
     8f8:	546a      	strb	r2, [r5, r1]
	DMAC->CHINTENSET.reg = (DMAC_CHINTENSET_MASK & g_chan_interrupt_flag[resource->channel_id]);
     8fa:	7822      	ldrb	r2, [r4, #0]
     8fc:	490f      	ldr	r1, [pc, #60]	; (93c <dma_start_transfer_job+0x7c>)
     8fe:	5c8a      	ldrb	r2, [r1, r2]
     900:	4013      	ands	r3, r2
     902:	224d      	movs	r2, #77	; 0x4d
     904:	54ab      	strb	r3, [r5, r2]
	resource->job_status = STATUS_BUSY;
     906:	2305      	movs	r3, #5
     908:	7463      	strb	r3, [r4, #17]
	memcpy(&descriptor_section[resource->channel_id], resource->descriptor,
     90a:	7820      	ldrb	r0, [r4, #0]
     90c:	0100      	lsls	r0, r0, #4
     90e:	4b0c      	ldr	r3, [pc, #48]	; (940 <dma_start_transfer_job+0x80>)
     910:	18c0      	adds	r0, r0, r3
     912:	69a1      	ldr	r1, [r4, #24]
     914:	3a3d      	subs	r2, #61	; 0x3d
     916:	4b0b      	ldr	r3, [pc, #44]	; (944 <dma_start_transfer_job+0x84>)
     918:	4798      	blx	r3
	DMAC->CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
     91a:	5dab      	ldrb	r3, [r5, r6]
     91c:	2202      	movs	r2, #2
     91e:	4313      	orrs	r3, r2
     920:	55ab      	strb	r3, [r5, r6]
	cpu_irq_leave_critical();
     922:	4b03      	ldr	r3, [pc, #12]	; (930 <dma_start_transfer_job+0x70>)
     924:	4798      	blx	r3
	return STATUS_OK;
     926:	2000      	movs	r0, #0
     928:	e7d9      	b.n	8de <dma_start_transfer_job+0x1e>
     92a:	46c0      	nop			; (mov r8, r8)
     92c:	00001801 	.word	0x00001801
     930:	00001841 	.word	0x00001841
     934:	e000e100 	.word	0xe000e100
     938:	41004800 	.word	0x41004800
     93c:	200001b0 	.word	0x200001b0
     940:	200002a0 	.word	0x200002a0
     944:	000031c1 	.word	0x000031c1

00000948 <dma_descriptor_create>:
 * \param[in] config Pointer to the descriptor configuration structure
 *
 */
void dma_descriptor_create(DmacDescriptor* descriptor,
	struct dma_descriptor_config *config)
{
     948:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Set block transfer control */
	descriptor->BTCTRL.bit.VALID = config->descriptor_valid;
     94a:	780a      	ldrb	r2, [r1, #0]
     94c:	8803      	ldrh	r3, [r0, #0]
     94e:	2601      	movs	r6, #1
     950:	4032      	ands	r2, r6
     952:	2401      	movs	r4, #1
     954:	43a3      	bics	r3, r4
     956:	4313      	orrs	r3, r2
     958:	8003      	strh	r3, [r0, #0]
	descriptor->BTCTRL.bit.EVOSEL = config->event_output_selection;
     95a:	784b      	ldrb	r3, [r1, #1]
     95c:	8804      	ldrh	r4, [r0, #0]
     95e:	2703      	movs	r7, #3
     960:	403b      	ands	r3, r7
     962:	005b      	lsls	r3, r3, #1
     964:	2206      	movs	r2, #6
     966:	4394      	bics	r4, r2
     968:	431c      	orrs	r4, r3
     96a:	8004      	strh	r4, [r0, #0]
	descriptor->BTCTRL.bit.BLOCKACT = config->block_action;
     96c:	788d      	ldrb	r5, [r1, #2]
     96e:	8804      	ldrh	r4, [r0, #0]
     970:	403d      	ands	r5, r7
     972:	00ed      	lsls	r5, r5, #3
     974:	2318      	movs	r3, #24
     976:	439c      	bics	r4, r3
     978:	432c      	orrs	r4, r5
     97a:	8004      	strh	r4, [r0, #0]
	descriptor->BTCTRL.bit.BEATSIZE = config->beat_size;
     97c:	78ca      	ldrb	r2, [r1, #3]
     97e:	8803      	ldrh	r3, [r0, #0]
     980:	403a      	ands	r2, r7
     982:	0212      	lsls	r2, r2, #8
     984:	4c16      	ldr	r4, [pc, #88]	; (9e0 <dma_descriptor_create+0x98>)
     986:	4023      	ands	r3, r4
     988:	4313      	orrs	r3, r2
     98a:	8003      	strh	r3, [r0, #0]
	descriptor->BTCTRL.bit.SRCINC = config->src_increment_enable;
     98c:	790b      	ldrb	r3, [r1, #4]
     98e:	8804      	ldrh	r4, [r0, #0]
     990:	4033      	ands	r3, r6
     992:	029b      	lsls	r3, r3, #10
     994:	4a13      	ldr	r2, [pc, #76]	; (9e4 <dma_descriptor_create+0x9c>)
     996:	4014      	ands	r4, r2
     998:	431c      	orrs	r4, r3
     99a:	8004      	strh	r4, [r0, #0]
	descriptor->BTCTRL.bit.DSTINC = config->dst_increment_enable;
     99c:	794d      	ldrb	r5, [r1, #5]
     99e:	8804      	ldrh	r4, [r0, #0]
     9a0:	4035      	ands	r5, r6
     9a2:	02ed      	lsls	r5, r5, #11
     9a4:	4b10      	ldr	r3, [pc, #64]	; (9e8 <dma_descriptor_create+0xa0>)
     9a6:	401c      	ands	r4, r3
     9a8:	432c      	orrs	r4, r5
     9aa:	8004      	strh	r4, [r0, #0]
	descriptor->BTCTRL.bit.STEPSEL = config->step_selection;
     9ac:	798a      	ldrb	r2, [r1, #6]
     9ae:	8803      	ldrh	r3, [r0, #0]
     9b0:	4032      	ands	r2, r6
     9b2:	0312      	lsls	r2, r2, #12
     9b4:	4c0d      	ldr	r4, [pc, #52]	; (9ec <dma_descriptor_create+0xa4>)
     9b6:	4023      	ands	r3, r4
     9b8:	4313      	orrs	r3, r2
     9ba:	8003      	strh	r3, [r0, #0]
	descriptor->BTCTRL.bit.STEPSIZE = config->step_size;
     9bc:	79cb      	ldrb	r3, [r1, #7]
     9be:	2207      	movs	r2, #7
     9c0:	401a      	ands	r2, r3
     9c2:	8803      	ldrh	r3, [r0, #0]
     9c4:	0352      	lsls	r2, r2, #13
     9c6:	04db      	lsls	r3, r3, #19
     9c8:	0cdb      	lsrs	r3, r3, #19
     9ca:	4313      	orrs	r3, r2
     9cc:	8003      	strh	r3, [r0, #0]

	/* Set transfer size, source address and destination address */
	descriptor->BTCNT.reg = config->block_transfer_count;
     9ce:	890b      	ldrh	r3, [r1, #8]
     9d0:	8043      	strh	r3, [r0, #2]
	descriptor->SRCADDR.reg = config->source_address;
     9d2:	68cb      	ldr	r3, [r1, #12]
     9d4:	6043      	str	r3, [r0, #4]
	descriptor->DSTADDR.reg = config->destination_address;
     9d6:	690b      	ldr	r3, [r1, #16]
     9d8:	6083      	str	r3, [r0, #8]

	/* Set next transfer descriptor address */
	descriptor->DESCADDR.reg = config->next_descriptor_address;
     9da:	694b      	ldr	r3, [r1, #20]
     9dc:	60c3      	str	r3, [r0, #12]
}
     9de:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9e0:	fffffcff 	.word	0xfffffcff
     9e4:	fffffbff 	.word	0xfffffbff
     9e8:	fffff7ff 	.word	0xfffff7ff
     9ec:	ffffefff 	.word	0xffffefff

000009f0 <dma_add_descriptor>:
enum status_code dma_add_descriptor(struct dma_resource *resource,
		DmacDescriptor* descriptor)
{
	DmacDescriptor* desc = resource->descriptor;

	if (resource->job_status == STATUS_BUSY) {
     9f0:	7c42      	ldrb	r2, [r0, #17]
		return STATUS_BUSY;
     9f2:	2305      	movs	r3, #5
	if (resource->job_status == STATUS_BUSY) {
     9f4:	2a05      	cmp	r2, #5
     9f6:	d00b      	beq.n	a10 <dma_add_descriptor+0x20>
	DmacDescriptor* desc = resource->descriptor;
     9f8:	6983      	ldr	r3, [r0, #24]
	}

	/* Look up for an empty space for the descriptor */
	if (desc == NULL) {
     9fa:	2b00      	cmp	r3, #0
     9fc:	d00a      	beq.n	a14 <dma_add_descriptor+0x24>
		resource->descriptor = descriptor;
	} else {
		/* Looking for end of descriptor link */
		while(desc->DESCADDR.reg != 0) {
     9fe:	68da      	ldr	r2, [r3, #12]
     a00:	2a00      	cmp	r2, #0
     a02:	d003      	beq.n	a0c <dma_add_descriptor+0x1c>
			desc = (DmacDescriptor*)(desc->DESCADDR.reg);
     a04:	68db      	ldr	r3, [r3, #12]
		while(desc->DESCADDR.reg != 0) {
     a06:	68da      	ldr	r2, [r3, #12]
     a08:	2a00      	cmp	r2, #0
     a0a:	d1fb      	bne.n	a04 <dma_add_descriptor+0x14>
		}

		/* Set to the end of descriptor list */
		desc->DESCADDR.reg = (uint32_t)descriptor;
     a0c:	60d9      	str	r1, [r3, #12]
	}

	return STATUS_OK;
     a0e:	2300      	movs	r3, #0
}
     a10:	0018      	movs	r0, r3
     a12:	4770      	bx	lr
		resource->descriptor = descriptor;
     a14:	6181      	str	r1, [r0, #24]
	return STATUS_OK;
     a16:	2300      	movs	r3, #0
     a18:	e7fa      	b.n	a10 <dma_add_descriptor+0x20>
	...

00000a1c <i2c_slave_init>:
 */
enum status_code i2c_slave_init(
		struct i2c_slave_module *const module,
		Sercom *const hw,
		const struct i2c_slave_config *const config)
{
     a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a1e:	46ce      	mov	lr, r9
     a20:	4647      	mov	r7, r8
     a22:	b580      	push	{r7, lr}
     a24:	b083      	sub	sp, #12
     a26:	0005      	movs	r5, r0
     a28:	000c      	movs	r4, r1
     a2a:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     a2c:	6029      	str	r1, [r5, #0]

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	/* Check if module is enabled */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     a2e:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     a30:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     a32:	079b      	lsls	r3, r3, #30
     a34:	d504      	bpl.n	a40 <i2c_slave_init+0x24>
	/* Set SERCOM module to operate in I2C slave mode */
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);

	/* Set config and return status */
	return _i2c_slave_set_config(module, config);
}
     a36:	b003      	add	sp, #12
     a38:	bc0c      	pop	{r2, r3}
     a3a:	4690      	mov	r8, r2
     a3c:	4699      	mov	r9, r3
     a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     a40:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     a42:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     a44:	07db      	lsls	r3, r3, #31
     a46:	d4f6      	bmi.n	a36 <i2c_slave_init+0x1a>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     a48:	0008      	movs	r0, r1
     a4a:	4b4d      	ldr	r3, [pc, #308]	; (b80 <i2c_slave_init+0x164>)
     a4c:	4699      	mov	r9, r3
     a4e:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
     a50:	4a4c      	ldr	r2, [pc, #304]	; (b84 <i2c_slave_init+0x168>)
     a52:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     a54:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     a56:	2701      	movs	r7, #1
     a58:	46b8      	mov	r8, r7
     a5a:	409f      	lsls	r7, r3
     a5c:	003b      	movs	r3, r7
     a5e:	430b      	orrs	r3, r1
     a60:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     a62:	a901      	add	r1, sp, #4
     a64:	7e73      	ldrb	r3, [r6, #25]
     a66:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     a68:	300e      	adds	r0, #14
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     a6a:	b2c3      	uxtb	r3, r0
     a6c:	001f      	movs	r7, r3
     a6e:	0018      	movs	r0, r3
     a70:	4b45      	ldr	r3, [pc, #276]	; (b88 <i2c_slave_init+0x16c>)
     a72:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     a74:	0038      	movs	r0, r7
     a76:	4b45      	ldr	r3, [pc, #276]	; (b8c <i2c_slave_init+0x170>)
     a78:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     a7a:	7e70      	ldrb	r0, [r6, #25]
     a7c:	2100      	movs	r1, #0
     a7e:	4b44      	ldr	r3, [pc, #272]	; (b90 <i2c_slave_init+0x174>)
     a80:	4798      	blx	r3
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     a82:	6828      	ldr	r0, [r5, #0]
     a84:	47c8      	blx	r9
     a86:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _i2c_slave_interrupt_handler);
     a88:	4942      	ldr	r1, [pc, #264]	; (b94 <i2c_slave_init+0x178>)
     a8a:	4b43      	ldr	r3, [pc, #268]	; (b98 <i2c_slave_init+0x17c>)
     a8c:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     a8e:	00bf      	lsls	r7, r7, #2
     a90:	4b42      	ldr	r3, [pc, #264]	; (b9c <i2c_slave_init+0x180>)
     a92:	50fd      	str	r5, [r7, r3]
	module->registered_callback = 0;
     a94:	2300      	movs	r3, #0
     a96:	2224      	movs	r2, #36	; 0x24
     a98:	54ab      	strb	r3, [r5, r2]
	module->enabled_callback = 0;
     a9a:	3201      	adds	r2, #1
     a9c:	54ab      	strb	r3, [r5, r2]
	module->buffer_length = 0;
     a9e:	84eb      	strh	r3, [r5, #38]	; 0x26
	module->nack_on_address = config->enable_nack_on_address;
     aa0:	7e33      	ldrb	r3, [r6, #24]
     aa2:	726b      	strb	r3, [r5, #9]
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     aa4:	2310      	movs	r3, #16
     aa6:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     aa8:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     aaa:	8933      	ldrh	r3, [r6, #8]
     aac:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     aae:	7c33      	ldrb	r3, [r6, #16]
     ab0:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ab2:	2380      	movs	r3, #128	; 0x80
     ab4:	466a      	mov	r2, sp
     ab6:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ab8:	2300      	movs	r3, #0
     aba:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     abc:	466b      	mov	r3, sp
     abe:	4642      	mov	r2, r8
     ac0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     ac2:	2300      	movs	r3, #0
     ac4:	466a      	mov	r2, sp
     ac6:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     ac8:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     aca:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     acc:	2800      	cmp	r0, #0
     ace:	d04b      	beq.n	b68 <i2c_slave_init+0x14c>
	pin_conf.mux_position = pad0 & 0xFFFF;
     ad0:	466b      	mov	r3, sp
     ad2:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     ad4:	2302      	movs	r3, #2
     ad6:	466a      	mov	r2, sp
     ad8:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     ada:	0c00      	lsrs	r0, r0, #16
     adc:	b2c0      	uxtb	r0, r0
     ade:	4669      	mov	r1, sp
     ae0:	4b2f      	ldr	r3, [pc, #188]	; (ba0 <i2c_slave_init+0x184>)
     ae2:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     ae4:	2d00      	cmp	r5, #0
     ae6:	d044      	beq.n	b72 <i2c_slave_init+0x156>
	pin_conf.mux_position = pad1 & 0xFFFF;
     ae8:	466b      	mov	r3, sp
     aea:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     aec:	2302      	movs	r3, #2
     aee:	466a      	mov	r2, sp
     af0:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     af2:	0c2d      	lsrs	r5, r5, #16
     af4:	b2e8      	uxtb	r0, r5
     af6:	4669      	mov	r1, sp
     af8:	4b29      	ldr	r3, [pc, #164]	; (ba0 <i2c_slave_init+0x184>)
     afa:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     afc:	7eb3      	ldrb	r3, [r6, #26]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     afe:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     b00:	2b00      	cmp	r3, #0
     b02:	d104      	bne.n	b0e <i2c_slave_init+0xf2>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     b04:	4b27      	ldr	r3, [pc, #156]	; (ba4 <i2c_slave_init+0x188>)
     b06:	789b      	ldrb	r3, [r3, #2]
     b08:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     b0a:	0fdb      	lsrs	r3, r3, #31
     b0c:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     b0e:	2325      	movs	r3, #37	; 0x25
     b10:	5cf3      	ldrb	r3, [r6, r3]
     b12:	2b00      	cmp	r3, #0
     b14:	d104      	bne.n	b20 <i2c_slave_init+0x104>
     b16:	2380      	movs	r3, #128	; 0x80
     b18:	049b      	lsls	r3, r3, #18
     b1a:	6971      	ldr	r1, [r6, #20]
     b1c:	4299      	cmp	r1, r3
     b1e:	d102      	bne.n	b26 <i2c_slave_init+0x10a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     b20:	2380      	movs	r3, #128	; 0x80
     b22:	051b      	lsls	r3, r3, #20
     b24:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     b26:	6820      	ldr	r0, [r4, #0]
     b28:	6873      	ldr	r3, [r6, #4]
     b2a:	6971      	ldr	r1, [r6, #20]
     b2c:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     b2e:	2124      	movs	r1, #36	; 0x24
     b30:	5c71      	ldrb	r1, [r6, r1]
     b32:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     b34:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     b36:	2126      	movs	r1, #38	; 0x26
     b38:	5c71      	ldrb	r1, [r6, r1]
     b3a:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     b3c:	430b      	orrs	r3, r1
     b3e:	4303      	orrs	r3, r0
     b40:	4313      	orrs	r3, r2
     b42:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     b44:	8972      	ldrh	r2, [r6, #10]
     b46:	2380      	movs	r3, #128	; 0x80
     b48:	005b      	lsls	r3, r3, #1
     b4a:	4313      	orrs	r3, r2
     b4c:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     b4e:	89b3      	ldrh	r3, [r6, #12]
     b50:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     b52:	89f2      	ldrh	r2, [r6, #14]
     b54:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     b56:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     b58:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     b5a:	4313      	orrs	r3, r2
     b5c:	7c32      	ldrb	r2, [r6, #16]
     b5e:	03d2      	lsls	r2, r2, #15
     b60:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     b62:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     b64:	2000      	movs	r0, #0
     b66:	e766      	b.n	a36 <i2c_slave_init+0x1a>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     b68:	2100      	movs	r1, #0
     b6a:	0020      	movs	r0, r4
     b6c:	4b0e      	ldr	r3, [pc, #56]	; (ba8 <i2c_slave_init+0x18c>)
     b6e:	4798      	blx	r3
     b70:	e7ae      	b.n	ad0 <i2c_slave_init+0xb4>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     b72:	2101      	movs	r1, #1
     b74:	0020      	movs	r0, r4
     b76:	4b0c      	ldr	r3, [pc, #48]	; (ba8 <i2c_slave_init+0x18c>)
     b78:	4798      	blx	r3
     b7a:	0005      	movs	r5, r0
     b7c:	e7b4      	b.n	ae8 <i2c_slave_init+0xcc>
     b7e:	46c0      	nop			; (mov r8, r8)
     b80:	00000fcd 	.word	0x00000fcd
     b84:	40000400 	.word	0x40000400
     b88:	00001e95 	.word	0x00001e95
     b8c:	00001e09 	.word	0x00001e09
     b90:	00000ec1 	.word	0x00000ec1
     b94:	00000c19 	.word	0x00000c19
     b98:	00001009 	.word	0x00001009
     b9c:	200002f0 	.word	0x200002f0
     ba0:	00001f8d 	.word	0x00001f8d
     ba4:	41002000 	.word	0x41002000
     ba8:	00000f0d 	.word	0x00000f0d

00000bac <i2c_slave_register_callback>:
 */
void i2c_slave_register_callback(
		struct i2c_slave_module *const module,
		i2c_slave_callback_t callback,
		enum i2c_slave_callback callback_type)
{
     bac:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback. */
	module->callbacks[callback_type] = callback;
     bae:	1c93      	adds	r3, r2, #2
     bb0:	009b      	lsls	r3, r3, #2
     bb2:	18c3      	adds	r3, r0, r3
     bb4:	6059      	str	r1, [r3, #4]

	/* Set corresponding bit to set callback as initiated. */
	module->registered_callback |= (1 << callback_type);
     bb6:	2424      	movs	r4, #36	; 0x24
     bb8:	5d03      	ldrb	r3, [r0, r4]
     bba:	2101      	movs	r1, #1
     bbc:	4091      	lsls	r1, r2
     bbe:	430b      	orrs	r3, r1
     bc0:	b2db      	uxtb	r3, r3
     bc2:	5503      	strb	r3, [r0, r4]
}
     bc4:	bd10      	pop	{r4, pc}

00000bc6 <i2c_slave_read_packet_job>:
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
     bc6:	8d02      	ldrh	r2, [r0, #40]	; 0x28
		return STATUS_BUSY;
     bc8:	2305      	movs	r3, #5
	if (module->buffer_remaining > 0) {
     bca:	2a00      	cmp	r2, #0
     bcc:	d001      	beq.n	bd2 <i2c_slave_read_packet_job+0xc>
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	/* Read will begin when master initiates the transfer */
	return STATUS_OK;
}
     bce:	0018      	movs	r0, r3
     bd0:	4770      	bx	lr
	module->buffer           = packet->data;
     bd2:	684b      	ldr	r3, [r1, #4]
     bd4:	62c3      	str	r3, [r0, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
     bd6:	880b      	ldrh	r3, [r1, #0]
     bd8:	8503      	strh	r3, [r0, #40]	; 0x28
	module->buffer_length    = packet->data_length;
     bda:	880b      	ldrh	r3, [r1, #0]
     bdc:	84c3      	strh	r3, [r0, #38]	; 0x26
	module->status           = STATUS_BUSY;
     bde:	3205      	adds	r2, #5
     be0:	2331      	movs	r3, #49	; 0x31
     be2:	54c2      	strb	r2, [r0, r3]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     be4:	6803      	ldr	r3, [r0, #0]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
     be6:	3202      	adds	r2, #2
     be8:	759a      	strb	r2, [r3, #22]
	return STATUS_OK;
     bea:	2300      	movs	r3, #0
     bec:	e7ef      	b.n	bce <i2c_slave_read_packet_job+0x8>

00000bee <i2c_slave_write_packet_job>:
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
     bee:	8d02      	ldrh	r2, [r0, #40]	; 0x28
		return STATUS_BUSY;
     bf0:	2305      	movs	r3, #5
	if (module->buffer_remaining > 0) {
     bf2:	2a00      	cmp	r2, #0
     bf4:	d001      	beq.n	bfa <i2c_slave_write_packet_job+0xc>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	return STATUS_OK;
}
     bf6:	0018      	movs	r0, r3
     bf8:	4770      	bx	lr
	module->buffer           = packet->data;
     bfa:	684b      	ldr	r3, [r1, #4]
     bfc:	62c3      	str	r3, [r0, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
     bfe:	880b      	ldrh	r3, [r1, #0]
     c00:	8503      	strh	r3, [r0, #40]	; 0x28
	module->buffer_length    = packet->data_length;
     c02:	880b      	ldrh	r3, [r1, #0]
     c04:	84c3      	strh	r3, [r0, #38]	; 0x26
	module->status           = STATUS_BUSY;
     c06:	3205      	adds	r2, #5
     c08:	2331      	movs	r3, #49	; 0x31
     c0a:	54c2      	strb	r2, [r0, r3]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c0c:	6803      	ldr	r3, [r0, #0]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
     c0e:	3202      	adds	r2, #2
     c10:	759a      	strb	r2, [r3, #22]
	return STATUS_OK;
     c12:	2300      	movs	r3, #0
     c14:	e7ef      	b.n	bf6 <i2c_slave_write_packet_job+0x8>
	...

00000c18 <_i2c_slave_interrupt_handler>:
 *
 * \param[in] instance Sercom instance that triggered the interrupt
 */
void _i2c_slave_interrupt_handler(
		uint8_t instance)
{
     c18:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling. */
	struct i2c_slave_module *module =
     c1a:	0080      	lsls	r0, r0, #2
     c1c:	4b9b      	ldr	r3, [pc, #620]	; (e8c <_i2c_slave_interrupt_handler+0x274>)
     c1e:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_slave_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c20:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask = module->enabled_callback;
     c22:	2325      	movs	r3, #37	; 0x25
     c24:	5ce3      	ldrb	r3, [r4, r3]
	callback_mask &= module->registered_callback;
     c26:	2224      	movs	r2, #36	; 0x24
     c28:	5ca6      	ldrb	r6, [r4, r2]
     c2a:	401e      	ands	r6, r3


	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     c2c:	7e2b      	ldrb	r3, [r5, #24]
     c2e:	079b      	lsls	r3, r3, #30
     c30:	d400      	bmi.n	c34 <_i2c_slave_interrupt_handler+0x1c>
     c32:	e095      	b.n	d60 <_i2c_slave_interrupt_handler+0x148>
	/* Address match */
		/* Check if last transfer is done - repeated start */
		if (module->buffer_length != module->buffer_remaining &&
     c34:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     c36:	b29b      	uxth	r3, r3
     c38:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     c3a:	4293      	cmp	r3, r2
     c3c:	d00d      	beq.n	c5a <_i2c_slave_interrupt_handler+0x42>
				module->transfer_direction == I2C_TRANSFER_WRITE) {
     c3e:	2330      	movs	r3, #48	; 0x30
     c40:	5ce3      	ldrb	r3, [r4, r3]
		if (module->buffer_length != module->buffer_remaining &&
     c42:	2b00      	cmp	r3, #0
     c44:	d109      	bne.n	c5a <_i2c_slave_interrupt_handler+0x42>

			module->status = STATUS_OK;
     c46:	2231      	movs	r2, #49	; 0x31
     c48:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     c4a:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     c4c:	8523      	strh	r3, [r4, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
     c4e:	07b3      	lsls	r3, r6, #30
     c50:	d50b      	bpl.n	c6a <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
     c52:	6923      	ldr	r3, [r4, #16]
     c54:	0020      	movs	r0, r4
     c56:	4798      	blx	r3
     c58:	e007      	b.n	c6a <_i2c_slave_interrupt_handler+0x52>
			}
		} else if (module->buffer_length != module->buffer_remaining &&
     c5a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     c5c:	b29b      	uxth	r3, r3
     c5e:	429a      	cmp	r2, r3
     c60:	d003      	beq.n	c6a <_i2c_slave_interrupt_handler+0x52>
				module->transfer_direction == I2C_TRANSFER_READ) {
     c62:	2330      	movs	r3, #48	; 0x30
     c64:	5ce3      	ldrb	r3, [r4, r3]
		} else if (module->buffer_length != module->buffer_remaining &&
     c66:	2b01      	cmp	r3, #1
     c68:	d022      	beq.n	cb0 <_i2c_slave_interrupt_handler+0x98>
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
			}
		}

		if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     c6a:	8b6a      	ldrh	r2, [r5, #26]
     c6c:	2343      	movs	r3, #67	; 0x43
     c6e:	421a      	tst	r2, r3
     c70:	d004      	beq.n	c7c <_i2c_slave_interrupt_handler+0x64>
				SERCOM_I2CS_STATUS_COLL | SERCOM_I2CS_STATUS_LOWTOUT)) {
			/* An error occurred in last packet transfer */
			module->status = STATUS_ERR_IO;
     c72:	2210      	movs	r2, #16
     c74:	3b12      	subs	r3, #18
     c76:	54e2      	strb	r2, [r4, r3]

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER))) {
     c78:	06b3      	lsls	r3, r6, #26
     c7a:	d424      	bmi.n	cc6 <_i2c_slave_interrupt_handler+0xae>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
			}
		}
		if (module->nack_on_address) {
     c7c:	7a63      	ldrb	r3, [r4, #9]
     c7e:	2b00      	cmp	r3, #0
     c80:	d125      	bne.n	cce <_i2c_slave_interrupt_handler+0xb6>
			/* NACK address, workaround 13574 */
			_i2c_slave_set_ctrlb_ackact(module, false);
		} else if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
     c82:	8b6b      	ldrh	r3, [r5, #26]
     c84:	071b      	lsls	r3, r3, #28
     c86:	d54a      	bpl.n	d1e <_i2c_slave_interrupt_handler+0x106>
			/* Set transfer direction in module instance */
			module->transfer_direction = I2C_TRANSFER_READ;
     c88:	2201      	movs	r2, #1
     c8a:	2330      	movs	r3, #48	; 0x30
     c8c:	54e2      	strb	r2, [r4, r3]

			/* Read request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST)) {
     c8e:	0773      	lsls	r3, r6, #29
     c90:	d438      	bmi.n	d04 <_i2c_slave_interrupt_handler+0xec>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
			}

			if (module->buffer_length == 0) {
     c92:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     c94:	b29b      	uxth	r3, r3
     c96:	2b00      	cmp	r3, #0
     c98:	d138      	bne.n	d0c <_i2c_slave_interrupt_handler+0xf4>
		bool send_ack)
{
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c9a:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     c9c:	4b7c      	ldr	r3, [pc, #496]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     c9e:	4798      	blx	r3

#if (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAML21 || SAMDA1 ||  \
		SAML22 || SAMC20 || SAMC21 || SAMHA1 || SAMR30)
	/* Workaround, Following two write are atomic */
	system_interrupt_enter_critical_section();
	i2c_hw->STATUS.reg = 0;
     ca0:	2300      	movs	r3, #0
     ca2:	836b      	strh	r3, [r5, #26]

	if (send_ack == true) {
		i2c_hw->CTRLB.reg = 0;
	}
	else {
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     ca4:	2380      	movs	r3, #128	; 0x80
     ca6:	02db      	lsls	r3, r3, #11
     ca8:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     caa:	4b7a      	ldr	r3, [pc, #488]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     cac:	4798      	blx	r3
     cae:	e018      	b.n	ce2 <_i2c_slave_interrupt_handler+0xca>
			module->status = STATUS_OK;
     cb0:	2300      	movs	r3, #0
     cb2:	2231      	movs	r2, #49	; 0x31
     cb4:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     cb6:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     cb8:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
     cba:	07f3      	lsls	r3, r6, #31
     cbc:	d5d5      	bpl.n	c6a <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
     cbe:	68e3      	ldr	r3, [r4, #12]
     cc0:	0020      	movs	r0, r4
     cc2:	4798      	blx	r3
     cc4:	e7d1      	b.n	c6a <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
     cc6:	6a23      	ldr	r3, [r4, #32]
     cc8:	0020      	movs	r0, r4
     cca:	4798      	blx	r3
     ccc:	e7d6      	b.n	c7c <_i2c_slave_interrupt_handler+0x64>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     cce:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     cd0:	4b6f      	ldr	r3, [pc, #444]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     cd2:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     cd4:	2300      	movs	r3, #0
     cd6:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     cd8:	2380      	movs	r3, #128	; 0x80
     cda:	02db      	lsls	r3, r3, #11
     cdc:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     cde:	4b6d      	ldr	r3, [pc, #436]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     ce0:	4798      	blx	r3
		struct i2c_slave_module *const module)
{
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     ce2:	6823      	ldr	r3, [r4, #0]
	/*
	 * Below code instead i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
	 * CMD=0x3 clears all interrupts, so to keep the result similar
	 * PREC is cleared if it was set
	 */
	if (i2c_hw->INTFLAG.bit.PREC) {
     ce4:	7e1a      	ldrb	r2, [r3, #24]
     ce6:	07d2      	lsls	r2, r2, #31
     ce8:	d501      	bpl.n	cee <_i2c_slave_interrupt_handler+0xd6>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     cea:	2201      	movs	r2, #1
     cec:	761a      	strb	r2, [r3, #24]
	}
	i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     cee:	2202      	movs	r2, #2
     cf0:	761a      	strb	r2, [r3, #24]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     cf2:	6824      	ldr	r4, [r4, #0]
	cpu_irq_enter_critical();
     cf4:	4b66      	ldr	r3, [pc, #408]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     cf6:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     cf8:	2300      	movs	r3, #0
     cfa:	8363      	strh	r3, [r4, #26]
		i2c_hw->CTRLB.reg = 0;
     cfc:	6063      	str	r3, [r4, #4]
	cpu_irq_leave_critical();
     cfe:	4b65      	ldr	r3, [pc, #404]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     d00:	4798      	blx	r3
			} else {
				_i2c_slave_write(module);
			}
		}
	}
}
     d02:	bd70      	pop	{r4, r5, r6, pc}
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
     d04:	6963      	ldr	r3, [r4, #20]
     d06:	0020      	movs	r0, r4
     d08:	4798      	blx	r3
     d0a:	e7c2      	b.n	c92 <_i2c_slave_interrupt_handler+0x7a>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d0c:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     d0e:	4b60      	ldr	r3, [pc, #384]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     d10:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d12:	2300      	movs	r3, #0
     d14:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = 0;
     d16:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     d18:	4b5e      	ldr	r3, [pc, #376]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     d1a:	4798      	blx	r3
     d1c:	e7e1      	b.n	ce2 <_i2c_slave_interrupt_handler+0xca>
			module->transfer_direction = I2C_TRANSFER_WRITE;
     d1e:	2200      	movs	r2, #0
     d20:	2330      	movs	r3, #48	; 0x30
     d22:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)) {
     d24:	0733      	lsls	r3, r6, #28
     d26:	d40e      	bmi.n	d46 <_i2c_slave_interrupt_handler+0x12e>
			if (module->buffer_length == 0) {
     d28:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     d2a:	b29b      	uxth	r3, r3
     d2c:	2b00      	cmp	r3, #0
     d2e:	d10e      	bne.n	d4e <_i2c_slave_interrupt_handler+0x136>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d30:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     d32:	4b57      	ldr	r3, [pc, #348]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     d34:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d36:	2300      	movs	r3, #0
     d38:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     d3a:	2380      	movs	r3, #128	; 0x80
     d3c:	02db      	lsls	r3, r3, #11
     d3e:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     d40:	4b54      	ldr	r3, [pc, #336]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     d42:	4798      	blx	r3
     d44:	e7cd      	b.n	ce2 <_i2c_slave_interrupt_handler+0xca>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_REQUEST](module);
     d46:	69a3      	ldr	r3, [r4, #24]
     d48:	0020      	movs	r0, r4
     d4a:	4798      	blx	r3
     d4c:	e7ec      	b.n	d28 <_i2c_slave_interrupt_handler+0x110>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d4e:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     d50:	4b4f      	ldr	r3, [pc, #316]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     d52:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d54:	2300      	movs	r3, #0
     d56:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = 0;
     d58:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     d5a:	4b4e      	ldr	r3, [pc, #312]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     d5c:	4798      	blx	r3
     d5e:	e7c0      	b.n	ce2 <_i2c_slave_interrupt_handler+0xca>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     d60:	7e2b      	ldrb	r3, [r5, #24]
     d62:	07db      	lsls	r3, r3, #31
     d64:	d52e      	bpl.n	dc4 <_i2c_slave_interrupt_handler+0x1ac>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     d66:	2301      	movs	r3, #1
     d68:	762b      	strb	r3, [r5, #24]
		i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_PREC | SERCOM_I2CS_INTFLAG_DRDY;
     d6a:	3304      	adds	r3, #4
     d6c:	752b      	strb	r3, [r5, #20]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
     d6e:	3320      	adds	r3, #32
     d70:	5ce3      	ldrb	r3, [r4, r3]
     d72:	075b      	lsls	r3, r3, #29
     d74:	d405      	bmi.n	d82 <_i2c_slave_interrupt_handler+0x16a>
				|| (module->enabled_callback == (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)))) {
     d76:	2325      	movs	r3, #37	; 0x25
     d78:	5ce3      	ldrb	r3, [r4, r3]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
     d7a:	2b08      	cmp	r3, #8
     d7c:	d001      	beq.n	d82 <_i2c_slave_interrupt_handler+0x16a>
			i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     d7e:	2302      	movs	r3, #2
     d80:	752b      	strb	r3, [r5, #20]
		if (!(module->status == STATUS_ERR_OVERFLOW || module->status == STATUS_ERR_IO)) {
     d82:	2331      	movs	r3, #49	; 0x31
     d84:	5ce3      	ldrb	r3, [r4, r3]
     d86:	2b1e      	cmp	r3, #30
     d88:	d0bb      	beq.n	d02 <_i2c_slave_interrupt_handler+0xea>
     d8a:	2331      	movs	r3, #49	; 0x31
     d8c:	5ce3      	ldrb	r3, [r4, r3]
     d8e:	2b10      	cmp	r3, #16
     d90:	d0b7      	beq.n	d02 <_i2c_slave_interrupt_handler+0xea>
			module->status = STATUS_OK;
     d92:	2300      	movs	r3, #0
     d94:	2231      	movs	r2, #49	; 0x31
     d96:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     d98:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     d9a:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))
     d9c:	07b3      	lsls	r3, r6, #30
     d9e:	d503      	bpl.n	da8 <_i2c_slave_interrupt_handler+0x190>
					&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     da0:	2330      	movs	r3, #48	; 0x30
     da2:	5ce3      	ldrb	r3, [r4, r3]
     da4:	2b00      	cmp	r3, #0
     da6:	d009      	beq.n	dbc <_i2c_slave_interrupt_handler+0x1a4>
			} else if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))
     da8:	07f3      	lsls	r3, r6, #31
     daa:	d5aa      	bpl.n	d02 <_i2c_slave_interrupt_handler+0xea>
					&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     dac:	2330      	movs	r3, #48	; 0x30
     dae:	5ce3      	ldrb	r3, [r4, r3]
     db0:	2b01      	cmp	r3, #1
     db2:	d1a6      	bne.n	d02 <_i2c_slave_interrupt_handler+0xea>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
     db4:	68e3      	ldr	r3, [r4, #12]
     db6:	0020      	movs	r0, r4
     db8:	4798      	blx	r3
     dba:	e7a2      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
     dbc:	6923      	ldr	r3, [r4, #16]
     dbe:	0020      	movs	r0, r4
     dc0:	4798      	blx	r3
     dc2:	e79e      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     dc4:	7e2b      	ldrb	r3, [r5, #24]
     dc6:	075b      	lsls	r3, r3, #29
     dc8:	d59b      	bpl.n	d02 <_i2c_slave_interrupt_handler+0xea>
		if (module->buffer_remaining <= 0 ||
     dca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     dcc:	2b00      	cmp	r3, #0
     dce:	d01e      	beq.n	e0e <_i2c_slave_interrupt_handler+0x1f6>
				(module->transfer_direction == I2C_TRANSFER_READ &&
     dd0:	2230      	movs	r2, #48	; 0x30
     dd2:	5ca2      	ldrb	r2, [r4, r2]
		if (module->buffer_remaining <= 0 ||
     dd4:	2a01      	cmp	r2, #1
     dd6:	d013      	beq.n	e00 <_i2c_slave_interrupt_handler+0x1e8>
		} else if (module->buffer_length > 0 && module->buffer_remaining > 0) {
     dd8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     dda:	b29b      	uxth	r3, r3
     ddc:	2b00      	cmp	r3, #0
     dde:	d100      	bne.n	de2 <_i2c_slave_interrupt_handler+0x1ca>
     de0:	e78f      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     de2:	2330      	movs	r3, #48	; 0x30
     de4:	5ce3      	ldrb	r3, [r4, r3]
     de6:	2b00      	cmp	r3, #0
     de8:	d044      	beq.n	e74 <_i2c_slave_interrupt_handler+0x25c>
	i2c_hw->DATA.reg = *(module->buffer++);
     dea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     dec:	1c5a      	adds	r2, r3, #1
     dee:	62e2      	str	r2, [r4, #44]	; 0x2c
     df0:	781b      	ldrb	r3, [r3, #0]
     df2:	b2db      	uxtb	r3, r3
     df4:	2228      	movs	r2, #40	; 0x28
     df6:	54ab      	strb	r3, [r5, r2]
	module->buffer_remaining--;
     df8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     dfa:	3b01      	subs	r3, #1
     dfc:	8523      	strh	r3, [r4, #40]	; 0x28
}
     dfe:	e780      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
				(module->buffer_length > module->buffer_remaining) &&
     e00:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
     e02:	b292      	uxth	r2, r2
				(module->transfer_direction == I2C_TRANSFER_READ &&
     e04:	4293      	cmp	r3, r2
     e06:	d2e7      	bcs.n	dd8 <_i2c_slave_interrupt_handler+0x1c0>
				(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK))) {
     e08:	8b6b      	ldrh	r3, [r5, #26]
				(module->buffer_length > module->buffer_remaining) &&
     e0a:	075b      	lsls	r3, r3, #29
     e0c:	d5e4      	bpl.n	dd8 <_i2c_slave_interrupt_handler+0x1c0>
			module->buffer_remaining = 0;
     e0e:	2300      	movs	r3, #0
     e10:	8523      	strh	r3, [r4, #40]	; 0x28
			module->buffer_length = 0;
     e12:	84e3      	strh	r3, [r4, #38]	; 0x26
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e14:	3330      	adds	r3, #48	; 0x30
     e16:	5ce3      	ldrb	r3, [r4, r3]
     e18:	2b00      	cmp	r3, #0
     e1a:	d117      	bne.n	e4c <_i2c_slave_interrupt_handler+0x234>
	cpu_irq_enter_critical();
     e1c:	4b1c      	ldr	r3, [pc, #112]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     e1e:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     e20:	2300      	movs	r3, #0
     e22:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     e24:	2380      	movs	r3, #128	; 0x80
     e26:	02db      	lsls	r3, r3, #11
     e28:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     e2a:	4b1a      	ldr	r3, [pc, #104]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     e2c:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     e2e:	686a      	ldr	r2, [r5, #4]
     e30:	2380      	movs	r3, #128	; 0x80
     e32:	029b      	lsls	r3, r3, #10
     e34:	4313      	orrs	r3, r2
     e36:	606b      	str	r3, [r5, #4]
				module->status = STATUS_ERR_OVERFLOW;
     e38:	221e      	movs	r2, #30
     e3a:	2331      	movs	r3, #49	; 0x31
     e3c:	54e2      	strb	r2, [r4, r3]
				if (callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR)) {
     e3e:	06f3      	lsls	r3, r6, #27
     e40:	d400      	bmi.n	e44 <_i2c_slave_interrupt_handler+0x22c>
     e42:	e75e      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
					module->callbacks[I2C_SLAVE_CALLBACK_ERROR](module);
     e44:	69e3      	ldr	r3, [r4, #28]
     e46:	0020      	movs	r0, r4
     e48:	4798      	blx	r3
     e4a:	e75a      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
	cpu_irq_enter_critical();
     e4c:	4b10      	ldr	r3, [pc, #64]	; (e90 <_i2c_slave_interrupt_handler+0x278>)
     e4e:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     e50:	2300      	movs	r3, #0
     e52:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     e54:	2380      	movs	r3, #128	; 0x80
     e56:	02db      	lsls	r3, r3, #11
     e58:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     e5a:	4b0e      	ldr	r3, [pc, #56]	; (e94 <_i2c_slave_interrupt_handler+0x27c>)
     e5c:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     e5e:	686a      	ldr	r2, [r5, #4]
     e60:	2380      	movs	r3, #128	; 0x80
     e62:	029b      	lsls	r3, r3, #10
     e64:	4313      	orrs	r3, r2
     e66:	606b      	str	r3, [r5, #4]
				module->status = STATUS_OK;
     e68:	2331      	movs	r3, #49	; 0x31
     e6a:	2200      	movs	r2, #0
     e6c:	54e2      	strb	r2, [r4, r3]
				i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_DRDY;
     e6e:	3b2d      	subs	r3, #45	; 0x2d
     e70:	752b      	strb	r3, [r5, #20]
     e72:	e746      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
	*(module->buffer++) = i2c_hw->DATA.reg;
     e74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     e76:	1c53      	adds	r3, r2, #1
     e78:	62e3      	str	r3, [r4, #44]	; 0x2c
     e7a:	2328      	movs	r3, #40	; 0x28
     e7c:	5ceb      	ldrb	r3, [r5, r3]
     e7e:	b2db      	uxtb	r3, r3
     e80:	7013      	strb	r3, [r2, #0]
	module->buffer_remaining--;
     e82:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     e84:	3b01      	subs	r3, #1
     e86:	8523      	strh	r3, [r4, #40]	; 0x28
     e88:	e73b      	b.n	d02 <_i2c_slave_interrupt_handler+0xea>
     e8a:	46c0      	nop			; (mov r8, r8)
     e8c:	200002f0 	.word	0x200002f0
     e90:	00001801 	.word	0x00001801
     e94:	00001841 	.word	0x00001841

00000e98 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     e98:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     e9a:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e9c:	2340      	movs	r3, #64	; 0x40
     e9e:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     ea0:	4281      	cmp	r1, r0
     ea2:	d202      	bcs.n	eaa <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     ea4:	0018      	movs	r0, r3
     ea6:	bd10      	pop	{r4, pc}
		baud_calculated++;
     ea8:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     eaa:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     eac:	1c63      	adds	r3, r4, #1
     eae:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     eb0:	4288      	cmp	r0, r1
     eb2:	d9f9      	bls.n	ea8 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     eb4:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     eb6:	2cff      	cmp	r4, #255	; 0xff
     eb8:	d8f4      	bhi.n	ea4 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     eba:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     ebc:	2300      	movs	r3, #0
     ebe:	e7f1      	b.n	ea4 <_sercom_get_sync_baud_val+0xc>

00000ec0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     ec0:	b510      	push	{r4, lr}
     ec2:	b082      	sub	sp, #8
     ec4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     ec6:	4b0e      	ldr	r3, [pc, #56]	; (f00 <sercom_set_gclk_generator+0x40>)
     ec8:	781b      	ldrb	r3, [r3, #0]
     eca:	2b00      	cmp	r3, #0
     ecc:	d007      	beq.n	ede <sercom_set_gclk_generator+0x1e>
     ece:	2900      	cmp	r1, #0
     ed0:	d105      	bne.n	ede <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     ed2:	4b0b      	ldr	r3, [pc, #44]	; (f00 <sercom_set_gclk_generator+0x40>)
     ed4:	785b      	ldrb	r3, [r3, #1]
     ed6:	4283      	cmp	r3, r0
     ed8:	d010      	beq.n	efc <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     eda:	201d      	movs	r0, #29
     edc:	e00c      	b.n	ef8 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     ede:	a901      	add	r1, sp, #4
     ee0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     ee2:	200d      	movs	r0, #13
     ee4:	4b07      	ldr	r3, [pc, #28]	; (f04 <sercom_set_gclk_generator+0x44>)
     ee6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     ee8:	200d      	movs	r0, #13
     eea:	4b07      	ldr	r3, [pc, #28]	; (f08 <sercom_set_gclk_generator+0x48>)
     eec:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     eee:	4b04      	ldr	r3, [pc, #16]	; (f00 <sercom_set_gclk_generator+0x40>)
     ef0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     ef2:	2201      	movs	r2, #1
     ef4:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     ef6:	2000      	movs	r0, #0
}
     ef8:	b002      	add	sp, #8
     efa:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     efc:	2000      	movs	r0, #0
     efe:	e7fb      	b.n	ef8 <sercom_set_gclk_generator+0x38>
     f00:	200001b8 	.word	0x200001b8
     f04:	00001e95 	.word	0x00001e95
     f08:	00001e09 	.word	0x00001e09

00000f0c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     f0c:	4b20      	ldr	r3, [pc, #128]	; (f90 <_sercom_get_default_pad+0x84>)
     f0e:	4298      	cmp	r0, r3
     f10:	d017      	beq.n	f42 <_sercom_get_default_pad+0x36>
     f12:	4b20      	ldr	r3, [pc, #128]	; (f94 <_sercom_get_default_pad+0x88>)
     f14:	4298      	cmp	r0, r3
     f16:	d024      	beq.n	f62 <_sercom_get_default_pad+0x56>
     f18:	4b1f      	ldr	r3, [pc, #124]	; (f98 <_sercom_get_default_pad+0x8c>)
     f1a:	4298      	cmp	r0, r3
     f1c:	d001      	beq.n	f22 <_sercom_get_default_pad+0x16>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     f1e:	2000      	movs	r0, #0
}
     f20:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f22:	2901      	cmp	r1, #1
     f24:	d007      	beq.n	f36 <_sercom_get_default_pad+0x2a>
     f26:	2900      	cmp	r1, #0
     f28:	d02b      	beq.n	f82 <_sercom_get_default_pad+0x76>
     f2a:	2902      	cmp	r1, #2
     f2c:	d005      	beq.n	f3a <_sercom_get_default_pad+0x2e>
     f2e:	2903      	cmp	r1, #3
     f30:	d005      	beq.n	f3e <_sercom_get_default_pad+0x32>
	return 0;
     f32:	2000      	movs	r0, #0
     f34:	e7f4      	b.n	f20 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f36:	4819      	ldr	r0, [pc, #100]	; (f9c <_sercom_get_default_pad+0x90>)
     f38:	e7f2      	b.n	f20 <_sercom_get_default_pad+0x14>
     f3a:	4819      	ldr	r0, [pc, #100]	; (fa0 <_sercom_get_default_pad+0x94>)
     f3c:	e7f0      	b.n	f20 <_sercom_get_default_pad+0x14>
     f3e:	4819      	ldr	r0, [pc, #100]	; (fa4 <_sercom_get_default_pad+0x98>)
     f40:	e7ee      	b.n	f20 <_sercom_get_default_pad+0x14>
     f42:	2901      	cmp	r1, #1
     f44:	d007      	beq.n	f56 <_sercom_get_default_pad+0x4a>
     f46:	2900      	cmp	r1, #0
     f48:	d01d      	beq.n	f86 <_sercom_get_default_pad+0x7a>
     f4a:	2902      	cmp	r1, #2
     f4c:	d005      	beq.n	f5a <_sercom_get_default_pad+0x4e>
     f4e:	2903      	cmp	r1, #3
     f50:	d005      	beq.n	f5e <_sercom_get_default_pad+0x52>
	return 0;
     f52:	2000      	movs	r0, #0
     f54:	e7e4      	b.n	f20 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f56:	4814      	ldr	r0, [pc, #80]	; (fa8 <_sercom_get_default_pad+0x9c>)
     f58:	e7e2      	b.n	f20 <_sercom_get_default_pad+0x14>
     f5a:	4814      	ldr	r0, [pc, #80]	; (fac <_sercom_get_default_pad+0xa0>)
     f5c:	e7e0      	b.n	f20 <_sercom_get_default_pad+0x14>
     f5e:	4814      	ldr	r0, [pc, #80]	; (fb0 <_sercom_get_default_pad+0xa4>)
     f60:	e7de      	b.n	f20 <_sercom_get_default_pad+0x14>
     f62:	2901      	cmp	r1, #1
     f64:	d007      	beq.n	f76 <_sercom_get_default_pad+0x6a>
     f66:	2900      	cmp	r1, #0
     f68:	d00f      	beq.n	f8a <_sercom_get_default_pad+0x7e>
     f6a:	2902      	cmp	r1, #2
     f6c:	d005      	beq.n	f7a <_sercom_get_default_pad+0x6e>
     f6e:	2903      	cmp	r1, #3
     f70:	d005      	beq.n	f7e <_sercom_get_default_pad+0x72>
	return 0;
     f72:	2000      	movs	r0, #0
     f74:	e7d4      	b.n	f20 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f76:	480f      	ldr	r0, [pc, #60]	; (fb4 <_sercom_get_default_pad+0xa8>)
     f78:	e7d2      	b.n	f20 <_sercom_get_default_pad+0x14>
     f7a:	480f      	ldr	r0, [pc, #60]	; (fb8 <_sercom_get_default_pad+0xac>)
     f7c:	e7d0      	b.n	f20 <_sercom_get_default_pad+0x14>
     f7e:	480f      	ldr	r0, [pc, #60]	; (fbc <_sercom_get_default_pad+0xb0>)
     f80:	e7ce      	b.n	f20 <_sercom_get_default_pad+0x14>
     f82:	480f      	ldr	r0, [pc, #60]	; (fc0 <_sercom_get_default_pad+0xb4>)
     f84:	e7cc      	b.n	f20 <_sercom_get_default_pad+0x14>
     f86:	480f      	ldr	r0, [pc, #60]	; (fc4 <_sercom_get_default_pad+0xb8>)
     f88:	e7ca      	b.n	f20 <_sercom_get_default_pad+0x14>
     f8a:	480f      	ldr	r0, [pc, #60]	; (fc8 <_sercom_get_default_pad+0xbc>)
     f8c:	e7c8      	b.n	f20 <_sercom_get_default_pad+0x14>
     f8e:	46c0      	nop			; (mov r8, r8)
     f90:	42000c00 	.word	0x42000c00
     f94:	42001000 	.word	0x42001000
     f98:	42000800 	.word	0x42000800
     f9c:	00050003 	.word	0x00050003
     fa0:	00060003 	.word	0x00060003
     fa4:	00070003 	.word	0x00070003
     fa8:	00170002 	.word	0x00170002
     fac:	001e0003 	.word	0x001e0003
     fb0:	001f0003 	.word	0x001f0003
     fb4:	00170003 	.word	0x00170003
     fb8:	00100003 	.word	0x00100003
     fbc:	00190003 	.word	0x00190003
     fc0:	00040003 	.word	0x00040003
     fc4:	00160002 	.word	0x00160002
     fc8:	00160003 	.word	0x00160003

00000fcc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     fcc:	b530      	push	{r4, r5, lr}
     fce:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     fd0:	aa01      	add	r2, sp, #4
     fd2:	4b0b      	ldr	r3, [pc, #44]	; (1000 <_sercom_get_sercom_inst_index+0x34>)
     fd4:	cb32      	ldmia	r3!, {r1, r4, r5}
     fd6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     fd8:	0003      	movs	r3, r0
     fda:	9a01      	ldr	r2, [sp, #4]
     fdc:	4282      	cmp	r2, r0
     fde:	d00c      	beq.n	ffa <_sercom_get_sercom_inst_index+0x2e>
     fe0:	9a02      	ldr	r2, [sp, #8]
     fe2:	4282      	cmp	r2, r0
     fe4:	d007      	beq.n	ff6 <_sercom_get_sercom_inst_index+0x2a>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     fe6:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     fe8:	9a03      	ldr	r2, [sp, #12]
     fea:	429a      	cmp	r2, r3
     fec:	d001      	beq.n	ff2 <_sercom_get_sercom_inst_index+0x26>
}
     fee:	b005      	add	sp, #20
     ff0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     ff2:	3002      	adds	r0, #2
     ff4:	e002      	b.n	ffc <_sercom_get_sercom_inst_index+0x30>
     ff6:	2001      	movs	r0, #1
     ff8:	e000      	b.n	ffc <_sercom_get_sercom_inst_index+0x30>
     ffa:	2000      	movs	r0, #0
			return i;
     ffc:	b2c0      	uxtb	r0, r0
     ffe:	e7f6      	b.n	fee <_sercom_get_sercom_inst_index+0x22>
    1000:	000033ec 	.word	0x000033ec

00001004 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1004:	4770      	bx	lr
	...

00001008 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1008:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    100a:	4b0a      	ldr	r3, [pc, #40]	; (1034 <_sercom_set_handler+0x2c>)
    100c:	781b      	ldrb	r3, [r3, #0]
    100e:	2b00      	cmp	r3, #0
    1010:	d10c      	bne.n	102c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1012:	4c09      	ldr	r4, [pc, #36]	; (1038 <_sercom_set_handler+0x30>)
    1014:	4d09      	ldr	r5, [pc, #36]	; (103c <_sercom_set_handler+0x34>)
    1016:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1018:	4b09      	ldr	r3, [pc, #36]	; (1040 <_sercom_set_handler+0x38>)
    101a:	2200      	movs	r2, #0
    101c:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    101e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1020:	605a      	str	r2, [r3, #4]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1022:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1024:	609a      	str	r2, [r3, #8]
		}

		_handler_table_initialized = true;
    1026:	3201      	adds	r2, #1
    1028:	4b02      	ldr	r3, [pc, #8]	; (1034 <_sercom_set_handler+0x2c>)
    102a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    102c:	0080      	lsls	r0, r0, #2
    102e:	4b02      	ldr	r3, [pc, #8]	; (1038 <_sercom_set_handler+0x30>)
    1030:	50c1      	str	r1, [r0, r3]
}
    1032:	bd30      	pop	{r4, r5, pc}
    1034:	200001ba 	.word	0x200001ba
    1038:	200001bc 	.word	0x200001bc
    103c:	00001005 	.word	0x00001005
    1040:	200002f0 	.word	0x200002f0

00001044 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1044:	b510      	push	{r4, lr}
    1046:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1048:	ac01      	add	r4, sp, #4
    104a:	2309      	movs	r3, #9
    104c:	7023      	strb	r3, [r4, #0]
    104e:	3301      	adds	r3, #1
    1050:	7063      	strb	r3, [r4, #1]
    1052:	3301      	adds	r3, #1
    1054:	70a3      	strb	r3, [r4, #2]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1056:	4b02      	ldr	r3, [pc, #8]	; (1060 <_sercom_get_interrupt_vector+0x1c>)
    1058:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    105a:	5620      	ldrsb	r0, [r4, r0]
}
    105c:	b002      	add	sp, #8
    105e:	bd10      	pop	{r4, pc}
    1060:	00000fcd 	.word	0x00000fcd

00001064 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1064:	b510      	push	{r4, lr}
    1066:	4b02      	ldr	r3, [pc, #8]	; (1070 <SERCOM0_Handler+0xc>)
    1068:	681b      	ldr	r3, [r3, #0]
    106a:	2000      	movs	r0, #0
    106c:	4798      	blx	r3
    106e:	bd10      	pop	{r4, pc}
    1070:	200001bc 	.word	0x200001bc

00001074 <SERCOM1_Handler>:
    1074:	b510      	push	{r4, lr}
    1076:	4b02      	ldr	r3, [pc, #8]	; (1080 <SERCOM1_Handler+0xc>)
    1078:	685b      	ldr	r3, [r3, #4]
    107a:	2001      	movs	r0, #1
    107c:	4798      	blx	r3
    107e:	bd10      	pop	{r4, pc}
    1080:	200001bc 	.word	0x200001bc

00001084 <SERCOM2_Handler>:
    1084:	b510      	push	{r4, lr}
    1086:	4b02      	ldr	r3, [pc, #8]	; (1090 <SERCOM2_Handler+0xc>)
    1088:	689b      	ldr	r3, [r3, #8]
    108a:	2002      	movs	r0, #2
    108c:	4798      	blx	r3
    108e:	bd10      	pop	{r4, pc}
    1090:	200001bc 	.word	0x200001bc

00001094 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1094:	b5f0      	push	{r4, r5, r6, r7, lr}
    1096:	b08b      	sub	sp, #44	; 0x2c
    1098:	0005      	movs	r5, r0
    109a:	000c      	movs	r4, r1
    109c:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    109e:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    10a0:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    10a2:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    10a4:	079b      	lsls	r3, r3, #30
    10a6:	d501      	bpl.n	10ac <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    10a8:	b00b      	add	sp, #44	; 0x2c
    10aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    10ac:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    10ae:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    10b0:	07db      	lsls	r3, r3, #31
    10b2:	d4f9      	bmi.n	10a8 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    10b4:	0008      	movs	r0, r1
    10b6:	4b6f      	ldr	r3, [pc, #444]	; (1274 <spi_init+0x1e0>)
    10b8:	4798      	blx	r3
    10ba:	4a6f      	ldr	r2, [pc, #444]	; (1278 <spi_init+0x1e4>)
    10bc:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    10be:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    10c0:	2301      	movs	r3, #1
    10c2:	40bb      	lsls	r3, r7
    10c4:	430b      	orrs	r3, r1
    10c6:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    10c8:	a909      	add	r1, sp, #36	; 0x24
    10ca:	2724      	movs	r7, #36	; 0x24
    10cc:	5df3      	ldrb	r3, [r6, r7]
    10ce:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    10d0:	300e      	adds	r0, #14
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    10d2:	b2c3      	uxtb	r3, r0
    10d4:	9301      	str	r3, [sp, #4]
    10d6:	0018      	movs	r0, r3
    10d8:	4b68      	ldr	r3, [pc, #416]	; (127c <spi_init+0x1e8>)
    10da:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    10dc:	9801      	ldr	r0, [sp, #4]
    10de:	4b68      	ldr	r3, [pc, #416]	; (1280 <spi_init+0x1ec>)
    10e0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    10e2:	5df0      	ldrb	r0, [r6, r7]
    10e4:	2100      	movs	r1, #0
    10e6:	4b67      	ldr	r3, [pc, #412]	; (1284 <spi_init+0x1f0>)
    10e8:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    10ea:	7833      	ldrb	r3, [r6, #0]
    10ec:	2b01      	cmp	r3, #1
    10ee:	d03f      	beq.n	1170 <spi_init+0xdc>
	if (config->mode == SPI_MODE_SLAVE) {
    10f0:	7833      	ldrb	r3, [r6, #0]
    10f2:	2b00      	cmp	r3, #0
    10f4:	d103      	bne.n	10fe <spi_init+0x6a>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    10f6:	6823      	ldr	r3, [r4, #0]
    10f8:	2208      	movs	r2, #8
    10fa:	4313      	orrs	r3, r2
    10fc:	6023      	str	r3, [r4, #0]
    10fe:	002b      	movs	r3, r5
    1100:	330c      	adds	r3, #12
    1102:	0029      	movs	r1, r5
    1104:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    1106:	2200      	movs	r2, #0
    1108:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    110a:	428b      	cmp	r3, r1
    110c:	d1fc      	bne.n	1108 <spi_init+0x74>
	module->tx_buffer_ptr              = NULL;
    110e:	2300      	movs	r3, #0
    1110:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1112:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1114:	2400      	movs	r4, #0
    1116:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1118:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    111a:	3336      	adds	r3, #54	; 0x36
    111c:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    111e:	3301      	adds	r3, #1
    1120:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1122:	3301      	adds	r3, #1
    1124:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1126:	3b35      	subs	r3, #53	; 0x35
    1128:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    112a:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    112c:	6828      	ldr	r0, [r5, #0]
    112e:	4b51      	ldr	r3, [pc, #324]	; (1274 <spi_init+0x1e0>)
    1130:	4798      	blx	r3
    1132:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1134:	4954      	ldr	r1, [pc, #336]	; (1288 <spi_init+0x1f4>)
    1136:	4b55      	ldr	r3, [pc, #340]	; (128c <spi_init+0x1f8>)
    1138:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    113a:	00bf      	lsls	r7, r7, #2
    113c:	4b54      	ldr	r3, [pc, #336]	; (1290 <spi_init+0x1fc>)
    113e:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    1140:	682f      	ldr	r7, [r5, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1142:	ab04      	add	r3, sp, #16
    1144:	2280      	movs	r2, #128	; 0x80
    1146:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1148:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    114a:	3a7f      	subs	r2, #127	; 0x7f
    114c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    114e:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1150:	7833      	ldrb	r3, [r6, #0]
    1152:	2b00      	cmp	r3, #0
    1154:	d102      	bne.n	115c <spi_init+0xc8>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1156:	2200      	movs	r2, #0
    1158:	ab04      	add	r3, sp, #16
    115a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    115c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    115e:	9305      	str	r3, [sp, #20]
    1160:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1162:	9306      	str	r3, [sp, #24]
    1164:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1166:	9307      	str	r3, [sp, #28]
    1168:	6b73      	ldr	r3, [r6, #52]	; 0x34
    116a:	9308      	str	r3, [sp, #32]
    116c:	2400      	movs	r4, #0
    116e:	e00b      	b.n	1188 <spi_init+0xf4>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1170:	6823      	ldr	r3, [r4, #0]
    1172:	220c      	movs	r2, #12
    1174:	4313      	orrs	r3, r2
    1176:	6023      	str	r3, [r4, #0]
    1178:	e7ba      	b.n	10f0 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    117a:	0038      	movs	r0, r7
    117c:	4b45      	ldr	r3, [pc, #276]	; (1294 <spi_init+0x200>)
    117e:	4798      	blx	r3
    1180:	e00a      	b.n	1198 <spi_init+0x104>
    1182:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1184:	2c04      	cmp	r4, #4
    1186:	d010      	beq.n	11aa <spi_init+0x116>
    1188:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    118a:	00a3      	lsls	r3, r4, #2
    118c:	aa02      	add	r2, sp, #8
    118e:	200c      	movs	r0, #12
    1190:	1812      	adds	r2, r2, r0
    1192:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    1194:	2800      	cmp	r0, #0
    1196:	d0f0      	beq.n	117a <spi_init+0xe6>
		if (current_pinmux != PINMUX_UNUSED) {
    1198:	1c43      	adds	r3, r0, #1
    119a:	d0f2      	beq.n	1182 <spi_init+0xee>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    119c:	a904      	add	r1, sp, #16
    119e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    11a0:	0c00      	lsrs	r0, r0, #16
    11a2:	b2c0      	uxtb	r0, r0
    11a4:	4b3c      	ldr	r3, [pc, #240]	; (1298 <spi_init+0x204>)
    11a6:	4798      	blx	r3
    11a8:	e7eb      	b.n	1182 <spi_init+0xee>
	module->mode             = config->mode;
    11aa:	7833      	ldrb	r3, [r6, #0]
    11ac:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    11ae:	7c33      	ldrb	r3, [r6, #16]
    11b0:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    11b2:	7cb3      	ldrb	r3, [r6, #18]
    11b4:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    11b6:	7d33      	ldrb	r3, [r6, #20]
    11b8:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    11ba:	2200      	movs	r2, #0
    11bc:	ab02      	add	r3, sp, #8
    11be:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    11c0:	7833      	ldrb	r3, [r6, #0]
    11c2:	2b01      	cmp	r3, #1
    11c4:	d012      	beq.n	11ec <spi_init+0x158>
	if (config->mode == SPI_MODE_SLAVE) {
    11c6:	7833      	ldrb	r3, [r6, #0]
    11c8:	2b00      	cmp	r3, #0
    11ca:	d126      	bne.n	121a <spi_init+0x186>
		ctrla = config->mode_specific.slave.frame_format;
    11cc:	69b0      	ldr	r0, [r6, #24]
		ctrlb = config->mode_specific.slave.address_mode;
    11ce:	8bb2      	ldrh	r2, [r6, #28]
		spi_module->ADDR.reg |=
    11d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    11d2:	7ff1      	ldrb	r1, [r6, #31]
    11d4:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    11d6:	7fb4      	ldrb	r4, [r6, #30]
    11d8:	4321      	orrs	r1, r4
		spi_module->ADDR.reg |=
    11da:	4319      	orrs	r1, r3
    11dc:	6279      	str	r1, [r7, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
    11de:	2320      	movs	r3, #32
    11e0:	5cf3      	ldrb	r3, [r6, r3]
    11e2:	2b00      	cmp	r3, #0
    11e4:	d01b      	beq.n	121e <spi_init+0x18a>
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    11e6:	2340      	movs	r3, #64	; 0x40
    11e8:	431a      	orrs	r2, r3
    11ea:	e018      	b.n	121e <spi_init+0x18a>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    11ec:	6828      	ldr	r0, [r5, #0]
    11ee:	4b21      	ldr	r3, [pc, #132]	; (1274 <spi_init+0x1e0>)
    11f0:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    11f2:	300e      	adds	r0, #14
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    11f4:	b2c0      	uxtb	r0, r0
    11f6:	4b29      	ldr	r3, [pc, #164]	; (129c <spi_init+0x208>)
    11f8:	4798      	blx	r3
    11fa:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    11fc:	ab02      	add	r3, sp, #8
    11fe:	1d9a      	adds	r2, r3, #6
    1200:	69b0      	ldr	r0, [r6, #24]
    1202:	4b27      	ldr	r3, [pc, #156]	; (12a0 <spi_init+0x20c>)
    1204:	4798      	blx	r3
    1206:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1208:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    120a:	2b00      	cmp	r3, #0
    120c:	d000      	beq.n	1210 <spi_init+0x17c>
    120e:	e74b      	b.n	10a8 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    1210:	ab02      	add	r3, sp, #8
    1212:	3306      	adds	r3, #6
    1214:	781b      	ldrb	r3, [r3, #0]
    1216:	733b      	strb	r3, [r7, #12]
    1218:	e7d5      	b.n	11c6 <spi_init+0x132>
	uint32_t ctrlb = 0;
    121a:	2200      	movs	r2, #0
	uint32_t ctrla = 0;
    121c:	2000      	movs	r0, #0
	ctrla |= config->mux_setting;
    121e:	6873      	ldr	r3, [r6, #4]
    1220:	68b1      	ldr	r1, [r6, #8]
    1222:	430b      	orrs	r3, r1
    1224:	68f1      	ldr	r1, [r6, #12]
    1226:	430b      	orrs	r3, r1
    1228:	4303      	orrs	r3, r0
	ctrlb |= config->character_size;
    122a:	7c31      	ldrb	r1, [r6, #16]
    122c:	430a      	orrs	r2, r1
	if (config->run_in_standby || system_is_debugger_present()) {
    122e:	7c71      	ldrb	r1, [r6, #17]
    1230:	2900      	cmp	r1, #0
    1232:	d103      	bne.n	123c <spi_init+0x1a8>
    1234:	491b      	ldr	r1, [pc, #108]	; (12a4 <spi_init+0x210>)
    1236:	7889      	ldrb	r1, [r1, #2]
    1238:	0789      	lsls	r1, r1, #30
    123a:	d501      	bpl.n	1240 <spi_init+0x1ac>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    123c:	2180      	movs	r1, #128	; 0x80
    123e:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1240:	7cb1      	ldrb	r1, [r6, #18]
    1242:	2900      	cmp	r1, #0
    1244:	d002      	beq.n	124c <spi_init+0x1b8>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1246:	2180      	movs	r1, #128	; 0x80
    1248:	0289      	lsls	r1, r1, #10
    124a:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    124c:	7cf1      	ldrb	r1, [r6, #19]
    124e:	2900      	cmp	r1, #0
    1250:	d002      	beq.n	1258 <spi_init+0x1c4>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1252:	2180      	movs	r1, #128	; 0x80
    1254:	0089      	lsls	r1, r1, #2
    1256:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    1258:	7d31      	ldrb	r1, [r6, #20]
    125a:	2900      	cmp	r1, #0
    125c:	d002      	beq.n	1264 <spi_init+0x1d0>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    125e:	2180      	movs	r1, #128	; 0x80
    1260:	0189      	lsls	r1, r1, #6
    1262:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
    1264:	6839      	ldr	r1, [r7, #0]
    1266:	430b      	orrs	r3, r1
    1268:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    126a:	687b      	ldr	r3, [r7, #4]
    126c:	431a      	orrs	r2, r3
    126e:	607a      	str	r2, [r7, #4]
	return STATUS_OK;
    1270:	2000      	movs	r0, #0
    1272:	e719      	b.n	10a8 <spi_init+0x14>
    1274:	00000fcd 	.word	0x00000fcd
    1278:	40000400 	.word	0x40000400
    127c:	00001e95 	.word	0x00001e95
    1280:	00001e09 	.word	0x00001e09
    1284:	00000ec1 	.word	0x00000ec1
    1288:	000012a9 	.word	0x000012a9
    128c:	00001009 	.word	0x00001009
    1290:	200002f0 	.word	0x200002f0
    1294:	00000f0d 	.word	0x00000f0d
    1298:	00001f8d 	.word	0x00001f8d
    129c:	00001eb1 	.word	0x00001eb1
    12a0:	00000e99 	.word	0x00000e99
    12a4:	41002000 	.word	0x41002000

000012a8 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    12a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    12aa:	0080      	lsls	r0, r0, #2
    12ac:	4b85      	ldr	r3, [pc, #532]	; (14c4 <_spi_interrupt_handler+0x21c>)
    12ae:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    12b0:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    12b2:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    12b4:	5ce3      	ldrb	r3, [r4, r3]
    12b6:	2236      	movs	r2, #54	; 0x36
    12b8:	5ca7      	ldrb	r7, [r4, r2]
    12ba:	401f      	ands	r7, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    12bc:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    12be:	7db5      	ldrb	r5, [r6, #22]
    12c0:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    12c2:	07eb      	lsls	r3, r5, #31
    12c4:	d52e      	bpl.n	1324 <_spi_interrupt_handler+0x7c>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    12c6:	7963      	ldrb	r3, [r4, #5]
    12c8:	2b01      	cmp	r3, #1
    12ca:	d025      	beq.n	1318 <_spi_interrupt_handler+0x70>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    12cc:	2b00      	cmp	r3, #0
    12ce:	d129      	bne.n	1324 <_spi_interrupt_handler+0x7c>
			(module->dir != SPI_DIRECTION_READ))
    12d0:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
    12d2:	2b00      	cmp	r3, #0
    12d4:	d026      	beq.n	1324 <_spi_interrupt_handler+0x7c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    12d6:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    12d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    12da:	7813      	ldrb	r3, [r2, #0]
    12dc:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    12de:	1c50      	adds	r0, r2, #1
    12e0:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    12e2:	79a0      	ldrb	r0, [r4, #6]
    12e4:	2801      	cmp	r0, #1
    12e6:	d100      	bne.n	12ea <_spi_interrupt_handler+0x42>
    12e8:	e069      	b.n	13be <_spi_interrupt_handler+0x116>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    12ea:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    12ec:	05db      	lsls	r3, r3, #23
    12ee:	0ddb      	lsrs	r3, r3, #23
    12f0:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    12f2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    12f4:	3b01      	subs	r3, #1
    12f6:	b29b      	uxth	r3, r3
    12f8:	86a3      	strh	r3, [r4, #52]	; 0x34
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    12fa:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    12fc:	b29b      	uxth	r3, r3
    12fe:	2b00      	cmp	r3, #0
    1300:	d110      	bne.n	1324 <_spi_interrupt_handler+0x7c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1302:	3301      	adds	r3, #1
    1304:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    1306:	7a63      	ldrb	r3, [r4, #9]
    1308:	2b01      	cmp	r3, #1
    130a:	d10b      	bne.n	1324 <_spi_interrupt_handler+0x7c>
    130c:	79e3      	ldrb	r3, [r4, #7]
    130e:	2b00      	cmp	r3, #0
    1310:	d108      	bne.n	1324 <_spi_interrupt_handler+0x7c>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1312:	3302      	adds	r3, #2
    1314:	75b3      	strb	r3, [r6, #22]
    1316:	e005      	b.n	1324 <_spi_interrupt_handler+0x7c>
			(module->dir == SPI_DIRECTION_READ)) {
    1318:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    131a:	2b00      	cmp	r3, #0
    131c:	d03e      	beq.n	139c <_spi_interrupt_handler+0xf4>
			(module->dir != SPI_DIRECTION_READ))
    131e:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    1320:	2b00      	cmp	r3, #0
    1322:	d1d8      	bne.n	12d6 <_spi_interrupt_handler+0x2e>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    1324:	076b      	lsls	r3, r5, #29
    1326:	d511      	bpl.n	134c <_spi_interrupt_handler+0xa4>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1328:	8b73      	ldrh	r3, [r6, #26]
    132a:	075b      	lsls	r3, r3, #29
    132c:	d551      	bpl.n	13d2 <_spi_interrupt_handler+0x12a>
			if (module->dir != SPI_DIRECTION_WRITE) {
    132e:	7a63      	ldrb	r3, [r4, #9]
    1330:	2b01      	cmp	r3, #1
    1332:	d008      	beq.n	1346 <_spi_interrupt_handler+0x9e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1334:	221e      	movs	r2, #30
    1336:	2338      	movs	r3, #56	; 0x38
    1338:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    133a:	3b35      	subs	r3, #53	; 0x35
    133c:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    133e:	3302      	adds	r3, #2
    1340:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    1342:	073b      	lsls	r3, r7, #28
    1344:	d441      	bmi.n	13ca <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1346:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1348:	2304      	movs	r3, #4
    134a:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    134c:	07ab      	lsls	r3, r5, #30
    134e:	d515      	bpl.n	137c <_spi_interrupt_handler+0xd4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    1350:	7963      	ldrb	r3, [r4, #5]
    1352:	2b00      	cmp	r3, #0
    1354:	d10e      	bne.n	1374 <_spi_interrupt_handler+0xcc>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    1356:	3307      	adds	r3, #7
    1358:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    135a:	3b05      	subs	r3, #5
    135c:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    135e:	3301      	adds	r3, #1
    1360:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    1362:	2300      	movs	r3, #0
    1364:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    1366:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    1368:	3338      	adds	r3, #56	; 0x38
    136a:	2200      	movs	r2, #0
    136c:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    136e:	06fb      	lsls	r3, r7, #27
    1370:	d500      	bpl.n	1374 <_spi_interrupt_handler+0xcc>
    1372:	e07f      	b.n	1474 <_spi_interrupt_handler+0x1cc>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1374:	7963      	ldrb	r3, [r4, #5]
    1376:	2b01      	cmp	r3, #1
    1378:	d100      	bne.n	137c <_spi_interrupt_handler+0xd4>
    137a:	e07f      	b.n	147c <_spi_interrupt_handler+0x1d4>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    137c:	072b      	lsls	r3, r5, #28
    137e:	d508      	bpl.n	1392 <_spi_interrupt_handler+0xea>
			if (module->mode == SPI_MODE_SLAVE) {
    1380:	7963      	ldrb	r3, [r4, #5]
    1382:	2b00      	cmp	r3, #0
    1384:	d105      	bne.n	1392 <_spi_interrupt_handler+0xea>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    1386:	3308      	adds	r3, #8
    1388:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    138a:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    138c:	06bb      	lsls	r3, r7, #26
    138e:	d500      	bpl.n	1392 <_spi_interrupt_handler+0xea>
    1390:	e08a      	b.n	14a8 <_spi_interrupt_handler+0x200>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    1392:	b26d      	sxtb	r5, r5
    1394:	2d00      	cmp	r5, #0
    1396:	da00      	bge.n	139a <_spi_interrupt_handler+0xf2>
    1398:	e08a      	b.n	14b0 <_spi_interrupt_handler+0x208>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    139a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	spi_hw->DATA.reg = dummy_write;
    139c:	4b4a      	ldr	r3, [pc, #296]	; (14c8 <_spi_interrupt_handler+0x220>)
    139e:	881b      	ldrh	r3, [r3, #0]
    13a0:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    13a2:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    13a4:	3b01      	subs	r3, #1
    13a6:	b29b      	uxth	r3, r3
    13a8:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    13aa:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    13ac:	b29b      	uxth	r3, r3
    13ae:	2b00      	cmp	r3, #0
    13b0:	d101      	bne.n	13b6 <_spi_interrupt_handler+0x10e>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    13b2:	3301      	adds	r3, #1
    13b4:	7533      	strb	r3, [r6, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
    13b6:	7963      	ldrb	r3, [r4, #5]
		if (0
    13b8:	2b01      	cmp	r3, #1
    13ba:	d0b0      	beq.n	131e <_spi_interrupt_handler+0x76>
    13bc:	e786      	b.n	12cc <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    13be:	7850      	ldrb	r0, [r2, #1]
    13c0:	0200      	lsls	r0, r0, #8
    13c2:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    13c4:	3202      	adds	r2, #2
    13c6:	62e2      	str	r2, [r4, #44]	; 0x2c
    13c8:	e790      	b.n	12ec <_spi_interrupt_handler+0x44>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    13ca:	0020      	movs	r0, r4
    13cc:	69a3      	ldr	r3, [r4, #24]
    13ce:	4798      	blx	r3
    13d0:	e7b9      	b.n	1346 <_spi_interrupt_handler+0x9e>
			if (module->dir == SPI_DIRECTION_WRITE) {
    13d2:	7a63      	ldrb	r3, [r4, #9]
    13d4:	2b01      	cmp	r3, #1
    13d6:	d027      	beq.n	1428 <_spi_interrupt_handler+0x180>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    13d8:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    13da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    13dc:	05db      	lsls	r3, r3, #23
    13de:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    13e0:	b2da      	uxtb	r2, r3
    13e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    13e4:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    13e6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    13e8:	1c51      	adds	r1, r2, #1
    13ea:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    13ec:	79a1      	ldrb	r1, [r4, #6]
    13ee:	2901      	cmp	r1, #1
    13f0:	d033      	beq.n	145a <_spi_interrupt_handler+0x1b2>
	module->remaining_rx_buffer_length--;
    13f2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    13f4:	3b01      	subs	r3, #1
    13f6:	b29b      	uxth	r3, r3
    13f8:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    13fa:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    13fc:	b29b      	uxth	r3, r3
    13fe:	2b00      	cmp	r3, #0
    1400:	d1a4      	bne.n	134c <_spi_interrupt_handler+0xa4>
					module->status = STATUS_OK;
    1402:	2200      	movs	r2, #0
    1404:	3338      	adds	r3, #56	; 0x38
    1406:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1408:	3b34      	subs	r3, #52	; 0x34
    140a:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    140c:	7a63      	ldrb	r3, [r4, #9]
    140e:	2b02      	cmp	r3, #2
    1410:	d029      	beq.n	1466 <_spi_interrupt_handler+0x1be>
					} else if (module->dir == SPI_DIRECTION_READ) {
    1412:	7a63      	ldrb	r3, [r4, #9]
    1414:	2b00      	cmp	r3, #0
    1416:	d000      	beq.n	141a <_spi_interrupt_handler+0x172>
    1418:	e798      	b.n	134c <_spi_interrupt_handler+0xa4>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    141a:	07bb      	lsls	r3, r7, #30
    141c:	d400      	bmi.n	1420 <_spi_interrupt_handler+0x178>
    141e:	e795      	b.n	134c <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    1420:	0020      	movs	r0, r4
    1422:	6923      	ldr	r3, [r4, #16]
    1424:	4798      	blx	r3
    1426:	e791      	b.n	134c <_spi_interrupt_handler+0xa4>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1428:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    142a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    142c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    142e:	3b01      	subs	r3, #1
    1430:	b29b      	uxth	r3, r3
    1432:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    1434:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1436:	b29b      	uxth	r3, r3
    1438:	2b00      	cmp	r3, #0
    143a:	d000      	beq.n	143e <_spi_interrupt_handler+0x196>
    143c:	e786      	b.n	134c <_spi_interrupt_handler+0xa4>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    143e:	3304      	adds	r3, #4
    1440:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    1442:	2200      	movs	r2, #0
    1444:	3334      	adds	r3, #52	; 0x34
    1446:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    1448:	3b35      	subs	r3, #53	; 0x35
    144a:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    144c:	07fb      	lsls	r3, r7, #31
    144e:	d400      	bmi.n	1452 <_spi_interrupt_handler+0x1aa>
    1450:	e77c      	b.n	134c <_spi_interrupt_handler+0xa4>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1452:	0020      	movs	r0, r4
    1454:	68e3      	ldr	r3, [r4, #12]
    1456:	4798      	blx	r3
    1458:	e778      	b.n	134c <_spi_interrupt_handler+0xa4>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    145a:	0a1b      	lsrs	r3, r3, #8
    145c:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    145e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1460:	3301      	adds	r3, #1
    1462:	62a3      	str	r3, [r4, #40]	; 0x28
    1464:	e7c5      	b.n	13f2 <_spi_interrupt_handler+0x14a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1466:	077b      	lsls	r3, r7, #29
    1468:	d400      	bmi.n	146c <_spi_interrupt_handler+0x1c4>
    146a:	e76f      	b.n	134c <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    146c:	0020      	movs	r0, r4
    146e:	6963      	ldr	r3, [r4, #20]
    1470:	4798      	blx	r3
    1472:	e76b      	b.n	134c <_spi_interrupt_handler+0xa4>
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    1474:	0020      	movs	r0, r4
    1476:	69e3      	ldr	r3, [r4, #28]
    1478:	4798      	blx	r3
    147a:	e77b      	b.n	1374 <_spi_interrupt_handler+0xcc>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    147c:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    147e:	2b01      	cmp	r3, #1
    1480:	d000      	beq.n	1484 <_spi_interrupt_handler+0x1dc>
    1482:	e786      	b.n	1392 <_spi_interrupt_handler+0xea>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1484:	79e3      	ldrb	r3, [r4, #7]
    1486:	2b00      	cmp	r3, #0
    1488:	d000      	beq.n	148c <_spi_interrupt_handler+0x1e4>
    148a:	e782      	b.n	1392 <_spi_interrupt_handler+0xea>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    148c:	3302      	adds	r3, #2
    148e:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    1490:	3301      	adds	r3, #1
    1492:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    1494:	2200      	movs	r2, #0
    1496:	3335      	adds	r3, #53	; 0x35
    1498:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    149a:	07fb      	lsls	r3, r7, #31
    149c:	d400      	bmi.n	14a0 <_spi_interrupt_handler+0x1f8>
    149e:	e76d      	b.n	137c <_spi_interrupt_handler+0xd4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    14a0:	0020      	movs	r0, r4
    14a2:	68e3      	ldr	r3, [r4, #12]
    14a4:	4798      	blx	r3
    14a6:	e769      	b.n	137c <_spi_interrupt_handler+0xd4>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    14a8:	0020      	movs	r0, r4
    14aa:	6a23      	ldr	r3, [r4, #32]
    14ac:	4798      	blx	r3
    14ae:	e770      	b.n	1392 <_spi_interrupt_handler+0xea>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    14b0:	2380      	movs	r3, #128	; 0x80
    14b2:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    14b4:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    14b6:	067b      	lsls	r3, r7, #25
    14b8:	d400      	bmi.n	14bc <_spi_interrupt_handler+0x214>
    14ba:	e76e      	b.n	139a <_spi_interrupt_handler+0xf2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    14bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    14be:	0020      	movs	r0, r4
    14c0:	4798      	blx	r3
}
    14c2:	e76a      	b.n	139a <_spi_interrupt_handler+0xf2>
    14c4:	200002f0 	.word	0x200002f0
    14c8:	200002fc 	.word	0x200002fc

000014cc <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    14cc:	4b06      	ldr	r3, [pc, #24]	; (14e8 <_tc_get_inst_index+0x1c>)
    14ce:	4298      	cmp	r0, r3
    14d0:	d008      	beq.n	14e4 <_tc_get_inst_index+0x18>
    14d2:	4a06      	ldr	r2, [pc, #24]	; (14ec <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    14d4:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    14d6:	4290      	cmp	r0, r2
    14d8:	d001      	beq.n	14de <_tc_get_inst_index+0x12>
}
    14da:	0018      	movs	r0, r3
    14dc:	4770      	bx	lr
    14de:	3301      	adds	r3, #1
			return i;
    14e0:	b2db      	uxtb	r3, r3
    14e2:	e7fa      	b.n	14da <_tc_get_inst_index+0xe>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    14e4:	2300      	movs	r3, #0
    14e6:	e7fb      	b.n	14e0 <_tc_get_inst_index+0x14>
    14e8:	42001800 	.word	0x42001800
    14ec:	42001c00 	.word	0x42001c00

000014f0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    14f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    14f2:	b085      	sub	sp, #20
    14f4:	0004      	movs	r4, r0
    14f6:	000d      	movs	r5, r1
    14f8:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    14fa:	0008      	movs	r0, r1
    14fc:	4b82      	ldr	r3, [pc, #520]	; (1708 <tc_init+0x218>)
    14fe:	4798      	blx	r3
    1500:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1502:	ab03      	add	r3, sp, #12
    1504:	2212      	movs	r2, #18
    1506:	701a      	strb	r2, [r3, #0]
    1508:	705a      	strb	r2, [r3, #1]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    150a:	ab02      	add	r3, sp, #8
    150c:	322e      	adds	r2, #46	; 0x2e
    150e:	801a      	strh	r2, [r3, #0]
    1510:	3240      	adds	r2, #64	; 0x40
    1512:	805a      	strh	r2, [r3, #2]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1514:	2300      	movs	r3, #0
    1516:	60a3      	str	r3, [r4, #8]
    1518:	60e3      	str	r3, [r4, #12]
    151a:	6123      	str	r3, [r4, #16]
    151c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    151e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1520:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1522:	0082      	lsls	r2, r0, #2
    1524:	4b79      	ldr	r3, [pc, #484]	; (170c <tc_init+0x21c>)
    1526:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1528:	6025      	str	r5, [r4, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    152a:	78b3      	ldrb	r3, [r6, #2]
    152c:	2b08      	cmp	r3, #8
    152e:	d006      	beq.n	153e <tc_init+0x4e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1530:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1532:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1534:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1536:	07db      	lsls	r3, r3, #31
    1538:	d505      	bpl.n	1546 <tc_init+0x56>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    153a:	b005      	add	sp, #20
    153c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    153e:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1540:	07fa      	lsls	r2, r7, #31
    1542:	d4fa      	bmi.n	153a <tc_init+0x4a>
    1544:	e7f4      	b.n	1530 <tc_init+0x40>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1546:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    1548:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    154a:	06db      	lsls	r3, r3, #27
    154c:	d4f5      	bmi.n	153a <tc_init+0x4a>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    154e:	882b      	ldrh	r3, [r5, #0]
    1550:	079b      	lsls	r3, r3, #30
    1552:	d4f2      	bmi.n	153a <tc_init+0x4a>
	if (config->pwm_channel[0].enabled) {
    1554:	7c33      	ldrb	r3, [r6, #16]
    1556:	2b00      	cmp	r3, #0
    1558:	d000      	beq.n	155c <tc_init+0x6c>
    155a:	e07a      	b.n	1652 <tc_init+0x162>
	if (config->pwm_channel[1].enabled) {
    155c:	7f33      	ldrb	r3, [r6, #28]
    155e:	2b00      	cmp	r3, #0
    1560:	d000      	beq.n	1564 <tc_init+0x74>
    1562:	e082      	b.n	166a <tc_init+0x17a>
    1564:	496a      	ldr	r1, [pc, #424]	; (1710 <tc_init+0x220>)
    1566:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    1568:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    156a:	ab02      	add	r3, sp, #8
    156c:	5ad3      	ldrh	r3, [r2, r3]
    156e:	4303      	orrs	r3, r0
    1570:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1572:	78b3      	ldrb	r3, [r6, #2]
    1574:	2b08      	cmp	r3, #8
    1576:	d100      	bne.n	157a <tc_init+0x8a>
    1578:	e087      	b.n	168a <tc_init+0x19a>
	gclk_chan_config.source_generator = config->clock_source;
    157a:	7833      	ldrb	r3, [r6, #0]
    157c:	466a      	mov	r2, sp
    157e:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1580:	ab03      	add	r3, sp, #12
    1582:	5ddf      	ldrb	r7, [r3, r7]
    1584:	4669      	mov	r1, sp
    1586:	0038      	movs	r0, r7
    1588:	4b62      	ldr	r3, [pc, #392]	; (1714 <tc_init+0x224>)
    158a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    158c:	0038      	movs	r0, r7
    158e:	4b62      	ldr	r3, [pc, #392]	; (1718 <tc_init+0x228>)
    1590:	4798      	blx	r3
	ctrla_tmp =
    1592:	8931      	ldrh	r1, [r6, #8]
    1594:	88b3      	ldrh	r3, [r6, #4]
    1596:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1598:	78b1      	ldrb	r1, [r6, #2]
    159a:	79b2      	ldrb	r2, [r6, #6]
    159c:	4311      	orrs	r1, r2
	ctrla_tmp =
    159e:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    15a0:	7873      	ldrb	r3, [r6, #1]
    15a2:	2b00      	cmp	r3, #0
    15a4:	d002      	beq.n	15ac <tc_init+0xbc>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    15a6:	2380      	movs	r3, #128	; 0x80
    15a8:	011b      	lsls	r3, r3, #4
    15aa:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15ac:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15ae:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    15b0:	b25b      	sxtb	r3, r3
    15b2:	2b00      	cmp	r3, #0
    15b4:	dbfb      	blt.n	15ae <tc_init+0xbe>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    15b6:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    15b8:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    15ba:	1e4b      	subs	r3, r1, #1
    15bc:	4199      	sbcs	r1, r3
    15be:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    15c0:	7bb3      	ldrb	r3, [r6, #14]
    15c2:	2b00      	cmp	r3, #0
    15c4:	d001      	beq.n	15ca <tc_init+0xda>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    15c6:	2301      	movs	r3, #1
    15c8:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15ca:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15cc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    15ce:	b25b      	sxtb	r3, r3
    15d0:	2b00      	cmp	r3, #0
    15d2:	dbfb      	blt.n	15cc <tc_init+0xdc>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    15d4:	23ff      	movs	r3, #255	; 0xff
    15d6:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    15d8:	2900      	cmp	r1, #0
    15da:	d005      	beq.n	15e8 <tc_init+0xf8>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15dc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15de:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    15e0:	b25b      	sxtb	r3, r3
    15e2:	2b00      	cmp	r3, #0
    15e4:	dbfb      	blt.n	15de <tc_init+0xee>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    15e6:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    15e8:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    15ea:	7af3      	ldrb	r3, [r6, #11]
    15ec:	2b00      	cmp	r3, #0
    15ee:	d001      	beq.n	15f4 <tc_init+0x104>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    15f0:	2310      	movs	r3, #16
    15f2:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    15f4:	7b33      	ldrb	r3, [r6, #12]
    15f6:	2b00      	cmp	r3, #0
    15f8:	d001      	beq.n	15fe <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    15fa:	2320      	movs	r3, #32
    15fc:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15fe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1600:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1602:	b25b      	sxtb	r3, r3
    1604:	2b00      	cmp	r3, #0
    1606:	dbfb      	blt.n	1600 <tc_init+0x110>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1608:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    160a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    160c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    160e:	b25b      	sxtb	r3, r3
    1610:	2b00      	cmp	r3, #0
    1612:	dbfb      	blt.n	160c <tc_init+0x11c>
	switch (module_inst->counter_size) {
    1614:	7923      	ldrb	r3, [r4, #4]
    1616:	2b04      	cmp	r3, #4
    1618:	d03f      	beq.n	169a <tc_init+0x1aa>
    161a:	2b08      	cmp	r3, #8
    161c:	d05e      	beq.n	16dc <tc_init+0x1ec>
	return STATUS_ERR_INVALID_ARG;
    161e:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1620:	2b00      	cmp	r3, #0
    1622:	d000      	beq.n	1626 <tc_init+0x136>
    1624:	e789      	b.n	153a <tc_init+0x4a>
    1626:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1628:	b25b      	sxtb	r3, r3
    162a:	2b00      	cmp	r3, #0
    162c:	dbfb      	blt.n	1626 <tc_init+0x136>
				= config->counter_16_bit.value;
    162e:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    1630:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1632:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1634:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1636:	b25b      	sxtb	r3, r3
    1638:	2b00      	cmp	r3, #0
    163a:	dbfb      	blt.n	1634 <tc_init+0x144>
					config->counter_16_bit.compare_capture_channel[0];
    163c:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    163e:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1640:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1642:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1644:	b25b      	sxtb	r3, r3
    1646:	2b00      	cmp	r3, #0
    1648:	dbfb      	blt.n	1642 <tc_init+0x152>
					config->counter_16_bit.compare_capture_channel[1];
    164a:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    164c:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    164e:	2000      	movs	r0, #0
    1650:	e773      	b.n	153a <tc_init+0x4a>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1652:	a901      	add	r1, sp, #4
    1654:	2301      	movs	r3, #1
    1656:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1658:	2200      	movs	r2, #0
    165a:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    165c:	7e32      	ldrb	r2, [r6, #24]
    165e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1660:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1662:	7d30      	ldrb	r0, [r6, #20]
    1664:	4b2d      	ldr	r3, [pc, #180]	; (171c <tc_init+0x22c>)
    1666:	4798      	blx	r3
    1668:	e778      	b.n	155c <tc_init+0x6c>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    166a:	a901      	add	r1, sp, #4
    166c:	2301      	movs	r3, #1
    166e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1670:	2200      	movs	r2, #0
    1672:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1674:	3224      	adds	r2, #36	; 0x24
    1676:	18b2      	adds	r2, r6, r2
    1678:	7812      	ldrb	r2, [r2, #0]
    167a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    167c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    167e:	331f      	adds	r3, #31
    1680:	18f3      	adds	r3, r6, r3
    1682:	7818      	ldrb	r0, [r3, #0]
    1684:	4b25      	ldr	r3, [pc, #148]	; (171c <tc_init+0x22c>)
    1686:	4798      	blx	r3
    1688:	e76c      	b.n	1564 <tc_init+0x74>
    168a:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    168c:	1c7a      	adds	r2, r7, #1
    168e:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1690:	ab02      	add	r3, sp, #8
    1692:	5ad3      	ldrh	r3, [r2, r3]
    1694:	4303      	orrs	r3, r0
    1696:	620b      	str	r3, [r1, #32]
    1698:	e76f      	b.n	157a <tc_init+0x8a>
    169a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    169c:	b25b      	sxtb	r3, r3
    169e:	2b00      	cmp	r3, #0
    16a0:	dbfb      	blt.n	169a <tc_init+0x1aa>
					config->counter_8_bit.value;
    16a2:	2328      	movs	r3, #40	; 0x28
    16a4:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    16a6:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16a8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16aa:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    16ac:	b25b      	sxtb	r3, r3
    16ae:	2b00      	cmp	r3, #0
    16b0:	dbfb      	blt.n	16aa <tc_init+0x1ba>
					config->counter_8_bit.period;
    16b2:	2329      	movs	r3, #41	; 0x29
    16b4:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    16b6:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16b8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16ba:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    16bc:	b25b      	sxtb	r3, r3
    16be:	2b00      	cmp	r3, #0
    16c0:	dbfb      	blt.n	16ba <tc_init+0x1ca>
					config->counter_8_bit.compare_capture_channel[0];
    16c2:	232a      	movs	r3, #42	; 0x2a
    16c4:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    16c6:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16c8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16ca:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    16cc:	b25b      	sxtb	r3, r3
    16ce:	2b00      	cmp	r3, #0
    16d0:	dbfb      	blt.n	16ca <tc_init+0x1da>
					config->counter_8_bit.compare_capture_channel[1];
    16d2:	232b      	movs	r3, #43	; 0x2b
    16d4:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    16d6:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    16d8:	2000      	movs	r0, #0
    16da:	e72e      	b.n	153a <tc_init+0x4a>
    16dc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    16de:	b25b      	sxtb	r3, r3
    16e0:	2b00      	cmp	r3, #0
    16e2:	dbfb      	blt.n	16dc <tc_init+0x1ec>
				= config->counter_32_bit.value;
    16e4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    16e6:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16e8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16ea:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    16ec:	b25b      	sxtb	r3, r3
    16ee:	2b00      	cmp	r3, #0
    16f0:	dbfb      	blt.n	16ea <tc_init+0x1fa>
			hw->COUNT32.CC[0].reg =
    16f2:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    16f4:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16f6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16f8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    16fa:	b25b      	sxtb	r3, r3
    16fc:	2b00      	cmp	r3, #0
    16fe:	dbfb      	blt.n	16f8 <tc_init+0x208>
					config->counter_32_bit.compare_capture_channel[1];
    1700:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    1702:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    1704:	2000      	movs	r0, #0
    1706:	e718      	b.n	153a <tc_init+0x4a>
    1708:	000014cd 	.word	0x000014cd
    170c:	20000300 	.word	0x20000300
    1710:	40000400 	.word	0x40000400
    1714:	00001e95 	.word	0x00001e95
    1718:	00001e09 	.word	0x00001e09
    171c:	00001f8d 	.word	0x00001f8d

00001720 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1720:	1c93      	adds	r3, r2, #2
    1722:	009b      	lsls	r3, r3, #2
    1724:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1726:	2a02      	cmp	r2, #2
    1728:	d009      	beq.n	173e <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    172a:	2a03      	cmp	r2, #3
    172c:	d00c      	beq.n	1748 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    172e:	2301      	movs	r3, #1
    1730:	4093      	lsls	r3, r2
    1732:	001a      	movs	r2, r3
    1734:	7e03      	ldrb	r3, [r0, #24]
    1736:	4313      	orrs	r3, r2
    1738:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    173a:	2000      	movs	r0, #0
    173c:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    173e:	7e03      	ldrb	r3, [r0, #24]
    1740:	2210      	movs	r2, #16
    1742:	4313      	orrs	r3, r2
    1744:	7603      	strb	r3, [r0, #24]
    1746:	e7f8      	b.n	173a <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1748:	7e03      	ldrb	r3, [r0, #24]
    174a:	2220      	movs	r2, #32
    174c:	4313      	orrs	r3, r2
    174e:	7603      	strb	r3, [r0, #24]
    1750:	e7f3      	b.n	173a <tc_register_callback+0x1a>
	...

00001754 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1754:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1756:	0080      	lsls	r0, r0, #2
    1758:	4b16      	ldr	r3, [pc, #88]	; (17b4 <_tc_interrupt_handler+0x60>)
    175a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    175c:	6823      	ldr	r3, [r4, #0]
    175e:	7b9d      	ldrb	r5, [r3, #14]
    1760:	7e22      	ldrb	r2, [r4, #24]
    1762:	7e63      	ldrb	r3, [r4, #25]
    1764:	4013      	ands	r3, r2
    1766:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1768:	07eb      	lsls	r3, r5, #31
    176a:	d406      	bmi.n	177a <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    176c:	07ab      	lsls	r3, r5, #30
    176e:	d40b      	bmi.n	1788 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1770:	06eb      	lsls	r3, r5, #27
    1772:	d410      	bmi.n	1796 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1774:	06ab      	lsls	r3, r5, #26
    1776:	d415      	bmi.n	17a4 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    1778:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    177a:	0020      	movs	r0, r4
    177c:	68a3      	ldr	r3, [r4, #8]
    177e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1780:	2301      	movs	r3, #1
    1782:	6822      	ldr	r2, [r4, #0]
    1784:	7393      	strb	r3, [r2, #14]
    1786:	e7f1      	b.n	176c <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    1788:	0020      	movs	r0, r4
    178a:	68e3      	ldr	r3, [r4, #12]
    178c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    178e:	2302      	movs	r3, #2
    1790:	6822      	ldr	r2, [r4, #0]
    1792:	7393      	strb	r3, [r2, #14]
    1794:	e7ec      	b.n	1770 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1796:	0020      	movs	r0, r4
    1798:	6923      	ldr	r3, [r4, #16]
    179a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    179c:	2310      	movs	r3, #16
    179e:	6822      	ldr	r2, [r4, #0]
    17a0:	7393      	strb	r3, [r2, #14]
    17a2:	e7e7      	b.n	1774 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    17a4:	0020      	movs	r0, r4
    17a6:	6963      	ldr	r3, [r4, #20]
    17a8:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    17aa:	6823      	ldr	r3, [r4, #0]
    17ac:	2220      	movs	r2, #32
    17ae:	739a      	strb	r2, [r3, #14]
}
    17b0:	e7e2      	b.n	1778 <_tc_interrupt_handler+0x24>
    17b2:	46c0      	nop			; (mov r8, r8)
    17b4:	20000300 	.word	0x20000300

000017b8 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    17b8:	b510      	push	{r4, lr}
    17ba:	2000      	movs	r0, #0
    17bc:	4b01      	ldr	r3, [pc, #4]	; (17c4 <TC1_Handler+0xc>)
    17be:	4798      	blx	r3
    17c0:	bd10      	pop	{r4, pc}
    17c2:	46c0      	nop			; (mov r8, r8)
    17c4:	00001755 	.word	0x00001755

000017c8 <TC2_Handler>:
    17c8:	b510      	push	{r4, lr}
    17ca:	2001      	movs	r0, #1
    17cc:	4b01      	ldr	r3, [pc, #4]	; (17d4 <TC2_Handler+0xc>)
    17ce:	4798      	blx	r3
    17d0:	bd10      	pop	{r4, pc}
    17d2:	46c0      	nop			; (mov r8, r8)
    17d4:	00001755 	.word	0x00001755

000017d8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    17d8:	b500      	push	{lr}
    17da:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    17dc:	ab01      	add	r3, sp, #4
    17de:	2280      	movs	r2, #128	; 0x80
    17e0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    17e2:	780a      	ldrb	r2, [r1, #0]
    17e4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    17e6:	784a      	ldrb	r2, [r1, #1]
    17e8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    17ea:	788a      	ldrb	r2, [r1, #2]
    17ec:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    17ee:	0019      	movs	r1, r3
    17f0:	4b01      	ldr	r3, [pc, #4]	; (17f8 <port_pin_set_config+0x20>)
    17f2:	4798      	blx	r3
}
    17f4:	b003      	add	sp, #12
    17f6:	bd00      	pop	{pc}
    17f8:	00001f8d 	.word	0x00001f8d

000017fc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    17fc:	4770      	bx	lr
	...

00001800 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1800:	4b0c      	ldr	r3, [pc, #48]	; (1834 <cpu_irq_enter_critical+0x34>)
    1802:	681b      	ldr	r3, [r3, #0]
    1804:	2b00      	cmp	r3, #0
    1806:	d106      	bne.n	1816 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1808:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    180c:	2b00      	cmp	r3, #0
    180e:	d007      	beq.n	1820 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1810:	2200      	movs	r2, #0
    1812:	4b09      	ldr	r3, [pc, #36]	; (1838 <cpu_irq_enter_critical+0x38>)
    1814:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1816:	4a07      	ldr	r2, [pc, #28]	; (1834 <cpu_irq_enter_critical+0x34>)
    1818:	6813      	ldr	r3, [r2, #0]
    181a:	3301      	adds	r3, #1
    181c:	6013      	str	r3, [r2, #0]
}
    181e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1820:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1822:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1826:	2200      	movs	r2, #0
    1828:	4b04      	ldr	r3, [pc, #16]	; (183c <cpu_irq_enter_critical+0x3c>)
    182a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    182c:	3201      	adds	r2, #1
    182e:	4b02      	ldr	r3, [pc, #8]	; (1838 <cpu_irq_enter_critical+0x38>)
    1830:	701a      	strb	r2, [r3, #0]
    1832:	e7f0      	b.n	1816 <cpu_irq_enter_critical+0x16>
    1834:	200001c8 	.word	0x200001c8
    1838:	200001cc 	.word	0x200001cc
    183c:	20000014 	.word	0x20000014

00001840 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1840:	4b08      	ldr	r3, [pc, #32]	; (1864 <cpu_irq_leave_critical+0x24>)
    1842:	681a      	ldr	r2, [r3, #0]
    1844:	3a01      	subs	r2, #1
    1846:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1848:	681b      	ldr	r3, [r3, #0]
    184a:	2b00      	cmp	r3, #0
    184c:	d109      	bne.n	1862 <cpu_irq_leave_critical+0x22>
    184e:	4b06      	ldr	r3, [pc, #24]	; (1868 <cpu_irq_leave_critical+0x28>)
    1850:	781b      	ldrb	r3, [r3, #0]
    1852:	2b00      	cmp	r3, #0
    1854:	d005      	beq.n	1862 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1856:	2201      	movs	r2, #1
    1858:	4b04      	ldr	r3, [pc, #16]	; (186c <cpu_irq_leave_critical+0x2c>)
    185a:	701a      	strb	r2, [r3, #0]
    185c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1860:	b662      	cpsie	i
	}
}
    1862:	4770      	bx	lr
    1864:	200001c8 	.word	0x200001c8
    1868:	200001cc 	.word	0x200001cc
    186c:	20000014 	.word	0x20000014

00001870 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1870:	b510      	push	{r4, lr}
	switch (clock_source) {
    1872:	2808      	cmp	r0, #8
    1874:	d803      	bhi.n	187e <system_clock_source_get_hz+0xe>
    1876:	0080      	lsls	r0, r0, #2
    1878:	4b1b      	ldr	r3, [pc, #108]	; (18e8 <system_clock_source_get_hz+0x78>)
    187a:	581b      	ldr	r3, [r3, r0]
    187c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    187e:	2000      	movs	r0, #0
    1880:	e030      	b.n	18e4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1882:	4b1a      	ldr	r3, [pc, #104]	; (18ec <system_clock_source_get_hz+0x7c>)
    1884:	6918      	ldr	r0, [r3, #16]
    1886:	e02d      	b.n	18e4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1888:	4b19      	ldr	r3, [pc, #100]	; (18f0 <system_clock_source_get_hz+0x80>)
    188a:	6a1b      	ldr	r3, [r3, #32]
    188c:	059b      	lsls	r3, r3, #22
    188e:	0f9b      	lsrs	r3, r3, #30
    1890:	4818      	ldr	r0, [pc, #96]	; (18f4 <system_clock_source_get_hz+0x84>)
    1892:	40d8      	lsrs	r0, r3
    1894:	e026      	b.n	18e4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    1896:	4b15      	ldr	r3, [pc, #84]	; (18ec <system_clock_source_get_hz+0x7c>)
    1898:	6958      	ldr	r0, [r3, #20]
    189a:	e023      	b.n	18e4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    189c:	4b13      	ldr	r3, [pc, #76]	; (18ec <system_clock_source_get_hz+0x7c>)
    189e:	681b      	ldr	r3, [r3, #0]
			return 0;
    18a0:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    18a2:	079b      	lsls	r3, r3, #30
    18a4:	d51e      	bpl.n	18e4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    18a6:	4912      	ldr	r1, [pc, #72]	; (18f0 <system_clock_source_get_hz+0x80>)
    18a8:	2210      	movs	r2, #16
    18aa:	68cb      	ldr	r3, [r1, #12]
    18ac:	421a      	tst	r2, r3
    18ae:	d0fc      	beq.n	18aa <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    18b0:	4b0e      	ldr	r3, [pc, #56]	; (18ec <system_clock_source_get_hz+0x7c>)
    18b2:	681b      	ldr	r3, [r3, #0]
    18b4:	075b      	lsls	r3, r3, #29
    18b6:	d401      	bmi.n	18bc <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    18b8:	480f      	ldr	r0, [pc, #60]	; (18f8 <system_clock_source_get_hz+0x88>)
    18ba:	e013      	b.n	18e4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    18bc:	2000      	movs	r0, #0
    18be:	4b0f      	ldr	r3, [pc, #60]	; (18fc <system_clock_source_get_hz+0x8c>)
    18c0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    18c2:	4b0a      	ldr	r3, [pc, #40]	; (18ec <system_clock_source_get_hz+0x7c>)
    18c4:	689b      	ldr	r3, [r3, #8]
    18c6:	041b      	lsls	r3, r3, #16
    18c8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    18ca:	4358      	muls	r0, r3
    18cc:	e00a      	b.n	18e4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    18ce:	2350      	movs	r3, #80	; 0x50
    18d0:	4a07      	ldr	r2, [pc, #28]	; (18f0 <system_clock_source_get_hz+0x80>)
    18d2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    18d4:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    18d6:	075b      	lsls	r3, r3, #29
    18d8:	d504      	bpl.n	18e4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    18da:	4b04      	ldr	r3, [pc, #16]	; (18ec <system_clock_source_get_hz+0x7c>)
    18dc:	68d8      	ldr	r0, [r3, #12]
    18de:	e001      	b.n	18e4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    18e0:	2080      	movs	r0, #128	; 0x80
    18e2:	0200      	lsls	r0, r0, #8
	}
}
    18e4:	bd10      	pop	{r4, pc}
    18e6:	46c0      	nop			; (mov r8, r8)
    18e8:	000033f8 	.word	0x000033f8
    18ec:	200001d0 	.word	0x200001d0
    18f0:	40000800 	.word	0x40000800
    18f4:	007a1200 	.word	0x007a1200
    18f8:	02dc6c00 	.word	0x02dc6c00
    18fc:	00001eb1 	.word	0x00001eb1

00001900 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1900:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1902:	490c      	ldr	r1, [pc, #48]	; (1934 <system_clock_source_osc8m_set_config+0x34>)
    1904:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1906:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1908:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    190a:	7840      	ldrb	r0, [r0, #1]
    190c:	2201      	movs	r2, #1
    190e:	4010      	ands	r0, r2
    1910:	0180      	lsls	r0, r0, #6
    1912:	2640      	movs	r6, #64	; 0x40
    1914:	43b3      	bics	r3, r6
    1916:	4303      	orrs	r3, r0
    1918:	402a      	ands	r2, r5
    191a:	01d2      	lsls	r2, r2, #7
    191c:	2080      	movs	r0, #128	; 0x80
    191e:	4383      	bics	r3, r0
    1920:	4313      	orrs	r3, r2
    1922:	2203      	movs	r2, #3
    1924:	4022      	ands	r2, r4
    1926:	0212      	lsls	r2, r2, #8
    1928:	4803      	ldr	r0, [pc, #12]	; (1938 <system_clock_source_osc8m_set_config+0x38>)
    192a:	4003      	ands	r3, r0
    192c:	4313      	orrs	r3, r2
    192e:	620b      	str	r3, [r1, #32]
}
    1930:	bd70      	pop	{r4, r5, r6, pc}
    1932:	46c0      	nop			; (mov r8, r8)
    1934:	40000800 	.word	0x40000800
    1938:	fffffcff 	.word	0xfffffcff

0000193c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    193c:	b5f0      	push	{r4, r5, r6, r7, lr}
    193e:	46ce      	mov	lr, r9
    1940:	4647      	mov	r7, r8
    1942:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1944:	4b19      	ldr	r3, [pc, #100]	; (19ac <system_clock_source_osc32k_set_config+0x70>)
    1946:	4699      	mov	r9, r3
    1948:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    194a:	7841      	ldrb	r1, [r0, #1]
    194c:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    194e:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1950:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1952:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    1954:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    1956:	7880      	ldrb	r0, [r0, #2]
    1958:	2101      	movs	r1, #1
    195a:	4008      	ands	r0, r1
    195c:	0080      	lsls	r0, r0, #2
    195e:	2204      	movs	r2, #4
    1960:	4393      	bics	r3, r2
    1962:	4303      	orrs	r3, r0
    1964:	4660      	mov	r0, ip
    1966:	4008      	ands	r0, r1
    1968:	00c0      	lsls	r0, r0, #3
    196a:	3204      	adds	r2, #4
    196c:	4393      	bics	r3, r2
    196e:	4303      	orrs	r3, r0
    1970:	0038      	movs	r0, r7
    1972:	4008      	ands	r0, r1
    1974:	0180      	lsls	r0, r0, #6
    1976:	2740      	movs	r7, #64	; 0x40
    1978:	43bb      	bics	r3, r7
    197a:	4303      	orrs	r3, r0
    197c:	0030      	movs	r0, r6
    197e:	4008      	ands	r0, r1
    1980:	01c0      	lsls	r0, r0, #7
    1982:	2680      	movs	r6, #128	; 0x80
    1984:	43b3      	bics	r3, r6
    1986:	4303      	orrs	r3, r0
    1988:	2007      	movs	r0, #7
    198a:	4005      	ands	r5, r0
    198c:	022d      	lsls	r5, r5, #8
    198e:	4808      	ldr	r0, [pc, #32]	; (19b0 <system_clock_source_osc32k_set_config+0x74>)
    1990:	4003      	ands	r3, r0
    1992:	432b      	orrs	r3, r5
    1994:	4021      	ands	r1, r4
    1996:	0309      	lsls	r1, r1, #12
    1998:	4806      	ldr	r0, [pc, #24]	; (19b4 <system_clock_source_osc32k_set_config+0x78>)
    199a:	4003      	ands	r3, r0
    199c:	430b      	orrs	r3, r1
    199e:	464a      	mov	r2, r9
    19a0:	6193      	str	r3, [r2, #24]
}
    19a2:	bc0c      	pop	{r2, r3}
    19a4:	4690      	mov	r8, r2
    19a6:	4699      	mov	r9, r3
    19a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19aa:	46c0      	nop			; (mov r8, r8)
    19ac:	40000800 	.word	0x40000800
    19b0:	fffff8ff 	.word	0xfffff8ff
    19b4:	ffffefff 	.word	0xffffefff

000019b8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    19b8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    19ba:	7a03      	ldrb	r3, [r0, #8]
    19bc:	069b      	lsls	r3, r3, #26
    19be:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    19c0:	8942      	ldrh	r2, [r0, #10]
    19c2:	0592      	lsls	r2, r2, #22
    19c4:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    19c6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    19c8:	4918      	ldr	r1, [pc, #96]	; (1a2c <system_clock_source_dfll_set_config+0x74>)
    19ca:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    19cc:	7983      	ldrb	r3, [r0, #6]
    19ce:	79c2      	ldrb	r2, [r0, #7]
    19d0:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    19d2:	8842      	ldrh	r2, [r0, #2]
    19d4:	8884      	ldrh	r4, [r0, #4]
    19d6:	4322      	orrs	r2, r4
    19d8:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    19da:	7842      	ldrb	r2, [r0, #1]
    19dc:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    19de:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    19e0:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    19e2:	7803      	ldrb	r3, [r0, #0]
    19e4:	2b04      	cmp	r3, #4
    19e6:	d011      	beq.n	1a0c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    19e8:	2b20      	cmp	r3, #32
    19ea:	d10e      	bne.n	1a0a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    19ec:	7b03      	ldrb	r3, [r0, #12]
    19ee:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    19f0:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    19f2:	4313      	orrs	r3, r2
    19f4:	89c2      	ldrh	r2, [r0, #14]
    19f6:	0412      	lsls	r2, r2, #16
    19f8:	490d      	ldr	r1, [pc, #52]	; (1a30 <system_clock_source_dfll_set_config+0x78>)
    19fa:	400a      	ands	r2, r1
    19fc:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    19fe:	4a0b      	ldr	r2, [pc, #44]	; (1a2c <system_clock_source_dfll_set_config+0x74>)
    1a00:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1a02:	6811      	ldr	r1, [r2, #0]
    1a04:	4b0b      	ldr	r3, [pc, #44]	; (1a34 <system_clock_source_dfll_set_config+0x7c>)
    1a06:	430b      	orrs	r3, r1
    1a08:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1a0a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1a0c:	7b03      	ldrb	r3, [r0, #12]
    1a0e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1a10:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1a12:	4313      	orrs	r3, r2
    1a14:	89c2      	ldrh	r2, [r0, #14]
    1a16:	0412      	lsls	r2, r2, #16
    1a18:	4905      	ldr	r1, [pc, #20]	; (1a30 <system_clock_source_dfll_set_config+0x78>)
    1a1a:	400a      	ands	r2, r1
    1a1c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1a1e:	4a03      	ldr	r2, [pc, #12]	; (1a2c <system_clock_source_dfll_set_config+0x74>)
    1a20:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1a22:	6813      	ldr	r3, [r2, #0]
    1a24:	2104      	movs	r1, #4
    1a26:	430b      	orrs	r3, r1
    1a28:	6013      	str	r3, [r2, #0]
    1a2a:	e7ee      	b.n	1a0a <system_clock_source_dfll_set_config+0x52>
    1a2c:	200001d0 	.word	0x200001d0
    1a30:	03ff0000 	.word	0x03ff0000
    1a34:	00000424 	.word	0x00000424

00001a38 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1a38:	2808      	cmp	r0, #8
    1a3a:	d803      	bhi.n	1a44 <system_clock_source_enable+0xc>
    1a3c:	0080      	lsls	r0, r0, #2
    1a3e:	4b25      	ldr	r3, [pc, #148]	; (1ad4 <system_clock_source_enable+0x9c>)
    1a40:	581b      	ldr	r3, [r3, r0]
    1a42:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1a44:	2017      	movs	r0, #23
    1a46:	e044      	b.n	1ad2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1a48:	4a23      	ldr	r2, [pc, #140]	; (1ad8 <system_clock_source_enable+0xa0>)
    1a4a:	6a13      	ldr	r3, [r2, #32]
    1a4c:	2102      	movs	r1, #2
    1a4e:	430b      	orrs	r3, r1
    1a50:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1a52:	2000      	movs	r0, #0
    1a54:	e03d      	b.n	1ad2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1a56:	4a20      	ldr	r2, [pc, #128]	; (1ad8 <system_clock_source_enable+0xa0>)
    1a58:	6993      	ldr	r3, [r2, #24]
    1a5a:	2102      	movs	r1, #2
    1a5c:	430b      	orrs	r3, r1
    1a5e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1a60:	2000      	movs	r0, #0
		break;
    1a62:	e036      	b.n	1ad2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1a64:	4a1c      	ldr	r2, [pc, #112]	; (1ad8 <system_clock_source_enable+0xa0>)
    1a66:	8a13      	ldrh	r3, [r2, #16]
    1a68:	2102      	movs	r1, #2
    1a6a:	430b      	orrs	r3, r1
    1a6c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1a6e:	2000      	movs	r0, #0
		break;
    1a70:	e02f      	b.n	1ad2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1a72:	4a19      	ldr	r2, [pc, #100]	; (1ad8 <system_clock_source_enable+0xa0>)
    1a74:	8a93      	ldrh	r3, [r2, #20]
    1a76:	2102      	movs	r1, #2
    1a78:	430b      	orrs	r3, r1
    1a7a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1a7c:	2000      	movs	r0, #0
		break;
    1a7e:	e028      	b.n	1ad2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1a80:	4916      	ldr	r1, [pc, #88]	; (1adc <system_clock_source_enable+0xa4>)
    1a82:	680b      	ldr	r3, [r1, #0]
    1a84:	2202      	movs	r2, #2
    1a86:	4313      	orrs	r3, r2
    1a88:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1a8a:	4b13      	ldr	r3, [pc, #76]	; (1ad8 <system_clock_source_enable+0xa0>)
    1a8c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a8e:	0019      	movs	r1, r3
    1a90:	320e      	adds	r2, #14
    1a92:	68cb      	ldr	r3, [r1, #12]
    1a94:	421a      	tst	r2, r3
    1a96:	d0fc      	beq.n	1a92 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1a98:	4a10      	ldr	r2, [pc, #64]	; (1adc <system_clock_source_enable+0xa4>)
    1a9a:	6891      	ldr	r1, [r2, #8]
    1a9c:	4b0e      	ldr	r3, [pc, #56]	; (1ad8 <system_clock_source_enable+0xa0>)
    1a9e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1aa0:	6852      	ldr	r2, [r2, #4]
    1aa2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1aa4:	2200      	movs	r2, #0
    1aa6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1aa8:	0019      	movs	r1, r3
    1aaa:	3210      	adds	r2, #16
    1aac:	68cb      	ldr	r3, [r1, #12]
    1aae:	421a      	tst	r2, r3
    1ab0:	d0fc      	beq.n	1aac <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1ab2:	4b0a      	ldr	r3, [pc, #40]	; (1adc <system_clock_source_enable+0xa4>)
    1ab4:	681b      	ldr	r3, [r3, #0]
    1ab6:	b29b      	uxth	r3, r3
    1ab8:	4a07      	ldr	r2, [pc, #28]	; (1ad8 <system_clock_source_enable+0xa0>)
    1aba:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1abc:	2000      	movs	r0, #0
    1abe:	e008      	b.n	1ad2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1ac0:	4905      	ldr	r1, [pc, #20]	; (1ad8 <system_clock_source_enable+0xa0>)
    1ac2:	2244      	movs	r2, #68	; 0x44
    1ac4:	5c8b      	ldrb	r3, [r1, r2]
    1ac6:	2002      	movs	r0, #2
    1ac8:	4303      	orrs	r3, r0
    1aca:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1acc:	2000      	movs	r0, #0
		break;
    1ace:	e000      	b.n	1ad2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1ad0:	2000      	movs	r0, #0
}
    1ad2:	4770      	bx	lr
    1ad4:	0000341c 	.word	0x0000341c
    1ad8:	40000800 	.word	0x40000800
    1adc:	200001d0 	.word	0x200001d0

00001ae0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ae2:	46ce      	mov	lr, r9
    1ae4:	4647      	mov	r7, r8
    1ae6:	b580      	push	{r7, lr}
    1ae8:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1aea:	22c2      	movs	r2, #194	; 0xc2
    1aec:	00d2      	lsls	r2, r2, #3
    1aee:	4b4d      	ldr	r3, [pc, #308]	; (1c24 <system_clock_init+0x144>)
    1af0:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1af2:	494d      	ldr	r1, [pc, #308]	; (1c28 <system_clock_init+0x148>)
    1af4:	684b      	ldr	r3, [r1, #4]
    1af6:	221e      	movs	r2, #30
    1af8:	4393      	bics	r3, r2
    1afa:	3a1c      	subs	r2, #28
    1afc:	4313      	orrs	r3, r2
    1afe:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    1b00:	ab01      	add	r3, sp, #4
    1b02:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1b04:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1b06:	4d49      	ldr	r5, [pc, #292]	; (1c2c <system_clock_init+0x14c>)
    1b08:	b2e0      	uxtb	r0, r4
    1b0a:	a901      	add	r1, sp, #4
    1b0c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1b0e:	3401      	adds	r4, #1
    1b10:	2c18      	cmp	r4, #24
    1b12:	d1f9      	bne.n	1b08 <system_clock_init+0x28>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    1b14:	4c46      	ldr	r4, [pc, #280]	; (1c30 <system_clock_init+0x150>)
	SYSCTRL->OSC32K.bit.CALIB =
    1b16:	6823      	ldr	r3, [r4, #0]
    1b18:	04db      	lsls	r3, r3, #19
    1b1a:	4942      	ldr	r1, [pc, #264]	; (1c24 <system_clock_init+0x144>)
    1b1c:	698a      	ldr	r2, [r1, #24]
    1b1e:	0e5b      	lsrs	r3, r3, #25
    1b20:	041b      	lsls	r3, r3, #16
    1b22:	4844      	ldr	r0, [pc, #272]	; (1c34 <system_clock_init+0x154>)
    1b24:	4002      	ands	r2, r0
    1b26:	4313      	orrs	r3, r2
    1b28:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    1b2a:	a80a      	add	r0, sp, #40	; 0x28
    1b2c:	2301      	movs	r3, #1
    1b2e:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    1b30:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    1b32:	2500      	movs	r5, #0
    1b34:	70c5      	strb	r5, [r0, #3]
	config->on_demand           = true;
    1b36:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    1b38:	3306      	adds	r3, #6
    1b3a:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    1b3c:	7145      	strb	r5, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1b3e:	4b3e      	ldr	r3, [pc, #248]	; (1c38 <system_clock_init+0x158>)
    1b40:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    1b42:	2004      	movs	r0, #4
    1b44:	4b3d      	ldr	r3, [pc, #244]	; (1c3c <system_clock_init+0x15c>)
    1b46:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1b48:	ab05      	add	r3, sp, #20
    1b4a:	2200      	movs	r2, #0
    1b4c:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1b4e:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1b50:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1b52:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1b54:	213f      	movs	r1, #63	; 0x3f
    1b56:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1b58:	393b      	subs	r1, #59	; 0x3b
    1b5a:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1b5c:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1b5e:	6823      	ldr	r3, [r4, #0]
    1b60:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1b62:	2b3f      	cmp	r3, #63	; 0x3f
    1b64:	d05b      	beq.n	1c1e <system_clock_init+0x13e>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    1b66:	a805      	add	r0, sp, #20
    1b68:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    1b6a:	23b7      	movs	r3, #183	; 0xb7
    1b6c:	00db      	lsls	r3, r3, #3
    1b6e:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1b70:	2307      	movs	r3, #7
    1b72:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1b74:	3338      	adds	r3, #56	; 0x38
    1b76:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1b78:	4b31      	ldr	r3, [pc, #196]	; (1c40 <system_clock_init+0x160>)
    1b7a:	4798      	blx	r3
	config->run_in_standby  = false;
    1b7c:	a804      	add	r0, sp, #16
    1b7e:	2500      	movs	r5, #0
    1b80:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1b82:	2601      	movs	r6, #1
    1b84:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1b86:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1b88:	4b2e      	ldr	r3, [pc, #184]	; (1c44 <system_clock_init+0x164>)
    1b8a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1b8c:	2006      	movs	r0, #6
    1b8e:	4f2b      	ldr	r7, [pc, #172]	; (1c3c <system_clock_init+0x15c>)
    1b90:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1b92:	4b2d      	ldr	r3, [pc, #180]	; (1c48 <system_clock_init+0x168>)
    1b94:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1b96:	ac01      	add	r4, sp, #4
    1b98:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    1b9a:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1b9c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1b9e:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1ba0:	2304      	movs	r3, #4
    1ba2:	7023      	strb	r3, [r4, #0]
    1ba4:	0021      	movs	r1, r4
    1ba6:	2001      	movs	r0, #1
    1ba8:	4b28      	ldr	r3, [pc, #160]	; (1c4c <system_clock_init+0x16c>)
    1baa:	4699      	mov	r9, r3
    1bac:	4798      	blx	r3
    1bae:	2001      	movs	r0, #1
    1bb0:	4b27      	ldr	r3, [pc, #156]	; (1c50 <system_clock_init+0x170>)
    1bb2:	4698      	mov	r8, r3
    1bb4:	4798      	blx	r3
	config->division_factor    = 1;
    1bb6:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1bb8:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1bba:	2306      	movs	r3, #6
    1bbc:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    1bbe:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1bc0:	7265      	strb	r5, [r4, #9]
    1bc2:	0021      	movs	r1, r4
    1bc4:	2003      	movs	r0, #3
    1bc6:	47c8      	blx	r9
    1bc8:	2003      	movs	r0, #3
    1bca:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1bcc:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1bce:	0021      	movs	r1, r4
    1bd0:	2000      	movs	r0, #0
    1bd2:	4b16      	ldr	r3, [pc, #88]	; (1c2c <system_clock_init+0x14c>)
    1bd4:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1bd6:	2000      	movs	r0, #0
    1bd8:	4b1e      	ldr	r3, [pc, #120]	; (1c54 <system_clock_init+0x174>)
    1bda:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1bdc:	2007      	movs	r0, #7
    1bde:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1be0:	4910      	ldr	r1, [pc, #64]	; (1c24 <system_clock_init+0x144>)
    1be2:	22d0      	movs	r2, #208	; 0xd0
    1be4:	68cb      	ldr	r3, [r1, #12]
    1be6:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1be8:	2bd0      	cmp	r3, #208	; 0xd0
    1bea:	d1fb      	bne.n	1be4 <system_clock_init+0x104>
	PM->CPUSEL.reg = (uint32_t)divider;
    1bec:	4a1a      	ldr	r2, [pc, #104]	; (1c58 <system_clock_init+0x178>)
    1bee:	2300      	movs	r3, #0
    1bf0:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1bf2:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1bf4:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1bf6:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    1bf8:	a901      	add	r1, sp, #4
    1bfa:	2201      	movs	r2, #1
    1bfc:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1bfe:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1c00:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1c02:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1c04:	3307      	adds	r3, #7
    1c06:	700b      	strb	r3, [r1, #0]
    1c08:	2000      	movs	r0, #0
    1c0a:	4b10      	ldr	r3, [pc, #64]	; (1c4c <system_clock_init+0x16c>)
    1c0c:	4798      	blx	r3
    1c0e:	2000      	movs	r0, #0
    1c10:	4b0f      	ldr	r3, [pc, #60]	; (1c50 <system_clock_init+0x170>)
    1c12:	4798      	blx	r3
#endif
}
    1c14:	b00d      	add	sp, #52	; 0x34
    1c16:	bc0c      	pop	{r2, r3}
    1c18:	4690      	mov	r8, r2
    1c1a:	4699      	mov	r9, r3
    1c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    1c1e:	3b20      	subs	r3, #32
    1c20:	e7a1      	b.n	1b66 <system_clock_init+0x86>
    1c22:	46c0      	nop			; (mov r8, r8)
    1c24:	40000800 	.word	0x40000800
    1c28:	41004000 	.word	0x41004000
    1c2c:	00001e95 	.word	0x00001e95
    1c30:	00806024 	.word	0x00806024
    1c34:	ff80ffff 	.word	0xff80ffff
    1c38:	0000193d 	.word	0x0000193d
    1c3c:	00001a39 	.word	0x00001a39
    1c40:	000019b9 	.word	0x000019b9
    1c44:	00001901 	.word	0x00001901
    1c48:	00001c5d 	.word	0x00001c5d
    1c4c:	00001c81 	.word	0x00001c81
    1c50:	00001d39 	.word	0x00001d39
    1c54:	00001e09 	.word	0x00001e09
    1c58:	40000400 	.word	0x40000400

00001c5c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1c5c:	4a06      	ldr	r2, [pc, #24]	; (1c78 <system_gclk_init+0x1c>)
    1c5e:	6993      	ldr	r3, [r2, #24]
    1c60:	2108      	movs	r1, #8
    1c62:	430b      	orrs	r3, r1
    1c64:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1c66:	2201      	movs	r2, #1
    1c68:	4b04      	ldr	r3, [pc, #16]	; (1c7c <system_gclk_init+0x20>)
    1c6a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1c6c:	0019      	movs	r1, r3
    1c6e:	780b      	ldrb	r3, [r1, #0]
    1c70:	4213      	tst	r3, r2
    1c72:	d1fc      	bne.n	1c6e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1c74:	4770      	bx	lr
    1c76:	46c0      	nop			; (mov r8, r8)
    1c78:	40000400 	.word	0x40000400
    1c7c:	40000c00 	.word	0x40000c00

00001c80 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1c80:	b570      	push	{r4, r5, r6, lr}
    1c82:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1c84:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1c86:	780d      	ldrb	r5, [r1, #0]
    1c88:	022d      	lsls	r5, r5, #8
    1c8a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1c8c:	784b      	ldrb	r3, [r1, #1]
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d002      	beq.n	1c98 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1c92:	2380      	movs	r3, #128	; 0x80
    1c94:	02db      	lsls	r3, r3, #11
    1c96:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1c98:	7a4b      	ldrb	r3, [r1, #9]
    1c9a:	2b00      	cmp	r3, #0
    1c9c:	d002      	beq.n	1ca4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1c9e:	2380      	movs	r3, #128	; 0x80
    1ca0:	031b      	lsls	r3, r3, #12
    1ca2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1ca4:	6848      	ldr	r0, [r1, #4]
    1ca6:	2801      	cmp	r0, #1
    1ca8:	d910      	bls.n	1ccc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1caa:	1e43      	subs	r3, r0, #1
    1cac:	4218      	tst	r0, r3
    1cae:	d134      	bne.n	1d1a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1cb0:	2802      	cmp	r0, #2
    1cb2:	d930      	bls.n	1d16 <system_gclk_gen_set_config+0x96>
    1cb4:	2302      	movs	r3, #2
    1cb6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1cb8:	3201      	adds	r2, #1
						mask <<= 1) {
    1cba:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1cbc:	4298      	cmp	r0, r3
    1cbe:	d8fb      	bhi.n	1cb8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1cc0:	0212      	lsls	r2, r2, #8
    1cc2:	4332      	orrs	r2, r6
    1cc4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1cc6:	2380      	movs	r3, #128	; 0x80
    1cc8:	035b      	lsls	r3, r3, #13
    1cca:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1ccc:	7a0b      	ldrb	r3, [r1, #8]
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d002      	beq.n	1cd8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1cd2:	2380      	movs	r3, #128	; 0x80
    1cd4:	039b      	lsls	r3, r3, #14
    1cd6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cd8:	4a13      	ldr	r2, [pc, #76]	; (1d28 <system_gclk_gen_set_config+0xa8>)
    1cda:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1cdc:	b25b      	sxtb	r3, r3
    1cde:	2b00      	cmp	r3, #0
    1ce0:	dbfb      	blt.n	1cda <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1ce2:	4b12      	ldr	r3, [pc, #72]	; (1d2c <system_gclk_gen_set_config+0xac>)
    1ce4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1ce6:	4b12      	ldr	r3, [pc, #72]	; (1d30 <system_gclk_gen_set_config+0xb0>)
    1ce8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cea:	4a0f      	ldr	r2, [pc, #60]	; (1d28 <system_gclk_gen_set_config+0xa8>)
    1cec:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1cee:	b25b      	sxtb	r3, r3
    1cf0:	2b00      	cmp	r3, #0
    1cf2:	dbfb      	blt.n	1cec <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1cf4:	4b0c      	ldr	r3, [pc, #48]	; (1d28 <system_gclk_gen_set_config+0xa8>)
    1cf6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cf8:	001a      	movs	r2, r3
    1cfa:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1cfc:	b25b      	sxtb	r3, r3
    1cfe:	2b00      	cmp	r3, #0
    1d00:	dbfb      	blt.n	1cfa <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1d02:	4a09      	ldr	r2, [pc, #36]	; (1d28 <system_gclk_gen_set_config+0xa8>)
    1d04:	6853      	ldr	r3, [r2, #4]
    1d06:	2180      	movs	r1, #128	; 0x80
    1d08:	0249      	lsls	r1, r1, #9
    1d0a:	400b      	ands	r3, r1
    1d0c:	431d      	orrs	r5, r3
    1d0e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1d10:	4b08      	ldr	r3, [pc, #32]	; (1d34 <system_gclk_gen_set_config+0xb4>)
    1d12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d14:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1d16:	2200      	movs	r2, #0
    1d18:	e7d2      	b.n	1cc0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1d1a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1d1c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1d1e:	2380      	movs	r3, #128	; 0x80
    1d20:	029b      	lsls	r3, r3, #10
    1d22:	431d      	orrs	r5, r3
    1d24:	e7d2      	b.n	1ccc <system_gclk_gen_set_config+0x4c>
    1d26:	46c0      	nop			; (mov r8, r8)
    1d28:	40000c00 	.word	0x40000c00
    1d2c:	00001801 	.word	0x00001801
    1d30:	40000c08 	.word	0x40000c08
    1d34:	00001841 	.word	0x00001841

00001d38 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1d38:	b510      	push	{r4, lr}
    1d3a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d3c:	4a0b      	ldr	r2, [pc, #44]	; (1d6c <system_gclk_gen_enable+0x34>)
    1d3e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d40:	b25b      	sxtb	r3, r3
    1d42:	2b00      	cmp	r3, #0
    1d44:	dbfb      	blt.n	1d3e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1d46:	4b0a      	ldr	r3, [pc, #40]	; (1d70 <system_gclk_gen_enable+0x38>)
    1d48:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1d4a:	4b0a      	ldr	r3, [pc, #40]	; (1d74 <system_gclk_gen_enable+0x3c>)
    1d4c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d4e:	4a07      	ldr	r2, [pc, #28]	; (1d6c <system_gclk_gen_enable+0x34>)
    1d50:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d52:	b25b      	sxtb	r3, r3
    1d54:	2b00      	cmp	r3, #0
    1d56:	dbfb      	blt.n	1d50 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1d58:	4a04      	ldr	r2, [pc, #16]	; (1d6c <system_gclk_gen_enable+0x34>)
    1d5a:	6851      	ldr	r1, [r2, #4]
    1d5c:	2380      	movs	r3, #128	; 0x80
    1d5e:	025b      	lsls	r3, r3, #9
    1d60:	430b      	orrs	r3, r1
    1d62:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1d64:	4b04      	ldr	r3, [pc, #16]	; (1d78 <system_gclk_gen_enable+0x40>)
    1d66:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d68:	bd10      	pop	{r4, pc}
    1d6a:	46c0      	nop			; (mov r8, r8)
    1d6c:	40000c00 	.word	0x40000c00
    1d70:	00001801 	.word	0x00001801
    1d74:	40000c04 	.word	0x40000c04
    1d78:	00001841 	.word	0x00001841

00001d7c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1d7c:	b570      	push	{r4, r5, r6, lr}
    1d7e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d80:	4a1a      	ldr	r2, [pc, #104]	; (1dec <system_gclk_gen_get_hz+0x70>)
    1d82:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d84:	b25b      	sxtb	r3, r3
    1d86:	2b00      	cmp	r3, #0
    1d88:	dbfb      	blt.n	1d82 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1d8a:	4b19      	ldr	r3, [pc, #100]	; (1df0 <system_gclk_gen_get_hz+0x74>)
    1d8c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1d8e:	4b19      	ldr	r3, [pc, #100]	; (1df4 <system_gclk_gen_get_hz+0x78>)
    1d90:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d92:	4a16      	ldr	r2, [pc, #88]	; (1dec <system_gclk_gen_get_hz+0x70>)
    1d94:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d96:	b25b      	sxtb	r3, r3
    1d98:	2b00      	cmp	r3, #0
    1d9a:	dbfb      	blt.n	1d94 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1d9c:	4e13      	ldr	r6, [pc, #76]	; (1dec <system_gclk_gen_get_hz+0x70>)
    1d9e:	6870      	ldr	r0, [r6, #4]
    1da0:	04c0      	lsls	r0, r0, #19
    1da2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1da4:	4b14      	ldr	r3, [pc, #80]	; (1df8 <system_gclk_gen_get_hz+0x7c>)
    1da6:	4798      	blx	r3
    1da8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1daa:	4b12      	ldr	r3, [pc, #72]	; (1df4 <system_gclk_gen_get_hz+0x78>)
    1dac:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1dae:	6876      	ldr	r6, [r6, #4]
    1db0:	02f6      	lsls	r6, r6, #11
    1db2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1db4:	4b11      	ldr	r3, [pc, #68]	; (1dfc <system_gclk_gen_get_hz+0x80>)
    1db6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1db8:	4a0c      	ldr	r2, [pc, #48]	; (1dec <system_gclk_gen_get_hz+0x70>)
    1dba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1dbc:	b25b      	sxtb	r3, r3
    1dbe:	2b00      	cmp	r3, #0
    1dc0:	dbfb      	blt.n	1dba <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1dc2:	4b0a      	ldr	r3, [pc, #40]	; (1dec <system_gclk_gen_get_hz+0x70>)
    1dc4:	689c      	ldr	r4, [r3, #8]
    1dc6:	0224      	lsls	r4, r4, #8
    1dc8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1dca:	4b0d      	ldr	r3, [pc, #52]	; (1e00 <system_gclk_gen_get_hz+0x84>)
    1dcc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1dce:	2e00      	cmp	r6, #0
    1dd0:	d107      	bne.n	1de2 <system_gclk_gen_get_hz+0x66>
    1dd2:	2c01      	cmp	r4, #1
    1dd4:	d907      	bls.n	1de6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1dd6:	0021      	movs	r1, r4
    1dd8:	0028      	movs	r0, r5
    1dda:	4b0a      	ldr	r3, [pc, #40]	; (1e04 <system_gclk_gen_get_hz+0x88>)
    1ddc:	4798      	blx	r3
    1dde:	0005      	movs	r5, r0
    1de0:	e001      	b.n	1de6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1de2:	3401      	adds	r4, #1
    1de4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1de6:	0028      	movs	r0, r5
    1de8:	bd70      	pop	{r4, r5, r6, pc}
    1dea:	46c0      	nop			; (mov r8, r8)
    1dec:	40000c00 	.word	0x40000c00
    1df0:	00001801 	.word	0x00001801
    1df4:	40000c04 	.word	0x40000c04
    1df8:	00001871 	.word	0x00001871
    1dfc:	40000c08 	.word	0x40000c08
    1e00:	00001841 	.word	0x00001841
    1e04:	00002e79 	.word	0x00002e79

00001e08 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1e08:	b510      	push	{r4, lr}
    1e0a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1e0c:	4b06      	ldr	r3, [pc, #24]	; (1e28 <system_gclk_chan_enable+0x20>)
    1e0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1e10:	4b06      	ldr	r3, [pc, #24]	; (1e2c <system_gclk_chan_enable+0x24>)
    1e12:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1e14:	4a06      	ldr	r2, [pc, #24]	; (1e30 <system_gclk_chan_enable+0x28>)
    1e16:	8853      	ldrh	r3, [r2, #2]
    1e18:	2180      	movs	r1, #128	; 0x80
    1e1a:	01c9      	lsls	r1, r1, #7
    1e1c:	430b      	orrs	r3, r1
    1e1e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1e20:	4b04      	ldr	r3, [pc, #16]	; (1e34 <system_gclk_chan_enable+0x2c>)
    1e22:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1e24:	bd10      	pop	{r4, pc}
    1e26:	46c0      	nop			; (mov r8, r8)
    1e28:	00001801 	.word	0x00001801
    1e2c:	40000c02 	.word	0x40000c02
    1e30:	40000c00 	.word	0x40000c00
    1e34:	00001841 	.word	0x00001841

00001e38 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1e38:	b510      	push	{r4, lr}
    1e3a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1e3c:	4b0f      	ldr	r3, [pc, #60]	; (1e7c <system_gclk_chan_disable+0x44>)
    1e3e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1e40:	4b0f      	ldr	r3, [pc, #60]	; (1e80 <system_gclk_chan_disable+0x48>)
    1e42:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1e44:	4a0f      	ldr	r2, [pc, #60]	; (1e84 <system_gclk_chan_disable+0x4c>)
    1e46:	8853      	ldrh	r3, [r2, #2]
    1e48:	051b      	lsls	r3, r3, #20
    1e4a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1e4c:	8853      	ldrh	r3, [r2, #2]
    1e4e:	490e      	ldr	r1, [pc, #56]	; (1e88 <system_gclk_chan_disable+0x50>)
    1e50:	400b      	ands	r3, r1
    1e52:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1e54:	8853      	ldrh	r3, [r2, #2]
    1e56:	490d      	ldr	r1, [pc, #52]	; (1e8c <system_gclk_chan_disable+0x54>)
    1e58:	400b      	ands	r3, r1
    1e5a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1e5c:	0011      	movs	r1, r2
    1e5e:	2280      	movs	r2, #128	; 0x80
    1e60:	01d2      	lsls	r2, r2, #7
    1e62:	884b      	ldrh	r3, [r1, #2]
    1e64:	4213      	tst	r3, r2
    1e66:	d1fc      	bne.n	1e62 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1e68:	4906      	ldr	r1, [pc, #24]	; (1e84 <system_gclk_chan_disable+0x4c>)
    1e6a:	884a      	ldrh	r2, [r1, #2]
    1e6c:	0203      	lsls	r3, r0, #8
    1e6e:	4806      	ldr	r0, [pc, #24]	; (1e88 <system_gclk_chan_disable+0x50>)
    1e70:	4002      	ands	r2, r0
    1e72:	4313      	orrs	r3, r2
    1e74:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1e76:	4b06      	ldr	r3, [pc, #24]	; (1e90 <system_gclk_chan_disable+0x58>)
    1e78:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1e7a:	bd10      	pop	{r4, pc}
    1e7c:	00001801 	.word	0x00001801
    1e80:	40000c02 	.word	0x40000c02
    1e84:	40000c00 	.word	0x40000c00
    1e88:	fffff0ff 	.word	0xfffff0ff
    1e8c:	ffffbfff 	.word	0xffffbfff
    1e90:	00001841 	.word	0x00001841

00001e94 <system_gclk_chan_set_config>:
{
    1e94:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1e96:	780c      	ldrb	r4, [r1, #0]
    1e98:	0224      	lsls	r4, r4, #8
    1e9a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1e9c:	4b02      	ldr	r3, [pc, #8]	; (1ea8 <system_gclk_chan_set_config+0x14>)
    1e9e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1ea0:	b2a4      	uxth	r4, r4
    1ea2:	4b02      	ldr	r3, [pc, #8]	; (1eac <system_gclk_chan_set_config+0x18>)
    1ea4:	805c      	strh	r4, [r3, #2]
}
    1ea6:	bd10      	pop	{r4, pc}
    1ea8:	00001e39 	.word	0x00001e39
    1eac:	40000c00 	.word	0x40000c00

00001eb0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1eb0:	b510      	push	{r4, lr}
    1eb2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1eb4:	4b06      	ldr	r3, [pc, #24]	; (1ed0 <system_gclk_chan_get_hz+0x20>)
    1eb6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1eb8:	4b06      	ldr	r3, [pc, #24]	; (1ed4 <system_gclk_chan_get_hz+0x24>)
    1eba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1ebc:	4b06      	ldr	r3, [pc, #24]	; (1ed8 <system_gclk_chan_get_hz+0x28>)
    1ebe:	885c      	ldrh	r4, [r3, #2]
    1ec0:	0524      	lsls	r4, r4, #20
    1ec2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1ec4:	4b05      	ldr	r3, [pc, #20]	; (1edc <system_gclk_chan_get_hz+0x2c>)
    1ec6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1ec8:	0020      	movs	r0, r4
    1eca:	4b05      	ldr	r3, [pc, #20]	; (1ee0 <system_gclk_chan_get_hz+0x30>)
    1ecc:	4798      	blx	r3
}
    1ece:	bd10      	pop	{r4, pc}
    1ed0:	00001801 	.word	0x00001801
    1ed4:	40000c02 	.word	0x40000c02
    1ed8:	40000c00 	.word	0x40000c00
    1edc:	00001841 	.word	0x00001841
    1ee0:	00001d7d 	.word	0x00001d7d

00001ee4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1ee4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1ee6:	78d3      	ldrb	r3, [r2, #3]
    1ee8:	2b00      	cmp	r3, #0
    1eea:	d135      	bne.n	1f58 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1eec:	7813      	ldrb	r3, [r2, #0]
    1eee:	2b80      	cmp	r3, #128	; 0x80
    1ef0:	d029      	beq.n	1f46 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1ef2:	061b      	lsls	r3, r3, #24
    1ef4:	2480      	movs	r4, #128	; 0x80
    1ef6:	0264      	lsls	r4, r4, #9
    1ef8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1efa:	7854      	ldrb	r4, [r2, #1]
    1efc:	2502      	movs	r5, #2
    1efe:	43ac      	bics	r4, r5
    1f00:	d106      	bne.n	1f10 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1f02:	7894      	ldrb	r4, [r2, #2]
    1f04:	2c00      	cmp	r4, #0
    1f06:	d120      	bne.n	1f4a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1f08:	2480      	movs	r4, #128	; 0x80
    1f0a:	02a4      	lsls	r4, r4, #10
    1f0c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1f0e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1f10:	7854      	ldrb	r4, [r2, #1]
    1f12:	3c01      	subs	r4, #1
    1f14:	2c01      	cmp	r4, #1
    1f16:	d91c      	bls.n	1f52 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1f18:	040d      	lsls	r5, r1, #16
    1f1a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1f1c:	24a0      	movs	r4, #160	; 0xa0
    1f1e:	05e4      	lsls	r4, r4, #23
    1f20:	432c      	orrs	r4, r5
    1f22:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f24:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1f26:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1f28:	24d0      	movs	r4, #208	; 0xd0
    1f2a:	0624      	lsls	r4, r4, #24
    1f2c:	432c      	orrs	r4, r5
    1f2e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f30:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1f32:	78d4      	ldrb	r4, [r2, #3]
    1f34:	2c00      	cmp	r4, #0
    1f36:	d122      	bne.n	1f7e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1f38:	035b      	lsls	r3, r3, #13
    1f3a:	d51c      	bpl.n	1f76 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1f3c:	7893      	ldrb	r3, [r2, #2]
    1f3e:	2b01      	cmp	r3, #1
    1f40:	d01e      	beq.n	1f80 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1f42:	6141      	str	r1, [r0, #20]
    1f44:	e017      	b.n	1f76 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1f46:	2300      	movs	r3, #0
    1f48:	e7d7      	b.n	1efa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1f4a:	24c0      	movs	r4, #192	; 0xc0
    1f4c:	02e4      	lsls	r4, r4, #11
    1f4e:	4323      	orrs	r3, r4
    1f50:	e7dd      	b.n	1f0e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1f52:	4c0d      	ldr	r4, [pc, #52]	; (1f88 <_system_pinmux_config+0xa4>)
    1f54:	4023      	ands	r3, r4
    1f56:	e7df      	b.n	1f18 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1f58:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1f5a:	040c      	lsls	r4, r1, #16
    1f5c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1f5e:	23a0      	movs	r3, #160	; 0xa0
    1f60:	05db      	lsls	r3, r3, #23
    1f62:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f64:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1f66:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1f68:	23d0      	movs	r3, #208	; 0xd0
    1f6a:	061b      	lsls	r3, r3, #24
    1f6c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f6e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1f70:	78d3      	ldrb	r3, [r2, #3]
    1f72:	2b00      	cmp	r3, #0
    1f74:	d103      	bne.n	1f7e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1f76:	7853      	ldrb	r3, [r2, #1]
    1f78:	3b01      	subs	r3, #1
    1f7a:	2b01      	cmp	r3, #1
    1f7c:	d902      	bls.n	1f84 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1f7e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1f80:	6181      	str	r1, [r0, #24]
    1f82:	e7f8      	b.n	1f76 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1f84:	6081      	str	r1, [r0, #8]
}
    1f86:	e7fa      	b.n	1f7e <_system_pinmux_config+0x9a>
    1f88:	fffbffff 	.word	0xfffbffff

00001f8c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1f8c:	b510      	push	{r4, lr}
    1f8e:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f90:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f92:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1f94:	2900      	cmp	r1, #0
    1f96:	d104      	bne.n	1fa2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1f98:	0943      	lsrs	r3, r0, #5
    1f9a:	01db      	lsls	r3, r3, #7
    1f9c:	4905      	ldr	r1, [pc, #20]	; (1fb4 <system_pinmux_pin_set_config+0x28>)
    1f9e:	468c      	mov	ip, r1
    1fa0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1fa2:	241f      	movs	r4, #31
    1fa4:	4020      	ands	r0, r4
    1fa6:	2101      	movs	r1, #1
    1fa8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1faa:	0018      	movs	r0, r3
    1fac:	4b02      	ldr	r3, [pc, #8]	; (1fb8 <system_pinmux_pin_set_config+0x2c>)
    1fae:	4798      	blx	r3
}
    1fb0:	bd10      	pop	{r4, pc}
    1fb2:	46c0      	nop			; (mov r8, r8)
    1fb4:	41004400 	.word	0x41004400
    1fb8:	00001ee5 	.word	0x00001ee5

00001fbc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1fbc:	4770      	bx	lr
	...

00001fc0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1fc0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1fc2:	4b05      	ldr	r3, [pc, #20]	; (1fd8 <system_init+0x18>)
    1fc4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1fc6:	4b05      	ldr	r3, [pc, #20]	; (1fdc <system_init+0x1c>)
    1fc8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1fca:	4b05      	ldr	r3, [pc, #20]	; (1fe0 <system_init+0x20>)
    1fcc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1fce:	4b05      	ldr	r3, [pc, #20]	; (1fe4 <system_init+0x24>)
    1fd0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1fd2:	4b05      	ldr	r3, [pc, #20]	; (1fe8 <system_init+0x28>)
    1fd4:	4798      	blx	r3
}
    1fd6:	bd10      	pop	{r4, pc}
    1fd8:	00001ae1 	.word	0x00001ae1
    1fdc:	000017fd 	.word	0x000017fd
    1fe0:	00001fbd 	.word	0x00001fbd
    1fe4:	00001fbd 	.word	0x00001fbd
    1fe8:	00001fbd 	.word	0x00001fbd

00001fec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1fec:	e7fe      	b.n	1fec <Dummy_Handler>
	...

00001ff0 <Reset_Handler>:
{
    1ff0:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    1ff2:	4a26      	ldr	r2, [pc, #152]	; (208c <Reset_Handler+0x9c>)
    1ff4:	4b26      	ldr	r3, [pc, #152]	; (2090 <Reset_Handler+0xa0>)
    1ff6:	429a      	cmp	r2, r3
    1ff8:	d011      	beq.n	201e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1ffa:	001a      	movs	r2, r3
    1ffc:	4b25      	ldr	r3, [pc, #148]	; (2094 <Reset_Handler+0xa4>)
    1ffe:	429a      	cmp	r2, r3
    2000:	d20d      	bcs.n	201e <Reset_Handler+0x2e>
    2002:	4a25      	ldr	r2, [pc, #148]	; (2098 <Reset_Handler+0xa8>)
    2004:	3303      	adds	r3, #3
    2006:	1a9b      	subs	r3, r3, r2
    2008:	089b      	lsrs	r3, r3, #2
    200a:	3301      	adds	r3, #1
    200c:	009b      	lsls	r3, r3, #2
    200e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2010:	481f      	ldr	r0, [pc, #124]	; (2090 <Reset_Handler+0xa0>)
    2012:	491e      	ldr	r1, [pc, #120]	; (208c <Reset_Handler+0x9c>)
    2014:	588c      	ldr	r4, [r1, r2]
    2016:	5084      	str	r4, [r0, r2]
    2018:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    201a:	429a      	cmp	r2, r3
    201c:	d1fa      	bne.n	2014 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    201e:	4a1f      	ldr	r2, [pc, #124]	; (209c <Reset_Handler+0xac>)
    2020:	4b1f      	ldr	r3, [pc, #124]	; (20a0 <Reset_Handler+0xb0>)
    2022:	429a      	cmp	r2, r3
    2024:	d20a      	bcs.n	203c <Reset_Handler+0x4c>
    2026:	43d3      	mvns	r3, r2
    2028:	491d      	ldr	r1, [pc, #116]	; (20a0 <Reset_Handler+0xb0>)
    202a:	185b      	adds	r3, r3, r1
    202c:	2103      	movs	r1, #3
    202e:	438b      	bics	r3, r1
    2030:	3304      	adds	r3, #4
    2032:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2034:	2100      	movs	r1, #0
    2036:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2038:	4293      	cmp	r3, r2
    203a:	d1fc      	bne.n	2036 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    203c:	4a19      	ldr	r2, [pc, #100]	; (20a4 <Reset_Handler+0xb4>)
    203e:	21ff      	movs	r1, #255	; 0xff
    2040:	4b19      	ldr	r3, [pc, #100]	; (20a8 <Reset_Handler+0xb8>)
    2042:	438b      	bics	r3, r1
    2044:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2046:	39fd      	subs	r1, #253	; 0xfd
    2048:	2390      	movs	r3, #144	; 0x90
    204a:	005b      	lsls	r3, r3, #1
    204c:	4a17      	ldr	r2, [pc, #92]	; (20ac <Reset_Handler+0xbc>)
    204e:	50d1      	str	r1, [r2, r3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2050:	4b17      	ldr	r3, [pc, #92]	; (20b0 <Reset_Handler+0xc0>)
    2052:	7b9a      	ldrb	r2, [r3, #14]
    2054:	312e      	adds	r1, #46	; 0x2e
    2056:	438a      	bics	r2, r1
    2058:	2120      	movs	r1, #32
    205a:	430a      	orrs	r2, r1
    205c:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    205e:	7b9a      	ldrb	r2, [r3, #14]
    2060:	210c      	movs	r1, #12
    2062:	438a      	bics	r2, r1
    2064:	2108      	movs	r1, #8
    2066:	430a      	orrs	r2, r1
    2068:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    206a:	7b9a      	ldrb	r2, [r3, #14]
    206c:	2103      	movs	r1, #3
    206e:	438a      	bics	r2, r1
    2070:	2102      	movs	r1, #2
    2072:	430a      	orrs	r2, r1
    2074:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2076:	4a0f      	ldr	r2, [pc, #60]	; (20b4 <Reset_Handler+0xc4>)
    2078:	6853      	ldr	r3, [r2, #4]
    207a:	2180      	movs	r1, #128	; 0x80
    207c:	430b      	orrs	r3, r1
    207e:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2080:	4b0d      	ldr	r3, [pc, #52]	; (20b8 <Reset_Handler+0xc8>)
    2082:	4798      	blx	r3
        main();
    2084:	4b0d      	ldr	r3, [pc, #52]	; (20bc <Reset_Handler+0xcc>)
    2086:	4798      	blx	r3
    2088:	e7fe      	b.n	2088 <Reset_Handler+0x98>
    208a:	46c0      	nop			; (mov r8, r8)
    208c:	00003464 	.word	0x00003464
    2090:	20000000 	.word	0x20000000
    2094:	20000130 	.word	0x20000130
    2098:	20000004 	.word	0x20000004
    209c:	20000130 	.word	0x20000130
    20a0:	200008b8 	.word	0x200008b8
    20a4:	e000ed00 	.word	0xe000ed00
    20a8:	00000000 	.word	0x00000000
    20ac:	41007000 	.word	0x41007000
    20b0:	41004800 	.word	0x41004800
    20b4:	41004000 	.word	0x41004000
    20b8:	00003165 	.word	0x00003165
    20bc:	00002e11 	.word	0x00002e11

000020c0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    20c0:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    20c2:	4a06      	ldr	r2, [pc, #24]	; (20dc <_sbrk+0x1c>)
    20c4:	6812      	ldr	r2, [r2, #0]
    20c6:	2a00      	cmp	r2, #0
    20c8:	d004      	beq.n	20d4 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    20ca:	4a04      	ldr	r2, [pc, #16]	; (20dc <_sbrk+0x1c>)
    20cc:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    20ce:	18c3      	adds	r3, r0, r3
    20d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    20d2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    20d4:	4902      	ldr	r1, [pc, #8]	; (20e0 <_sbrk+0x20>)
    20d6:	4a01      	ldr	r2, [pc, #4]	; (20dc <_sbrk+0x1c>)
    20d8:	6011      	str	r1, [r2, #0]
    20da:	e7f6      	b.n	20ca <_sbrk+0xa>
    20dc:	200001e8 	.word	0x200001e8
    20e0:	20000cb8 	.word	0x20000cb8

000020e4 <updateBluetoothMode>:

extern volatile bool I2CReadComplete;
extern uint8_t I2CReadBuffer[DATA_LENGTH_LEDS];

void updateBluetoothMode()
{
    20e4:	b570      	push	{r4, r5, r6, lr}
	uint8_t i =0;
	if(I2CReadComplete == true)
    20e6:	4b0a      	ldr	r3, [pc, #40]	; (2110 <updateBluetoothMode+0x2c>)
    20e8:	781b      	ldrb	r3, [r3, #0]
    20ea:	2b00      	cmp	r3, #0
    20ec:	d00f      	beq.n	210e <updateBluetoothMode+0x2a>
	{
		I2CReadComplete = false;
    20ee:	2200      	movs	r2, #0
    20f0:	4b07      	ldr	r3, [pc, #28]	; (2110 <updateBluetoothMode+0x2c>)
    20f2:	701a      	strb	r2, [r3, #0]
		for(i=1;i<4;i++)
		{
			convertMatrix2Shift(I2CReadBuffer+1+18*(i-1),i);
    20f4:	4c07      	ldr	r4, [pc, #28]	; (2114 <updateBluetoothMode+0x30>)
    20f6:	2101      	movs	r1, #1
    20f8:	0020      	movs	r0, r4
    20fa:	4d07      	ldr	r5, [pc, #28]	; (2118 <updateBluetoothMode+0x34>)
    20fc:	47a8      	blx	r5
    20fe:	0020      	movs	r0, r4
    2100:	3012      	adds	r0, #18
    2102:	2102      	movs	r1, #2
    2104:	47a8      	blx	r5
    2106:	0020      	movs	r0, r4
    2108:	3024      	adds	r0, #36	; 0x24
    210a:	2103      	movs	r1, #3
    210c:	47a8      	blx	r5
		}
	}
    210e:	bd70      	pop	{r4, r5, r6, pc}
    2110:	2000028a 	.word	0x2000028a
    2114:	20000859 	.word	0x20000859
    2118:	00002b35 	.word	0x00002b35

0000211c <updateLEDMatrix>:
}

void updateLEDMatrix()
{
	
	updateLEDRows = true;
    211c:	2201      	movs	r2, #1
    211e:	4b03      	ldr	r3, [pc, #12]	; (212c <updateLEDMatrix+0x10>)
    2120:	701a      	strb	r2, [r3, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2122:	320f      	adds	r2, #15
    2124:	4b02      	ldr	r3, [pc, #8]	; (2130 <updateLEDMatrix+0x14>)
    2126:	61da      	str	r2, [r3, #28]
	port_pin_toggle_output_level(TP1);
	//updateSPIValues();
}
    2128:	4770      	bx	lr
    212a:	46c0      	nop			; (mov r8, r8)
    212c:	200001fa 	.word	0x200001fa
    2130:	41004400 	.word	0x41004400

00002134 <updateSPIValues>:
{
    2134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2136:	46ce      	mov	lr, r9
    2138:	4647      	mov	r7, r8
    213a:	b580      	push	{r7, lr}
    213c:	2400      	movs	r4, #0
		SPISend[0] = 0x80 >> j;
    213e:	4b16      	ldr	r3, [pc, #88]	; (2198 <updateSPIValues+0x64>)
    2140:	4698      	mov	r8, r3
			SPISend[i*3 + 1] = ~BMatrix[3-i][j];
    2142:	4e16      	ldr	r6, [pc, #88]	; (219c <updateSPIValues+0x68>)
			SPISend[i*3 + 2] = ~GMatrix[3-i][j];
    2144:	4b16      	ldr	r3, [pc, #88]	; (21a0 <updateSPIValues+0x6c>)
    2146:	4699      	mov	r9, r3
    2148:	e009      	b.n	215e <updateSPIValues+0x2a>
		LEDMatrixSend(SPISend);
    214a:	4813      	ldr	r0, [pc, #76]	; (2198 <updateSPIValues+0x64>)
    214c:	4b15      	ldr	r3, [pc, #84]	; (21a4 <updateSPIValues+0x70>)
    214e:	4798      	blx	r3
		delay_cycles_us(400);
    2150:	20c8      	movs	r0, #200	; 0xc8
    2152:	0040      	lsls	r0, r0, #1
    2154:	4b14      	ldr	r3, [pc, #80]	; (21a8 <updateSPIValues+0x74>)
    2156:	4798      	blx	r3
    2158:	3401      	adds	r4, #1
	for(j=0;j<8;j++)
    215a:	2c08      	cmp	r4, #8
    215c:	d018      	beq.n	2190 <updateSPIValues+0x5c>
		SPISend[0] = 0x80 >> j;
    215e:	0025      	movs	r5, r4
    2160:	2380      	movs	r3, #128	; 0x80
    2162:	4123      	asrs	r3, r4
    2164:	4642      	mov	r2, r8
    2166:	7013      	strb	r3, [r2, #0]
    2168:	2103      	movs	r1, #3
			SPISend[i*3 + 3] = ~RMatrix[3-i][j];
    216a:	4f10      	ldr	r7, [pc, #64]	; (21ac <updateSPIValues+0x78>)
			SPISend[i*3 + 1] = ~BMatrix[3-i][j];
    216c:	00cb      	lsls	r3, r1, #3
    216e:	18f0      	adds	r0, r6, r3
    2170:	5d40      	ldrb	r0, [r0, r5]
    2172:	43c0      	mvns	r0, r0
    2174:	7050      	strb	r0, [r2, #1]
			SPISend[i*3 + 2] = ~GMatrix[3-i][j];
    2176:	4648      	mov	r0, r9
    2178:	18c0      	adds	r0, r0, r3
    217a:	5d40      	ldrb	r0, [r0, r5]
    217c:	43c0      	mvns	r0, r0
    217e:	7090      	strb	r0, [r2, #2]
			SPISend[i*3 + 3] = ~RMatrix[3-i][j];
    2180:	18fb      	adds	r3, r7, r3
    2182:	5d5b      	ldrb	r3, [r3, r5]
    2184:	43db      	mvns	r3, r3
    2186:	70d3      	strb	r3, [r2, #3]
    2188:	3203      	adds	r2, #3
		for(i=0;i<4;i++)
    218a:	3901      	subs	r1, #1
    218c:	d2ee      	bcs.n	216c <updateSPIValues+0x38>
    218e:	e7dc      	b.n	214a <updateSPIValues+0x16>
}
    2190:	bc0c      	pop	{r2, r3}
    2192:	4690      	mov	r8, r2
    2194:	4699      	mov	r9, r3
    2196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2198:	200001ec 	.word	0x200001ec
    219c:	20000838 	.word	0x20000838
    21a0:	20000890 	.word	0x20000890
    21a4:	000028c9 	.word	0x000028c9
    21a8:	0000012d 	.word	0x0000012d
    21ac:	20000818 	.word	0x20000818

000021b0 <initLEDMatrixTimer>:
{
    21b0:	b510      	push	{r4, lr}
    21b2:	b08e      	sub	sp, #56	; 0x38

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    21b4:	aa01      	add	r2, sp, #4
    21b6:	2300      	movs	r3, #0
    21b8:	2100      	movs	r1, #0
    21ba:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    21bc:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    21be:	2000      	movs	r0, #0
    21c0:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    21c2:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    21c4:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    21c6:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    21c8:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    21ca:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    21cc:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    21ce:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    21d0:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    21d2:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    21d4:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    21d6:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    21d8:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    21da:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.enable_capture_on_channel[0]		=		true;
    21dc:	3301      	adds	r3, #1
    21de:	72d3      	strb	r3, [r2, #11]
	config_tc.counter_size						=		TC_COUNTER_SIZE_8BIT; //8
    21e0:	3303      	adds	r3, #3
    21e2:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source						=		GCLK_GENERATOR_3 ;
    21e4:	3b01      	subs	r3, #1
    21e6:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler					=		TC_CLOCK_PRESCALER_DIV64; //1024
    21e8:	23a0      	movs	r3, #160	; 0xa0
    21ea:	00db      	lsls	r3, r3, #3
    21ec:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period				=		0xFF;
    21ee:	21ff      	movs	r1, #255	; 0xff
    21f0:	2329      	movs	r3, #41	; 0x29
    21f2:	54d1      	strb	r1, [r2, r3]
	tc_init(&tcLEDMatrix, LED_MATRIX_TIMER , &config_tc);
    21f4:	4c07      	ldr	r4, [pc, #28]	; (2214 <initLEDMatrixTimer+0x64>)
    21f6:	4908      	ldr	r1, [pc, #32]	; (2218 <initLEDMatrixTimer+0x68>)
    21f8:	0020      	movs	r0, r4
    21fa:	4b08      	ldr	r3, [pc, #32]	; (221c <initLEDMatrixTimer+0x6c>)
    21fc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    21fe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2200:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2202:	b25b      	sxtb	r3, r3
    2204:	2b00      	cmp	r3, #0
    2206:	dbfb      	blt.n	2200 <initLEDMatrixTimer+0x50>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    2208:	8813      	ldrh	r3, [r2, #0]
    220a:	2102      	movs	r1, #2
    220c:	430b      	orrs	r3, r1
    220e:	8013      	strh	r3, [r2, #0]
}
    2210:	b00e      	add	sp, #56	; 0x38
    2212:	bd10      	pop	{r4, pc}
    2214:	20000308 	.word	0x20000308
    2218:	42001800 	.word	0x42001800
    221c:	000014f1 	.word	0x000014f1

00002220 <initLEDMatrixTimerCallbacks>:

void initLEDMatrixTimerCallbacks()
{
    2220:	b510      	push	{r4, lr}
	tc_register_callback(&tcLEDMatrix, updateLEDMatrix,TC_CALLBACK_OVERFLOW);
    2222:	4c0c      	ldr	r4, [pc, #48]	; (2254 <initLEDMatrixTimerCallbacks+0x34>)
    2224:	2200      	movs	r2, #0
    2226:	490c      	ldr	r1, [pc, #48]	; (2258 <initLEDMatrixTimerCallbacks+0x38>)
    2228:	0020      	movs	r0, r4
    222a:	4b0c      	ldr	r3, [pc, #48]	; (225c <initLEDMatrixTimerCallbacks+0x3c>)
    222c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    222e:	6820      	ldr	r0, [r4, #0]
    2230:	4b0b      	ldr	r3, [pc, #44]	; (2260 <initLEDMatrixTimerCallbacks+0x40>)
    2232:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2234:	4b0b      	ldr	r3, [pc, #44]	; (2264 <initLEDMatrixTimerCallbacks+0x44>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2236:	5c1a      	ldrb	r2, [r3, r0]
    2238:	231f      	movs	r3, #31
    223a:	4013      	ands	r3, r2
    223c:	2201      	movs	r2, #1
    223e:	0011      	movs	r1, r2
    2240:	4099      	lsls	r1, r3
    2242:	4b09      	ldr	r3, [pc, #36]	; (2268 <initLEDMatrixTimerCallbacks+0x48>)
    2244:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    2246:	7e63      	ldrb	r3, [r4, #25]
    2248:	2101      	movs	r1, #1
    224a:	430b      	orrs	r3, r1
    224c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    224e:	6823      	ldr	r3, [r4, #0]
    2250:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&tcLEDMatrix, TC_CALLBACK_OVERFLOW);
}
    2252:	bd10      	pop	{r4, pc}
    2254:	20000308 	.word	0x20000308
    2258:	0000211d 	.word	0x0000211d
    225c:	00001721 	.word	0x00001721
    2260:	000014cd 	.word	0x000014cd
    2264:	00003440 	.word	0x00003440
    2268:	e000e100 	.word	0xe000e100

0000226c <initMatrixStandbyMode>:

void initMatrixStandbyMode()
{
    226c:	b510      	push	{r4, lr}
	BBTLogo(3);
    226e:	2003      	movs	r0, #3
    2270:	4b01      	ldr	r3, [pc, #4]	; (2278 <initMatrixStandbyMode+0xc>)
    2272:	4798      	blx	r3
}
    2274:	bd10      	pop	{r4, pc}
    2276:	46c0      	nop			; (mov r8, r8)
    2278:	00002d71 	.word	0x00002d71

0000227c <updateLEDMatrixArray>:

void updateLEDMatrixArray(uint8_t currentLEDMatrixMode)
{
    227c:	b510      	push	{r4, lr}
	uint8_t i = 0;
	switch(currentLEDMatrixMode)
    227e:	2801      	cmp	r0, #1
    2280:	d002      	beq.n	2288 <updateLEDMatrixArray+0xc>
    2282:	2802      	cmp	r0, #2
    2284:	d003      	beq.n	228e <updateLEDMatrixArray+0x12>
			updateBluetoothMode();
			break;
		default:
			break;
	}
}
    2286:	bd10      	pop	{r4, pc}
			updateMatrixMultiplyMode();
    2288:	4b02      	ldr	r3, [pc, #8]	; (2294 <updateLEDMatrixArray+0x18>)
    228a:	4798      	blx	r3
			break;
    228c:	e7fb      	b.n	2286 <updateLEDMatrixArray+0xa>
			updateBluetoothMode();
    228e:	4b02      	ldr	r3, [pc, #8]	; (2298 <updateLEDMatrixArray+0x1c>)
    2290:	4798      	blx	r3
}
    2292:	e7f8      	b.n	2286 <updateLEDMatrixArray+0xa>
    2294:	000025cd 	.word	0x000025cd
    2298:	000020e5 	.word	0x000020e5

0000229c <LEDMatrixControl>:

void LEDMatrixControl()
{
    229c:	b510      	push	{r4, lr}
	static uint8_t prevLEDMatrixMode	= 255; 
	static uint8_t currentLEDMatrixMode = 0;
	currentLEDMatrixMode  =  2;
    229e:	2202      	movs	r2, #2
    22a0:	4b12      	ldr	r3, [pc, #72]	; (22ec <LEDMatrixControl+0x50>)
    22a2:	701a      	strb	r2, [r3, #0]
	if(prevLEDMatrixMode != currentLEDMatrixMode)
    22a4:	4b12      	ldr	r3, [pc, #72]	; (22f0 <LEDMatrixControl+0x54>)
    22a6:	781b      	ldrb	r3, [r3, #0]
    22a8:	2b02      	cmp	r3, #2
    22aa:	d009      	beq.n	22c0 <LEDMatrixControl+0x24>
	{
		switch(LEDMatrixMode)
    22ac:	4b11      	ldr	r3, [pc, #68]	; (22f4 <LEDMatrixControl+0x58>)
    22ae:	781b      	ldrb	r3, [r3, #0]
    22b0:	2b00      	cmp	r3, #0
    22b2:	d00e      	beq.n	22d2 <LEDMatrixControl+0x36>
    22b4:	2b01      	cmp	r3, #1
    22b6:	d00f      	beq.n	22d8 <LEDMatrixControl+0x3c>
			case BLUETOOTH_MODE:
				break;
			default:
				break;
		}
		prevLEDMatrixMode = currentLEDMatrixMode;
    22b8:	4b0c      	ldr	r3, [pc, #48]	; (22ec <LEDMatrixControl+0x50>)
    22ba:	781a      	ldrb	r2, [r3, #0]
    22bc:	4b0c      	ldr	r3, [pc, #48]	; (22f0 <LEDMatrixControl+0x54>)
    22be:	701a      	strb	r2, [r3, #0]
	}
	if(updateLEDRows == true)
    22c0:	4b0d      	ldr	r3, [pc, #52]	; (22f8 <LEDMatrixControl+0x5c>)
    22c2:	781b      	ldrb	r3, [r3, #0]
    22c4:	2b00      	cmp	r3, #0
    22c6:	d10a      	bne.n	22de <LEDMatrixControl+0x42>
	{
		updateLEDRows = false;
		updateSPIValues();
	}
	
	updateLEDMatrixArray(currentLEDMatrixMode);
    22c8:	4b08      	ldr	r3, [pc, #32]	; (22ec <LEDMatrixControl+0x50>)
    22ca:	7818      	ldrb	r0, [r3, #0]
    22cc:	4b0b      	ldr	r3, [pc, #44]	; (22fc <LEDMatrixControl+0x60>)
    22ce:	4798      	blx	r3
}
    22d0:	bd10      	pop	{r4, pc}
				initMatrixStandbyMode();
    22d2:	4b0b      	ldr	r3, [pc, #44]	; (2300 <LEDMatrixControl+0x64>)
    22d4:	4798      	blx	r3
				break;
    22d6:	e7ef      	b.n	22b8 <LEDMatrixControl+0x1c>
				initMatrixMultiplyMode();
    22d8:	4b0a      	ldr	r3, [pc, #40]	; (2304 <LEDMatrixControl+0x68>)
    22da:	4798      	blx	r3
				break;
    22dc:	e7ec      	b.n	22b8 <LEDMatrixControl+0x1c>
		updateLEDRows = false;
    22de:	2200      	movs	r2, #0
    22e0:	4b05      	ldr	r3, [pc, #20]	; (22f8 <LEDMatrixControl+0x5c>)
    22e2:	701a      	strb	r2, [r3, #0]
		updateSPIValues();
    22e4:	4b08      	ldr	r3, [pc, #32]	; (2308 <LEDMatrixControl+0x6c>)
    22e6:	4798      	blx	r3
    22e8:	e7ee      	b.n	22c8 <LEDMatrixControl+0x2c>
    22ea:	46c0      	nop			; (mov r8, r8)
    22ec:	200001f9 	.word	0x200001f9
    22f0:	20000015 	.word	0x20000015
    22f4:	2000028c 	.word	0x2000028c
    22f8:	200001fa 	.word	0x200001fa
    22fc:	0000227d 	.word	0x0000227d
    2300:	0000226d 	.word	0x0000226d
    2304:	00002611 	.word	0x00002611
    2308:	00002135 	.word	0x00002135

0000230c <LEDMatrixTimerInit>:

void LEDMatrixTimerInit()
{
    230c:	b510      	push	{r4, lr}
	initLEDMatrixTimer();
    230e:	4b02      	ldr	r3, [pc, #8]	; (2318 <LEDMatrixTimerInit+0xc>)
    2310:	4798      	blx	r3
	initLEDMatrixTimerCallbacks();
    2312:	4b02      	ldr	r3, [pc, #8]	; (231c <LEDMatrixTimerInit+0x10>)
    2314:	4798      	blx	r3
	
    2316:	bd10      	pop	{r4, pc}
    2318:	000021b1 	.word	0x000021b1
    231c:	00002221 	.word	0x00002221

00002320 <i2c_write_complete_callback>:
	}
}

void i2c_write_complete_callback()
{
	I2CWriteComplete = true;
    2320:	2201      	movs	r2, #1
    2322:	4b01      	ldr	r3, [pc, #4]	; (2328 <i2c_write_complete_callback+0x8>)
    2324:	701a      	strb	r2, [r3, #0]
}
    2326:	4770      	bx	lr
    2328:	2000028b 	.word	0x2000028b

0000232c <i2c_read_complete_callback>:

void i2c_read_complete_callback()
{
	uint8_t i =0;
	I2CReadComplete = true;
    232c:	2201      	movs	r2, #1
    232e:	4b05      	ldr	r3, [pc, #20]	; (2344 <i2c_read_complete_callback+0x18>)
    2330:	701a      	strb	r2, [r3, #0]
    2332:	2300      	movs	r3, #0
	for(i=0;i<DATA_LENGTH_LEDS;i++)
	{
		I2CReadBuffer[i] = read_buffer[i];
    2334:	4804      	ldr	r0, [pc, #16]	; (2348 <i2c_read_complete_callback+0x1c>)
    2336:	4905      	ldr	r1, [pc, #20]	; (234c <i2c_read_complete_callback+0x20>)
    2338:	5c5a      	ldrb	r2, [r3, r1]
    233a:	54c2      	strb	r2, [r0, r3]
    233c:	3301      	adds	r3, #1
	for(i=0;i<DATA_LENGTH_LEDS;i++)
    233e:	2b37      	cmp	r3, #55	; 0x37
    2340:	d1fa      	bne.n	2338 <i2c_read_complete_callback+0xc>
	}
	/*
	if(I2CReadBuffer[1] == 'M')
	*/
}
    2342:	4770      	bx	lr
    2344:	2000028a 	.word	0x2000028a
    2348:	20000858 	.word	0x20000858
    234c:	20000204 	.word	0x20000204

00002350 <i2c_read_request_callback>:
{
    2350:	b510      	push	{r4, lr}
	if(sensorsUpdate == false)
    2352:	4b09      	ldr	r3, [pc, #36]	; (2378 <i2c_read_request_callback+0x28>)
    2354:	781b      	ldrb	r3, [r3, #0]
    2356:	2b00      	cmp	r3, #0
    2358:	d106      	bne.n	2368 <i2c_read_request_callback+0x18>
		tempDialOutputs[0]	   = useDialLValue;
    235a:	4b08      	ldr	r3, [pc, #32]	; (237c <i2c_read_request_callback+0x2c>)
    235c:	781a      	ldrb	r2, [r3, #0]
    235e:	4b08      	ldr	r3, [pc, #32]	; (2380 <i2c_read_request_callback+0x30>)
    2360:	701a      	strb	r2, [r3, #0]
		tempDialOutputs[1]	   = useDialRValue;
    2362:	4a08      	ldr	r2, [pc, #32]	; (2384 <i2c_read_request_callback+0x34>)
    2364:	7812      	ldrb	r2, [r2, #0]
    2366:	705a      	strb	r2, [r3, #1]
	packet.data_length = DATA_LENGTH_SENSORS;
    2368:	4907      	ldr	r1, [pc, #28]	; (2388 <i2c_read_request_callback+0x38>)
    236a:	2302      	movs	r3, #2
    236c:	800b      	strh	r3, [r1, #0]
	packet.data        = tempDialOutputs;
    236e:	4b04      	ldr	r3, [pc, #16]	; (2380 <i2c_read_request_callback+0x30>)
    2370:	604b      	str	r3, [r1, #4]
	i2c_slave_write_packet_job(module, &packet);
    2372:	4b06      	ldr	r3, [pc, #24]	; (238c <i2c_read_request_callback+0x3c>)
    2374:	4798      	blx	r3
}
    2376:	bd10      	pop	{r4, pc}
    2378:	2000028d 	.word	0x2000028d
    237c:	20000290 	.word	0x20000290
    2380:	2000023c 	.word	0x2000023c
    2384:	20000292 	.word	0x20000292
    2388:	200001fc 	.word	0x200001fc
    238c:	00000bef 	.word	0x00000bef

00002390 <i2c_write_request_callback>:
{
    2390:	b510      	push	{r4, lr}
	packet.data_length = DATA_LENGTH_LEDS;
    2392:	4904      	ldr	r1, [pc, #16]	; (23a4 <i2c_write_request_callback+0x14>)
    2394:	2337      	movs	r3, #55	; 0x37
    2396:	800b      	strh	r3, [r1, #0]
	packet.data        = read_buffer;
    2398:	4b03      	ldr	r3, [pc, #12]	; (23a8 <i2c_write_request_callback+0x18>)
    239a:	604b      	str	r3, [r1, #4]
	if (i2c_slave_read_packet_job(module, &packet) != STATUS_OK) {
    239c:	4b03      	ldr	r3, [pc, #12]	; (23ac <i2c_write_request_callback+0x1c>)
    239e:	4798      	blx	r3
}
    23a0:	bd10      	pop	{r4, pc}
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	200001fc 	.word	0x200001fc
    23a8:	20000204 	.word	0x20000204
    23ac:	00000bc7 	.word	0x00000bc7

000023b0 <configure_i2c_slave>:

//! [initialize_i2c]
void configure_i2c_slave(void)
{
    23b0:	b530      	push	{r4, r5, lr}
    23b2:	b08b      	sub	sp, #44	; 0x2c
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
    23b4:	2200      	movs	r2, #0
    23b6:	466b      	mov	r3, sp
    23b8:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    23ba:	2380      	movs	r3, #128	; 0x80
    23bc:	039b      	lsls	r3, r3, #14
    23be:	9301      	str	r3, [sp, #4]
	config->buffer_timeout = 65535;
    23c0:	2301      	movs	r3, #1
    23c2:	425b      	negs	r3, r3
    23c4:	4669      	mov	r1, sp
    23c6:	810b      	strh	r3, [r1, #8]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    23c8:	2300      	movs	r3, #0
    23ca:	814a      	strh	r2, [r1, #10]
	config->address = 0;
	config->address_mask = 0;
    23cc:	81ca      	strh	r2, [r1, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
    23ce:	740b      	strb	r3, [r1, #16]
#endif
	config->enable_general_call_address = false;
    23d0:	744b      	strb	r3, [r1, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    23d2:	9205      	str	r2, [sp, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
    23d4:	760b      	strb	r3, [r1, #24]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    23d6:	764b      	strb	r3, [r1, #25]
	config->run_in_standby = false;
    23d8:	768b      	strb	r3, [r1, #26]
	config->pinmux_pad0 = PINMUX_DEFAULT;
	config->pinmux_pad1 = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    23da:	2224      	movs	r2, #36	; 0x24
    23dc:	548b      	strb	r3, [r1, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    23de:	3201      	adds	r2, #1
    23e0:	548b      	strb	r3, [r1, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    23e2:	3201      	adds	r2, #1
    23e4:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	i2c_slave_get_config_defaults(&config_i2c_slave);

	config_i2c_slave.address      = SLAVE_ADDRESS;
    23e6:	2311      	movs	r3, #17
    23e8:	466a      	mov	r2, sp
    23ea:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 =  PINMUX_PA22D_SERCOM2_PAD0;
    23ec:	4b0e      	ldr	r3, [pc, #56]	; (2428 <configure_i2c_slave+0x78>)
    23ee:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 =  PINMUX_PA23D_SERCOM2_PAD1;
    23f0:	4b0e      	ldr	r3, [pc, #56]	; (242c <configure_i2c_slave+0x7c>)
    23f2:	9308      	str	r3, [sp, #32]
	
	i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE , &config_i2c_slave);
    23f4:	4d0e      	ldr	r5, [pc, #56]	; (2430 <configure_i2c_slave+0x80>)
    23f6:	490f      	ldr	r1, [pc, #60]	; (2434 <configure_i2c_slave+0x84>)
    23f8:	0028      	movs	r0, r5
    23fa:	4b0f      	ldr	r3, [pc, #60]	; (2438 <configure_i2c_slave+0x88>)
    23fc:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    23fe:	682c      	ldr	r4, [r5, #0]

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Enable global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2400:	0020      	movs	r0, r4
    2402:	4b0e      	ldr	r3, [pc, #56]	; (243c <configure_i2c_slave+0x8c>)
    2404:	4798      	blx	r3
    2406:	231f      	movs	r3, #31
    2408:	4018      	ands	r0, r3
    240a:	3b1e      	subs	r3, #30
    240c:	4083      	lsls	r3, r0
    240e:	4a0c      	ldr	r2, [pc, #48]	; (2440 <configure_i2c_slave+0x90>)
    2410:	6013      	str	r3, [r2, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    2412:	6829      	ldr	r1, [r5, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    2414:	2203      	movs	r2, #3
    2416:	69cb      	ldr	r3, [r1, #28]
	while (i2c_slave_is_syncing(module)) {
    2418:	421a      	tst	r2, r3
    241a:	d1fc      	bne.n	2416 <configure_i2c_slave+0x66>

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    241c:	6823      	ldr	r3, [r4, #0]
    241e:	2202      	movs	r2, #2
    2420:	4313      	orrs	r3, r2
    2422:	6023      	str	r3, [r4, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    2424:	b00b      	add	sp, #44	; 0x2c
    2426:	bd30      	pop	{r4, r5, pc}
    2428:	00160003 	.word	0x00160003
    242c:	00170003 	.word	0x00170003
    2430:	20000324 	.word	0x20000324
    2434:	42001000 	.word	0x42001000
    2438:	00000a1d 	.word	0x00000a1d
    243c:	00001045 	.word	0x00001045
    2440:	e000e100 	.word	0xe000e100

00002444 <configure_i2c_slave_callbacks>:


void configure_i2c_slave_callbacks(void)
{
    2444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_request_callback,I2C_SLAVE_CALLBACK_READ_REQUEST);
    2446:	4c14      	ldr	r4, [pc, #80]	; (2498 <configure_i2c_slave_callbacks+0x54>)
    2448:	2202      	movs	r2, #2
    244a:	4914      	ldr	r1, [pc, #80]	; (249c <configure_i2c_slave_callbacks+0x58>)
    244c:	0020      	movs	r0, r4
    244e:	4e14      	ldr	r6, [pc, #80]	; (24a0 <configure_i2c_slave_callbacks+0x5c>)
    2450:	47b0      	blx	r6
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    2452:	2525      	movs	r5, #37	; 0x25
    2454:	5d63      	ldrb	r3, [r4, r5]
    2456:	2204      	movs	r2, #4
    2458:	4313      	orrs	r3, r2
    245a:	5563      	strb	r3, [r4, r5]

	/* Enable address callback */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
	if (callback_type == I2C_SLAVE_CALLBACK_READ_REQUEST ||
			callback_type == I2C_SLAVE_CALLBACK_WRITE_REQUEST) {
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    245c:	2702      	movs	r7, #2
    245e:	6823      	ldr	r3, [r4, #0]
    2460:	759f      	strb	r7, [r3, #22]
	i2c_slave_enable_callback(&i2c_slave_instance,I2C_SLAVE_CALLBACK_READ_REQUEST);


	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_request_callback,I2C_SLAVE_CALLBACK_WRITE_REQUEST);
    2462:	3a01      	subs	r2, #1
    2464:	490f      	ldr	r1, [pc, #60]	; (24a4 <configure_i2c_slave_callbacks+0x60>)
    2466:	0020      	movs	r0, r4
    2468:	47b0      	blx	r6
	module->enabled_callback |= (1 << callback_type);
    246a:	5d63      	ldrb	r3, [r4, r5]
    246c:	2208      	movs	r2, #8
    246e:	4313      	orrs	r3, r2
    2470:	5563      	strb	r3, [r4, r5]
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    2472:	6823      	ldr	r3, [r4, #0]
    2474:	759f      	strb	r7, [r3, #22]
	i2c_slave_enable_callback(&i2c_slave_instance,I2C_SLAVE_CALLBACK_WRITE_REQUEST);
	
	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_complete_callback,I2C_SLAVE_CALLBACK_WRITE_COMPLETE);
    2476:	2200      	movs	r2, #0
    2478:	490b      	ldr	r1, [pc, #44]	; (24a8 <configure_i2c_slave_callbacks+0x64>)
    247a:	0020      	movs	r0, r4
    247c:	47b0      	blx	r6
	module->enabled_callback |= (1 << callback_type);
    247e:	5d63      	ldrb	r3, [r4, r5]
    2480:	2201      	movs	r2, #1
    2482:	4313      	orrs	r3, r2
    2484:	5563      	strb	r3, [r4, r5]
	i2c_slave_enable_callback(&i2c_slave_instance,I2C_SLAVE_CALLBACK_WRITE_COMPLETE);
	
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_complete_callback,I2C_SLAVE_CALLBACK_READ_COMPLETE);
    2486:	4909      	ldr	r1, [pc, #36]	; (24ac <configure_i2c_slave_callbacks+0x68>)
    2488:	0020      	movs	r0, r4
    248a:	47b0      	blx	r6
    248c:	5d63      	ldrb	r3, [r4, r5]
    248e:	2202      	movs	r2, #2
    2490:	4313      	orrs	r3, r2
    2492:	5563      	strb	r3, [r4, r5]
	i2c_slave_enable_callback(&i2c_slave_instance,I2C_SLAVE_CALLBACK_READ_COMPLETE);

}
    2494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2496:	46c0      	nop			; (mov r8, r8)
    2498:	20000324 	.word	0x20000324
    249c:	00002351 	.word	0x00002351
    24a0:	00000bad 	.word	0x00000bad
    24a4:	00002391 	.word	0x00002391
    24a8:	00002321 	.word	0x00002321
    24ac:	0000232d 	.word	0x0000232d

000024b0 <dialConvertValueRow>:
#define THRESHOLD2_MIN_12	211
#define THRESHOLD2_MAX_12	255


uint8_t dialConvertValueRow(uint8_t dialValue)
{
    24b0:	b530      	push	{r4, r5, lr}
    24b2:	0001      	movs	r1, r0
    24b4:	2300      	movs	r3, #0
	uint8_t i = 0;
	uint8_t dialValueConvert = 0;
	static uint8_t prevRowValue = 0; 
	for(i=0;i<=12;i++)
	{
		if((dialValue >= minRThresh[i]) && (dialValue < maxRThresh[i]) )
    24b6:	4c1a      	ldr	r4, [pc, #104]	; (2520 <dialConvertValueRow+0x70>)
    24b8:	4d1a      	ldr	r5, [pc, #104]	; (2524 <dialConvertValueRow+0x74>)
    24ba:	e002      	b.n	24c2 <dialConvertValueRow+0x12>
    24bc:	3301      	adds	r3, #1
	for(i=0;i<=12;i++)
    24be:	2b0d      	cmp	r3, #13
    24c0:	d009      	beq.n	24d6 <dialConvertValueRow+0x26>
    24c2:	b2d8      	uxtb	r0, r3
		if((dialValue >= minRThresh[i]) && (dialValue < maxRThresh[i]) )
    24c4:	5ce2      	ldrb	r2, [r4, r3]
    24c6:	b2d2      	uxtb	r2, r2
    24c8:	428a      	cmp	r2, r1
    24ca:	d8f7      	bhi.n	24bc <dialConvertValueRow+0xc>
    24cc:	5cea      	ldrb	r2, [r5, r3]
    24ce:	b2d2      	uxtb	r2, r2
    24d0:	4291      	cmp	r1, r2
    24d2:	d2f3      	bcs.n	24bc <dialConvertValueRow+0xc>
    24d4:	e000      	b.n	24d8 <dialConvertValueRow+0x28>
	uint8_t dialValueConvert = 0;
    24d6:	2000      	movs	r0, #0
		{
			dialValueConvert = i;
			break;
		}
	}
	if(prevRowValue != dialValueConvert)
    24d8:	4b13      	ldr	r3, [pc, #76]	; (2528 <dialConvertValueRow+0x78>)
    24da:	781b      	ldrb	r3, [r3, #0]
    24dc:	4283      	cmp	r3, r0
    24de:	d01e      	beq.n	251e <dialConvertValueRow+0x6e>
    24e0:	2307      	movs	r3, #7
    24e2:	2200      	movs	r2, #0
	{
		for(i=0;i<=12;i++)
		{
			minRThresh[i] = 18*i + 7;
    24e4:	4d0e      	ldr	r5, [pc, #56]	; (2520 <dialConvertValueRow+0x70>)
			maxRThresh[i] = 18*i +  11;
    24e6:	4c0f      	ldr	r4, [pc, #60]	; (2524 <dialConvertValueRow+0x74>)
			minRThresh[i] = 18*i + 7;
    24e8:	54ab      	strb	r3, [r5, r2]
			maxRThresh[i] = 18*i +  11;
    24ea:	1d19      	adds	r1, r3, #4
    24ec:	b2c9      	uxtb	r1, r1
    24ee:	54a1      	strb	r1, [r4, r2]
    24f0:	3201      	adds	r2, #1
    24f2:	3312      	adds	r3, #18
    24f4:	b2db      	uxtb	r3, r3
		for(i=0;i<=12;i++)
    24f6:	2a0d      	cmp	r2, #13
    24f8:	d1f6      	bne.n	24e8 <dialConvertValueRow+0x38>
		}
		if(( dialValueConvert != 0 ) || (dialValueConvert != 12))
		{
			minRThresh[dialValueConvert] = 18*(dialValueConvert-1)+11;
    24fa:	1e43      	subs	r3, r0, #1
    24fc:	00da      	lsls	r2, r3, #3
    24fe:	189b      	adds	r3, r3, r2
    2500:	005b      	lsls	r3, r3, #1
    2502:	330b      	adds	r3, #11
    2504:	b2db      	uxtb	r3, r3
    2506:	4a06      	ldr	r2, [pc, #24]	; (2520 <dialConvertValueRow+0x70>)
    2508:	5413      	strb	r3, [r2, r0]
			maxRThresh[dialValueConvert] = 18*(dialValueConvert+1)+ 7;
    250a:	1c43      	adds	r3, r0, #1
    250c:	00da      	lsls	r2, r3, #3
    250e:	189b      	adds	r3, r3, r2
    2510:	005b      	lsls	r3, r3, #1
    2512:	3307      	adds	r3, #7
    2514:	b2db      	uxtb	r3, r3
    2516:	4a03      	ldr	r2, [pc, #12]	; (2524 <dialConvertValueRow+0x74>)
    2518:	5413      	strb	r3, [r2, r0]
		else if(dialValueConvert == 12)
		{
			minRThresh[dialValueConvert] = THRESHOLD2_MIN_12;
			maxRThresh[dialValueConvert] = THRESHOLD2_MAX_12;
		}
		prevRowValue = dialValueConvert;
    251a:	4b03      	ldr	r3, [pc, #12]	; (2528 <dialConvertValueRow+0x78>)
    251c:	7018      	strb	r0, [r3, #0]
	}
	return dialValueConvert;
}
    251e:	bd30      	pop	{r4, r5, pc}
    2520:	20000388 	.word	0x20000388
    2524:	20000368 	.word	0x20000368
    2528:	2000023f 	.word	0x2000023f

0000252c <dialConvertValueColumn>:

uint8_t dialConvertValueColumn(uint8_t dialValue)
{
    252c:	b530      	push	{r4, r5, lr}
    252e:	0001      	movs	r1, r0
    2530:	2300      	movs	r3, #0
	uint8_t i = 0;
	uint8_t dialValueConvert = 0;
	static uint8_t prevColumnValue = 0;
	for(i=0;i<=12;i++)
	{
		if((dialValue >= minCThresh[i]) && (dialValue < maxCThresh[i]))
    2532:	4c1a      	ldr	r4, [pc, #104]	; (259c <dialConvertValueColumn+0x70>)
    2534:	4d1a      	ldr	r5, [pc, #104]	; (25a0 <dialConvertValueColumn+0x74>)
    2536:	e002      	b.n	253e <dialConvertValueColumn+0x12>
    2538:	3301      	adds	r3, #1
	for(i=0;i<=12;i++)
    253a:	2b0d      	cmp	r3, #13
    253c:	d009      	beq.n	2552 <dialConvertValueColumn+0x26>
    253e:	b2d8      	uxtb	r0, r3
		if((dialValue >= minCThresh[i]) && (dialValue < maxCThresh[i]))
    2540:	5ce2      	ldrb	r2, [r4, r3]
    2542:	b2d2      	uxtb	r2, r2
    2544:	428a      	cmp	r2, r1
    2546:	d8f7      	bhi.n	2538 <dialConvertValueColumn+0xc>
    2548:	5cea      	ldrb	r2, [r5, r3]
    254a:	b2d2      	uxtb	r2, r2
    254c:	4291      	cmp	r1, r2
    254e:	d2f3      	bcs.n	2538 <dialConvertValueColumn+0xc>
    2550:	e000      	b.n	2554 <dialConvertValueColumn+0x28>
	uint8_t dialValueConvert = 0;
    2552:	2000      	movs	r0, #0
		{
			dialValueConvert = i;
			break;
		}
	}
	if(prevColumnValue != dialValueConvert)
    2554:	4b13      	ldr	r3, [pc, #76]	; (25a4 <dialConvertValueColumn+0x78>)
    2556:	781b      	ldrb	r3, [r3, #0]
    2558:	4283      	cmp	r3, r0
    255a:	d01e      	beq.n	259a <dialConvertValueColumn+0x6e>
    255c:	2307      	movs	r3, #7
    255e:	2200      	movs	r2, #0
	{
		for(i=0;i<=12;i++)
		{
			minCThresh[i] = 18*i + 7;
    2560:	4d0e      	ldr	r5, [pc, #56]	; (259c <dialConvertValueColumn+0x70>)
			maxCThresh[i] = 18*i +  11;
    2562:	4c0f      	ldr	r4, [pc, #60]	; (25a0 <dialConvertValueColumn+0x74>)
			minCThresh[i] = 18*i + 7;
    2564:	54ab      	strb	r3, [r5, r2]
			maxCThresh[i] = 18*i +  11;
    2566:	1d19      	adds	r1, r3, #4
    2568:	b2c9      	uxtb	r1, r1
    256a:	54a1      	strb	r1, [r4, r2]
    256c:	3201      	adds	r2, #1
    256e:	3312      	adds	r3, #18
    2570:	b2db      	uxtb	r3, r3
		for(i=0;i<=12;i++)
    2572:	2a0d      	cmp	r2, #13
    2574:	d1f6      	bne.n	2564 <dialConvertValueColumn+0x38>
		}
		if(( dialValueConvert != 0 ) || (dialValueConvert != 12))
		{
			minCThresh[dialValueConvert] = 18*(dialValueConvert-1)+11;
    2576:	1e43      	subs	r3, r0, #1
    2578:	00da      	lsls	r2, r3, #3
    257a:	189b      	adds	r3, r3, r2
    257c:	005b      	lsls	r3, r3, #1
    257e:	330b      	adds	r3, #11
    2580:	b2db      	uxtb	r3, r3
    2582:	4a06      	ldr	r2, [pc, #24]	; (259c <dialConvertValueColumn+0x70>)
    2584:	5413      	strb	r3, [r2, r0]
			maxCThresh[dialValueConvert] = 18*(dialValueConvert+1)+ 7;
    2586:	1c43      	adds	r3, r0, #1
    2588:	00da      	lsls	r2, r3, #3
    258a:	189b      	adds	r3, r3, r2
    258c:	005b      	lsls	r3, r3, #1
    258e:	3307      	adds	r3, #7
    2590:	b2db      	uxtb	r3, r3
    2592:	4a03      	ldr	r2, [pc, #12]	; (25a0 <dialConvertValueColumn+0x74>)
    2594:	5413      	strb	r3, [r2, r0]
		else if(dialValueConvert == 12)
		{
			minCThresh[dialValueConvert] = THRESHOLD2_MIN_12;
			maxCThresh[dialValueConvert] = THRESHOLD2_MAX_12;
		}
		prevColumnValue = dialValueConvert;
    2596:	4b03      	ldr	r3, [pc, #12]	; (25a4 <dialConvertValueColumn+0x78>)
    2598:	7018      	strb	r0, [r3, #0]
	}
	return dialValueConvert;
}
    259a:	bd30      	pop	{r4, r5, pc}
    259c:	20000358 	.word	0x20000358
    25a0:	20000378 	.word	0x20000378
    25a4:	2000023e 	.word	0x2000023e

000025a8 <convertDialMulMode>:

	return dialValueConvert;
}

void convertDialMulMode()
{
    25a8:	b510      	push	{r4, lr}
	filterDialMulMode(useDialLValue , UPDATE_THRESH_ROW);
    25aa:	4b04      	ldr	r3, [pc, #16]	; (25bc <convertDialMulMode+0x14>)
			dialValueConvert = dialConvertValueRow(dialValue);
    25ac:	7818      	ldrb	r0, [r3, #0]
    25ae:	4b04      	ldr	r3, [pc, #16]	; (25c0 <convertDialMulMode+0x18>)
    25b0:	4798      	blx	r3
	filterDialMulMode(useDialRValue , UPDATE_THRESH_COLUMN);
    25b2:	4b04      	ldr	r3, [pc, #16]	; (25c4 <convertDialMulMode+0x1c>)
			dialValueConvert = dialConvertValueColumn(dialValue);
    25b4:	7818      	ldrb	r0, [r3, #0]
    25b6:	4b04      	ldr	r3, [pc, #16]	; (25c8 <convertDialMulMode+0x20>)
    25b8:	4798      	blx	r3
}
    25ba:	bd10      	pop	{r4, pc}
    25bc:	20000290 	.word	0x20000290
    25c0:	000024b1 	.word	0x000024b1
    25c4:	20000292 	.word	0x20000292
    25c8:	0000252d 	.word	0x0000252d

000025cc <updateMatrixMultiplyMode>:
	convertMatrix2Shift(LEDArray ,2);
	convertMatrix2Shift(LEDArray ,3);
}

void	updateMatrixMultiplyMode()
{
    25cc:	b510      	push	{r4, lr}
	static uint8_t prevRow		= 0;
	static uint8_t prevColumn	= 0;
	static uint8_t row    = 0;
	static uint8_t column = 0;
	convertDialMulMode();
    25ce:	4b01      	ldr	r3, [pc, #4]	; (25d4 <updateMatrixMultiplyMode+0x8>)
    25d0:	4798      	blx	r3
	{
		convertDialInfo2LEDMatrix(row , column);	
		update2ShiftResgisterFormat();		
	}
	
}
    25d2:	bd10      	pop	{r4, pc}
    25d4:	000025a9 	.word	0x000025a9

000025d8 <setupThresholds>:


void setupThresholds()
{
    25d8:	b570      	push	{r4, r5, r6, lr}
    25da:	2207      	movs	r2, #7
    25dc:	2300      	movs	r3, #0
	uint8_t i = 0;
	uint8_t j = 0;
	for(i=0;i<=12;i++)
	{
		minCThresh[i] = 18*i +  7;
    25de:	4e08      	ldr	r6, [pc, #32]	; (2600 <setupThresholds+0x28>)
		maxCThresh[i] = 18*i +  11;
    25e0:	4d08      	ldr	r5, [pc, #32]	; (2604 <setupThresholds+0x2c>)
		
		minRThresh[i] = 18*i +  7;
    25e2:	4c09      	ldr	r4, [pc, #36]	; (2608 <setupThresholds+0x30>)
		maxRThresh[i] = 18*i +  11;
    25e4:	4809      	ldr	r0, [pc, #36]	; (260c <setupThresholds+0x34>)
		minCThresh[i] = 18*i +  7;
    25e6:	54f2      	strb	r2, [r6, r3]
		maxCThresh[i] = 18*i +  11;
    25e8:	1d11      	adds	r1, r2, #4
    25ea:	b2c9      	uxtb	r1, r1
    25ec:	54e9      	strb	r1, [r5, r3]
		minRThresh[i] = 18*i +  7;
    25ee:	54e2      	strb	r2, [r4, r3]
		maxRThresh[i] = 18*i +  11;
    25f0:	54c1      	strb	r1, [r0, r3]
    25f2:	3301      	adds	r3, #1
    25f4:	3212      	adds	r2, #18
    25f6:	b2d2      	uxtb	r2, r2
	for(i=0;i<=12;i++)
    25f8:	2b0d      	cmp	r3, #13
    25fa:	d1f4      	bne.n	25e6 <setupThresholds+0xe>
	}
}
    25fc:	bd70      	pop	{r4, r5, r6, pc}
    25fe:	46c0      	nop			; (mov r8, r8)
    2600:	20000358 	.word	0x20000358
    2604:	20000378 	.word	0x20000378
    2608:	20000388 	.word	0x20000388
    260c:	20000368 	.word	0x20000368

00002610 <initMatrixMultiplyMode>:

void initMatrixMultiplyMode()
{
    2610:	b510      	push	{r4, lr}
	setupThresholds();
    2612:	4b01      	ldr	r3, [pc, #4]	; (2618 <initMatrixMultiplyMode+0x8>)
    2614:	4798      	blx	r3
    2616:	bd10      	pop	{r4, pc}
    2618:	000025d9 	.word	0x000025d9

0000261c <configADC>:
extern volatile uint8_t dialOutputs[2];

struct adc_module adc_instance;

void configADC()
{
    261c:	b510      	push	{r4, lr}
    261e:	b08c      	sub	sp, #48	; 0x30
	struct adc_config conf_adc;
	ADCResult = malloc(sizeof(uint16_t));
    2620:	2002      	movs	r0, #2
    2622:	4b18      	ldr	r3, [pc, #96]	; (2684 <configADC+0x68>)
    2624:	4798      	blx	r3
    2626:	4b18      	ldr	r3, [pc, #96]	; (2688 <configADC+0x6c>)
    2628:	6018      	str	r0, [r3, #0]
	
	adc_get_config_defaults(&conf_adc);
    262a:	4668      	mov	r0, sp
    262c:	4b17      	ldr	r3, [pc, #92]	; (268c <configADC+0x70>)
    262e:	4798      	blx	r3

	conf_adc.reference			=  ADC_REFCTRL_REFSEL_INTVCC0_Val;
    2630:	2301      	movs	r3, #1
    2632:	466a      	mov	r2, sp
    2634:	7053      	strb	r3, [r2, #1]
	conf_adc.clock_prescaler	=  ADC_CLOCK_PRESCALER_DIV32;
    2636:	23c0      	movs	r3, #192	; 0xc0
    2638:	009b      	lsls	r3, r3, #2
    263a:	8053      	strh	r3, [r2, #2]
	conf_adc.positive_input		=  DIAL_L_ANALOG_CHANNEL;
    263c:	2304      	movs	r3, #4
    263e:	7313      	strb	r3, [r2, #12]
	conf_adc.negative_input		=  ADC_NEGATIVE_INPUT_GND;
    2640:	23c0      	movs	r3, #192	; 0xc0
    2642:	015b      	lsls	r3, r3, #5
    2644:	81d3      	strh	r3, [r2, #14]
	conf_adc.resolution			=  ADC_RESOLUTION_8BIT;
    2646:	2330      	movs	r3, #48	; 0x30
    2648:	7113      	strb	r3, [r2, #4]

	adc_init(&adc_instance, ADC, &conf_adc);
    264a:	4c11      	ldr	r4, [pc, #68]	; (2690 <configADC+0x74>)
    264c:	4911      	ldr	r1, [pc, #68]	; (2694 <configADC+0x78>)
    264e:	0020      	movs	r0, r4
    2650:	4b11      	ldr	r3, [pc, #68]	; (2698 <configADC+0x7c>)
    2652:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    2654:	6822      	ldr	r2, [r4, #0]
    2656:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    2658:	b25b      	sxtb	r3, r3
    265a:	2b00      	cmp	r3, #0
    265c:	dbfb      	blt.n	2656 <configADC+0x3a>
    265e:	2180      	movs	r1, #128	; 0x80
    2660:	0209      	lsls	r1, r1, #8
    2662:	4b0e      	ldr	r3, [pc, #56]	; (269c <configADC+0x80>)
    2664:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    2666:	230f      	movs	r3, #15
    2668:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    266a:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    266c:	7813      	ldrb	r3, [r2, #0]
    266e:	2102      	movs	r1, #2
    2670:	430b      	orrs	r3, r1
    2672:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    2674:	4b06      	ldr	r3, [pc, #24]	; (2690 <configADC+0x74>)
    2676:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2678:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    267a:	b25b      	sxtb	r3, r3
    267c:	2b00      	cmp	r3, #0
    267e:	dbfb      	blt.n	2678 <configADC+0x5c>
	adc_enable(&adc_instance);
}
    2680:	b00c      	add	sp, #48	; 0x30
    2682:	bd10      	pop	{r4, pc}
    2684:	000031ad 	.word	0x000031ad
    2688:	20000240 	.word	0x20000240
    268c:	00000185 	.word	0x00000185
    2690:	20000780 	.word	0x20000780
    2694:	42002000 	.word	0x42002000
    2698:	000001cd 	.word	0x000001cd
    269c:	e000e100 	.word	0xe000e100

000026a0 <configDials>:

void configDials()
{
    26a0:	b510      	push	{r4, lr}
	configADC();
    26a2:	4b01      	ldr	r3, [pc, #4]	; (26a8 <configDials+0x8>)
    26a4:	4798      	blx	r3
}
    26a6:	bd10      	pop	{r4, pc}
    26a8:	0000261d 	.word	0x0000261d

000026ac <adc_start_read_result>:


uint16_t adc_start_read_result(const enum adc_positive_input analogPin)
{
    26ac:	b530      	push	{r4, r5, lr}
	Adc *const adc_module = module_inst->hw;
    26ae:	4b2d      	ldr	r3, [pc, #180]	; (2764 <adc_start_read_result+0xb8>)
    26b0:	6819      	ldr	r1, [r3, #0]
    26b2:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    26b4:	b25b      	sxtb	r3, r3
    26b6:	2b00      	cmp	r3, #0
    26b8:	dbfb      	blt.n	26b2 <adc_start_read_result+0x6>
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    26ba:	690b      	ldr	r3, [r1, #16]
    26bc:	221f      	movs	r2, #31
    26be:	4393      	bics	r3, r2
    26c0:	4318      	orrs	r0, r3
	adc_module->INPUTCTRL.reg =
    26c2:	6108      	str	r0, [r1, #16]
    26c4:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    26c6:	b25b      	sxtb	r3, r3
    26c8:	2b00      	cmp	r3, #0
    26ca:	dbfb      	blt.n	26c4 <adc_start_read_result+0x18>
    26cc:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    26ce:	b25b      	sxtb	r3, r3
    26d0:	2b00      	cmp	r3, #0
    26d2:	dbfb      	blt.n	26cc <adc_start_read_result+0x20>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    26d4:	7b0b      	ldrb	r3, [r1, #12]
    26d6:	2202      	movs	r2, #2
    26d8:	4313      	orrs	r3, r2
    26da:	730b      	strb	r3, [r1, #12]
    26dc:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    26de:	b25b      	sxtb	r3, r3
    26e0:	2b00      	cmp	r3, #0
    26e2:	dbfb      	blt.n	26dc <adc_start_read_result+0x30>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    26e4:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    26e6:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    26e8:	2402      	movs	r4, #2
    26ea:	e001      	b.n	26f0 <adc_start_read_result+0x44>
	uint16_t temp = 0;
	adc_set_positive_input(&adc_instance, analogPin );
	adc_start_conversion(&adc_instance);
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    26ec:	4210      	tst	r0, r2
    26ee:	d10a      	bne.n	2706 <adc_start_read_result+0x5a>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    26f0:	7e0b      	ldrb	r3, [r1, #24]
    26f2:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    26f4:	0002      	movs	r2, r0
    26f6:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    26f8:	421d      	tst	r5, r3
    26fa:	d000      	beq.n	26fe <adc_start_read_result+0x52>
		status_flags |= ADC_STATUS_WINDOW;
    26fc:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    26fe:	421c      	tst	r4, r3
    2700:	d0f4      	beq.n	26ec <adc_start_read_result+0x40>
		status_flags |= ADC_STATUS_OVERRUN;
    2702:	432a      	orrs	r2, r5
    2704:	e7f2      	b.n	26ec <adc_start_read_result+0x40>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2706:	7e0a      	ldrb	r2, [r1, #24]
    2708:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    270a:	2301      	movs	r3, #1
    270c:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    270e:	0750      	lsls	r0, r2, #29
    2710:	d501      	bpl.n	2716 <adc_start_read_result+0x6a>
		status_flags |= ADC_STATUS_WINDOW;
    2712:	2002      	movs	r0, #2
    2714:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2716:	0792      	lsls	r2, r2, #30
    2718:	d501      	bpl.n	271e <adc_start_read_result+0x72>
		status_flags |= ADC_STATUS_OVERRUN;
    271a:	2204      	movs	r2, #4
    271c:	4313      	orrs	r3, r2
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    271e:	07db      	lsls	r3, r3, #31
    2720:	d403      	bmi.n	272a <adc_start_read_result+0x7e>
	adc_read(&adc_instance, ADCResult);
	temp = *ADCResult;
    2722:	4b11      	ldr	r3, [pc, #68]	; (2768 <adc_start_read_result+0xbc>)
    2724:	681b      	ldr	r3, [r3, #0]
	return temp;
    2726:	8818      	ldrh	r0, [r3, #0]
}
    2728:	bd30      	pop	{r4, r5, pc}
    272a:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    272c:	b25b      	sxtb	r3, r3
    272e:	2b00      	cmp	r3, #0
    2730:	dbfb      	blt.n	272a <adc_start_read_result+0x7e>
	adc_read(&adc_instance, ADCResult);
    2732:	4b0d      	ldr	r3, [pc, #52]	; (2768 <adc_start_read_result+0xbc>)
    2734:	681b      	ldr	r3, [r3, #0]
	*result = adc_module->RESULT.reg;
    2736:	8b4a      	ldrh	r2, [r1, #26]
    2738:	801a      	strh	r2, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    273a:	4b0a      	ldr	r3, [pc, #40]	; (2764 <adc_start_read_result+0xb8>)
    273c:	6819      	ldr	r1, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
    273e:	2301      	movs	r3, #1
    2740:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2742:	7e0a      	ldrb	r2, [r1, #24]
    2744:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2746:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    2748:	0750      	lsls	r0, r2, #29
    274a:	d501      	bpl.n	2750 <adc_start_read_result+0xa4>
		status_flags |= ADC_STATUS_WINDOW;
    274c:	2002      	movs	r0, #2
    274e:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2750:	0792      	lsls	r2, r2, #30
    2752:	d501      	bpl.n	2758 <adc_start_read_result+0xac>
		status_flags |= ADC_STATUS_OVERRUN;
    2754:	2204      	movs	r2, #4
    2756:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    2758:	075b      	lsls	r3, r3, #29
    275a:	d5e2      	bpl.n	2722 <adc_start_read_result+0x76>
	adc_module->INTFLAG.reg = int_flags;
    275c:	2302      	movs	r3, #2
    275e:	760b      	strb	r3, [r1, #24]
    2760:	e7df      	b.n	2722 <adc_start_read_result+0x76>
    2762:	46c0      	nop			; (mov r8, r8)
    2764:	20000780 	.word	0x20000780
    2768:	20000240 	.word	0x20000240

0000276c <filterDialValues>:

void filterDialValues(uint16_t dialLValue , uint16_t dialRValue)
{
    276c:	b570      	push	{r4, r5, r6, lr}
    276e:	000c      	movs	r4, r1
	static uint16_t dialRValueInf	= 0 ;
	static uint16_t countThresholdL  = 0;
	static uint16_t countThresholdR  = 0;
	static bool      firstTime      = true;
	
	if(firstTime == true)
    2770:	4b2e      	ldr	r3, [pc, #184]	; (282c <filterDialValues+0xc0>)
    2772:	781b      	ldrb	r3, [r3, #0]
    2774:	2b00      	cmp	r3, #0
    2776:	d01d      	beq.n	27b4 <filterDialValues+0x48>
	{
		firstTime     = false;
    2778:	2200      	movs	r2, #0
    277a:	4b2c      	ldr	r3, [pc, #176]	; (282c <filterDialValues+0xc0>)
    277c:	701a      	strb	r2, [r3, #0]
		dialLValueInf = dialLValue;
    277e:	4b2c      	ldr	r3, [pc, #176]	; (2830 <filterDialValues+0xc4>)
    2780:	8018      	strh	r0, [r3, #0]
		dialRValueInf = dialRValue;
    2782:	4b2c      	ldr	r3, [pc, #176]	; (2834 <filterDialValues+0xc8>)
    2784:	8019      	strh	r1, [r3, #0]
		useDialLValue = dialLValue;
    2786:	4b2c      	ldr	r3, [pc, #176]	; (2838 <filterDialValues+0xcc>)
    2788:	8018      	strh	r0, [r3, #0]
		useDialRValue = dialRValue;
    278a:	4b2c      	ldr	r3, [pc, #176]	; (283c <filterDialValues+0xd0>)
    278c:	8019      	strh	r1, [r3, #0]
		dialRValueInf = (dialRValue + dialRValueInf*9)/10;
	}
	//useDialLValue = dialLValue;
	//useDialRValue = dialRValue;
	
	if(abs(dialLValueInf - useDialLValue) > DIAL_THRESHOLD)
    278e:	4b28      	ldr	r3, [pc, #160]	; (2830 <filterDialValues+0xc4>)
    2790:	881a      	ldrh	r2, [r3, #0]
    2792:	4b29      	ldr	r3, [pc, #164]	; (2838 <filterDialValues+0xcc>)
    2794:	881b      	ldrh	r3, [r3, #0]
    2796:	1ad3      	subs	r3, r2, r3
    2798:	17d9      	asrs	r1, r3, #31
    279a:	185b      	adds	r3, r3, r1
    279c:	404b      	eors	r3, r1
    279e:	2b02      	cmp	r3, #2
    27a0:	dd20      	ble.n	27e4 <filterDialValues+0x78>
	{
		countThresholdL++;
    27a2:	4b27      	ldr	r3, [pc, #156]	; (2840 <filterDialValues+0xd4>)
    27a4:	881b      	ldrh	r3, [r3, #0]
    27a6:	3301      	adds	r3, #1
    27a8:	b29b      	uxth	r3, r3
		if(countThresholdL > NUMBER_COUNT_THRESHOLD)
    27aa:	2b03      	cmp	r3, #3
    27ac:	d814      	bhi.n	27d8 <filterDialValues+0x6c>
		countThresholdL++;
    27ae:	4a24      	ldr	r2, [pc, #144]	; (2840 <filterDialValues+0xd4>)
    27b0:	8013      	strh	r3, [r2, #0]
    27b2:	e01c      	b.n	27ee <filterDialValues+0x82>
		dialLValueInf = (dialLValue + dialLValueInf*9)/10;
    27b4:	4d1e      	ldr	r5, [pc, #120]	; (2830 <filterDialValues+0xc4>)
    27b6:	882a      	ldrh	r2, [r5, #0]
    27b8:	00d3      	lsls	r3, r2, #3
    27ba:	189b      	adds	r3, r3, r2
    27bc:	1818      	adds	r0, r3, r0
    27be:	4e21      	ldr	r6, [pc, #132]	; (2844 <filterDialValues+0xd8>)
    27c0:	210a      	movs	r1, #10
    27c2:	47b0      	blx	r6
    27c4:	8028      	strh	r0, [r5, #0]
		dialRValueInf = (dialRValue + dialRValueInf*9)/10;
    27c6:	4d1b      	ldr	r5, [pc, #108]	; (2834 <filterDialValues+0xc8>)
    27c8:	882b      	ldrh	r3, [r5, #0]
    27ca:	00d8      	lsls	r0, r3, #3
    27cc:	18c0      	adds	r0, r0, r3
    27ce:	1900      	adds	r0, r0, r4
    27d0:	210a      	movs	r1, #10
    27d2:	47b0      	blx	r6
    27d4:	8028      	strh	r0, [r5, #0]
    27d6:	e7da      	b.n	278e <filterDialValues+0x22>
		{
			countThresholdL = 0;
    27d8:	2100      	movs	r1, #0
    27da:	4b19      	ldr	r3, [pc, #100]	; (2840 <filterDialValues+0xd4>)
    27dc:	8019      	strh	r1, [r3, #0]
			useDialLValue = dialLValueInf;
    27de:	4b16      	ldr	r3, [pc, #88]	; (2838 <filterDialValues+0xcc>)
    27e0:	801a      	strh	r2, [r3, #0]
    27e2:	e004      	b.n	27ee <filterDialValues+0x82>
			
		}
	}
	else
	{
		useDialLValue = dialLValueInf;
    27e4:	4b14      	ldr	r3, [pc, #80]	; (2838 <filterDialValues+0xcc>)
    27e6:	801a      	strh	r2, [r3, #0]
		countThresholdL = 0;
    27e8:	2200      	movs	r2, #0
    27ea:	4b15      	ldr	r3, [pc, #84]	; (2840 <filterDialValues+0xd4>)
    27ec:	801a      	strh	r2, [r3, #0]
	}
	
	if(abs(dialRValueInf - useDialRValue) > DIAL_THRESHOLD)
    27ee:	4b11      	ldr	r3, [pc, #68]	; (2834 <filterDialValues+0xc8>)
    27f0:	881a      	ldrh	r2, [r3, #0]
    27f2:	4b12      	ldr	r3, [pc, #72]	; (283c <filterDialValues+0xd0>)
    27f4:	881b      	ldrh	r3, [r3, #0]
    27f6:	1ad3      	subs	r3, r2, r3
    27f8:	17d9      	asrs	r1, r3, #31
    27fa:	185b      	adds	r3, r3, r1
    27fc:	404b      	eors	r3, r1
    27fe:	2b02      	cmp	r3, #2
    2800:	dd0e      	ble.n	2820 <filterDialValues+0xb4>
	{
		countThresholdR++;
    2802:	4b11      	ldr	r3, [pc, #68]	; (2848 <filterDialValues+0xdc>)
    2804:	881b      	ldrh	r3, [r3, #0]
    2806:	3301      	adds	r3, #1
    2808:	b29b      	uxth	r3, r3
		if(countThresholdR > NUMBER_COUNT_THRESHOLD)
    280a:	2b03      	cmp	r3, #3
    280c:	d802      	bhi.n	2814 <filterDialValues+0xa8>
		countThresholdR++;
    280e:	4a0e      	ldr	r2, [pc, #56]	; (2848 <filterDialValues+0xdc>)
    2810:	8013      	strh	r3, [r2, #0]
    2812:	e00a      	b.n	282a <filterDialValues+0xbe>
		{
			countThresholdR = 0;
    2814:	2100      	movs	r1, #0
    2816:	4b0c      	ldr	r3, [pc, #48]	; (2848 <filterDialValues+0xdc>)
    2818:	8019      	strh	r1, [r3, #0]
			useDialRValue = dialRValueInf;
    281a:	4b08      	ldr	r3, [pc, #32]	; (283c <filterDialValues+0xd0>)
    281c:	801a      	strh	r2, [r3, #0]
    281e:	e004      	b.n	282a <filterDialValues+0xbe>
			
		}
	}
	else
	{
		useDialRValue = dialRValueInf;
    2820:	4b06      	ldr	r3, [pc, #24]	; (283c <filterDialValues+0xd0>)
    2822:	801a      	strh	r2, [r3, #0]
		countThresholdR = 0;
    2824:	2200      	movs	r2, #0
    2826:	4b08      	ldr	r3, [pc, #32]	; (2848 <filterDialValues+0xdc>)
    2828:	801a      	strh	r2, [r3, #0]
	}
	
	
	
}
    282a:	bd70      	pop	{r4, r5, r6, pc}
    282c:	20000016 	.word	0x20000016
    2830:	20000248 	.word	0x20000248
    2834:	2000024a 	.word	0x2000024a
    2838:	20000290 	.word	0x20000290
    283c:	20000292 	.word	0x20000292
    2840:	20000244 	.word	0x20000244
    2844:	00002f8d 	.word	0x00002f8d
    2848:	20000246 	.word	0x20000246

0000284c <readDials>:
void readDials()
{
    284c:	b570      	push	{r4, r5, r6, lr}
	static uint16_t testCount = 0;
	
	uint16_t dialLValue = 0;
	uint16_t dialRValue = 0;
	
	dialLValue		= adc_start_read_result(DIAL_L_ANALOG_CHANNEL);
    284e:	2004      	movs	r0, #4
    2850:	4c10      	ldr	r4, [pc, #64]	; (2894 <readDials+0x48>)
    2852:	47a0      	blx	r4
    2854:	0005      	movs	r5, r0
	dialRValue		= adc_start_read_result(DIAL_R_ANALOG_CHANNEL);
    2856:	2005      	movs	r0, #5
    2858:	47a0      	blx	r4
    285a:	0001      	movs	r1, r0
	
	sensorsUpdate  = true;
    285c:	4c0e      	ldr	r4, [pc, #56]	; (2898 <readDials+0x4c>)
    285e:	2301      	movs	r3, #1
    2860:	7023      	strb	r3, [r4, #0]
	filterDialValues(dialLValue,dialRValue);
    2862:	0028      	movs	r0, r5
    2864:	4b0d      	ldr	r3, [pc, #52]	; (289c <readDials+0x50>)
    2866:	4798      	blx	r3
	
	//dialUpdate  = true;
	//dialUpdate  = false;
	
	testLogDialL[testCount] = useDialRValue;
    2868:	4b0d      	ldr	r3, [pc, #52]	; (28a0 <readDials+0x54>)
    286a:	881b      	ldrh	r3, [r3, #0]
    286c:	0059      	lsls	r1, r3, #1
    286e:	4a0d      	ldr	r2, [pc, #52]	; (28a4 <readDials+0x58>)
    2870:	8810      	ldrh	r0, [r2, #0]
    2872:	4a0d      	ldr	r2, [pc, #52]	; (28a8 <readDials+0x5c>)
    2874:	5288      	strh	r0, [r1, r2]
	sensorsUpdate = false;
    2876:	2200      	movs	r2, #0
    2878:	7022      	strb	r2, [r4, #0]
	//testLogDialR[testCount] = useDialRValue;
	testCount++;
    287a:	3301      	adds	r3, #1
    287c:	b29b      	uxth	r3, r3
	
	if(testCount == 500)
    287e:	32f5      	adds	r2, #245	; 0xf5
    2880:	32ff      	adds	r2, #255	; 0xff
    2882:	4293      	cmp	r3, r2
    2884:	d002      	beq.n	288c <readDials+0x40>
	testCount++;
    2886:	4a06      	ldr	r2, [pc, #24]	; (28a0 <readDials+0x54>)
    2888:	8013      	strh	r3, [r2, #0]
	{
		testCount = 0;
	}
	
    288a:	bd70      	pop	{r4, r5, r6, pc}
		testCount = 0;
    288c:	2200      	movs	r2, #0
    288e:	4b04      	ldr	r3, [pc, #16]	; (28a0 <readDials+0x54>)
    2890:	801a      	strh	r2, [r3, #0]
    2892:	e7fa      	b.n	288a <readDials+0x3e>
    2894:	000026ad 	.word	0x000026ad
    2898:	2000028d 	.word	0x2000028d
    289c:	0000276d 	.word	0x0000276d
    28a0:	2000024c 	.word	0x2000024c
    28a4:	20000292 	.word	0x20000292
    28a8:	20000398 	.word	0x20000398

000028ac <resetShiftData>:
void LEDMatrixSend(uint8_t* receiveBuffer);
void LEDMatrixInit();
void LEDMatrixPinInit();

void resetShiftData()
{
    28ac:	b570      	push	{r4, r5, r6, lr}
		port_base->OUTCLR.reg = pin_mask;
    28ae:	4c04      	ldr	r4, [pc, #16]	; (28c0 <resetShiftData+0x14>)
    28b0:	2504      	movs	r5, #4
    28b2:	6165      	str	r5, [r4, #20]
	//MR pin low
	port_pin_set_output_level(RESET_PIN,false);
	//Delay
	delay_cycles_us(3);
    28b4:	2003      	movs	r0, #3
    28b6:	4b03      	ldr	r3, [pc, #12]	; (28c4 <resetShiftData+0x18>)
    28b8:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    28ba:	61a5      	str	r5, [r4, #24]
	//MR pin high
	port_pin_set_output_level(RESET_PIN,true);
}
    28bc:	bd70      	pop	{r4, r5, r6, pc}
    28be:	46c0      	nop			; (mov r8, r8)
    28c0:	41004400 	.word	0x41004400
    28c4:	0000012d 	.word	0x0000012d

000028c8 <LEDMatrixSend>:

//Send Matrix Send
void LEDMatrixSend(uint8_t* receiveBuffer)
{
    28c8:	b570      	push	{r4, r5, r6, lr}
	setUpDMAData(receiveBuffer);
    28ca:	4b08      	ldr	r3, [pc, #32]	; (28ec <LEDMatrixSend+0x24>)
    28cc:	4798      	blx	r3
	resetShiftData();
    28ce:	4b08      	ldr	r3, [pc, #32]	; (28f0 <LEDMatrixSend+0x28>)
    28d0:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    28d2:	4c08      	ldr	r4, [pc, #32]	; (28f4 <LEDMatrixSend+0x2c>)
    28d4:	2580      	movs	r5, #128	; 0x80
    28d6:	046d      	lsls	r5, r5, #17
    28d8:	6165      	str	r5, [r4, #20]
	
	//SS Enable Low
	port_pin_set_output_level(SS_PIN,false);
	delay_cycles_us(1);
    28da:	2001      	movs	r0, #1
    28dc:	4e06      	ldr	r6, [pc, #24]	; (28f8 <LEDMatrixSend+0x30>)
    28de:	47b0      	blx	r6
	//Send the serial data
	startTransferDMA();
    28e0:	4b06      	ldr	r3, [pc, #24]	; (28fc <LEDMatrixSend+0x34>)
    28e2:	4798      	blx	r3
	//SS Enable High 
	delay_cycles_us(1);
    28e4:	2001      	movs	r0, #1
    28e6:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    28e8:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(SS_PIN,true);
}
    28ea:	bd70      	pop	{r4, r5, r6, pc}
    28ec:	00002965 	.word	0x00002965
    28f0:	000028ad 	.word	0x000028ad
    28f4:	41004400 	.word	0x41004400
    28f8:	0000012d 	.word	0x0000012d
    28fc:	00002979 	.word	0x00002979

00002900 <LEDMatrixPinInit>:
	port_pin_set_output_level(OUTPUT_ENABLE_PIN,false);
}


void LEDMatrixPinInit()
{
    2900:	b5f0      	push	{r4, r5, r6, r7, lr}
    2902:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    2904:	ac01      	add	r4, sp, #4
    2906:	2501      	movs	r5, #1
    2908:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    290a:	2700      	movs	r7, #0
    290c:	70a7      	strb	r7, [r4, #2]
	//MR Pin
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    290e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RESET_PIN, &config_port_pin);
    2910:	0021      	movs	r1, r4
    2912:	2002      	movs	r0, #2
    2914:	4e07      	ldr	r6, [pc, #28]	; (2934 <LEDMatrixPinInit+0x34>)
    2916:	47b0      	blx	r6
	config->input_pull = PORT_PIN_PULL_UP;
    2918:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    291a:	70a7      	strb	r7, [r4, #2]
	
	
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    291c:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SS_PIN, &config_port_pin);
    291e:	0021      	movs	r1, r4
    2920:	2018      	movs	r0, #24
    2922:	47b0      	blx	r6
	config->input_pull = PORT_PIN_PULL_UP;
    2924:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    2926:	70a7      	strb	r7, [r4, #2]
	
	
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    2928:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(OUTPUT_ENABLE_PIN, &config_port_pin);
    292a:	0021      	movs	r1, r4
    292c:	2003      	movs	r0, #3
    292e:	47b0      	blx	r6

}
    2930:	b003      	add	sp, #12
    2932:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2934:	000017d9 	.word	0x000017d9

00002938 <LEDMatrixInit>:
{
    2938:	b570      	push	{r4, r5, r6, lr}
	LEDMatrixPinInit();
    293a:	4b04      	ldr	r3, [pc, #16]	; (294c <LEDMatrixInit+0x14>)
    293c:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    293e:	4c04      	ldr	r4, [pc, #16]	; (2950 <LEDMatrixInit+0x18>)
    2940:	2508      	movs	r5, #8
    2942:	61a5      	str	r5, [r4, #24]
	resetShiftData();
    2944:	4b03      	ldr	r3, [pc, #12]	; (2954 <LEDMatrixInit+0x1c>)
    2946:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    2948:	6165      	str	r5, [r4, #20]
}
    294a:	bd70      	pop	{r4, r5, r6, pc}
    294c:	00002901 	.word	0x00002901
    2950:	41004400 	.word	0x41004400
    2954:	000028ad 	.word	0x000028ad

00002958 <transfer_done>:
extern volatile bool transferDone;
extern volatile uint8_t DMASourceRegister[NUMBER_SHIFTREGISTERS]; 

static void transfer_done(struct dma_resource* const resource )
{
	transferDone = true;
    2958:	2201      	movs	r2, #1
    295a:	4b01      	ldr	r3, [pc, #4]	; (2960 <transfer_done+0x8>)
    295c:	701a      	strb	r2, [r3, #0]
}
    295e:	4770      	bx	lr
    2960:	2000028e 	.word	0x2000028e

00002964 <setUpDMAData>:

void setUpDMAData(uint8_t* receiveData)
{
    2964:	2300      	movs	r3, #0
	uint8_t i =0;
	for(i=0;i<NUMBER_SHIFTREGISTERS;i++)
	{
		DMASourceRegister[i] = receiveData[i];
    2966:	4903      	ldr	r1, [pc, #12]	; (2974 <setUpDMAData+0x10>)
    2968:	5cc2      	ldrb	r2, [r0, r3]
    296a:	54ca      	strb	r2, [r1, r3]
    296c:	3301      	adds	r3, #1
	for(i=0;i<NUMBER_SHIFTREGISTERS;i++)
    296e:	2b0d      	cmp	r3, #13
    2970:	d1fa      	bne.n	2968 <setUpDMAData+0x4>
	}
}
    2972:	4770      	bx	lr
    2974:	20000808 	.word	0x20000808

00002978 <startTransferDMA>:

void startTransferDMA()
{
    2978:	b510      	push	{r4, lr}

	dma_start_transfer_job(&example_resource);
    297a:	4805      	ldr	r0, [pc, #20]	; (2990 <startTransferDMA+0x18>)
    297c:	4b05      	ldr	r3, [pc, #20]	; (2994 <startTransferDMA+0x1c>)
    297e:	4798      	blx	r3
	while(transferDone == false);
    2980:	4a05      	ldr	r2, [pc, #20]	; (2998 <startTransferDMA+0x20>)
    2982:	7813      	ldrb	r3, [r2, #0]
    2984:	2b00      	cmp	r3, #0
    2986:	d0fc      	beq.n	2982 <startTransferDMA+0xa>
	transferDone = false;
    2988:	2200      	movs	r2, #0
    298a:	4b03      	ldr	r3, [pc, #12]	; (2998 <startTransferDMA+0x20>)
    298c:	701a      	strb	r2, [r3, #0]
	
}
    298e:	bd10      	pop	{r4, pc}
    2990:	200007b0 	.word	0x200007b0
    2994:	000008c1 	.word	0x000008c1
    2998:	2000028e 	.word	0x2000028e

0000299c <configureSPIMaster>:

void configureSPIMaster(void)
{
    299c:	b570      	push	{r4, r5, r6, lr}
    299e:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    29a0:	2401      	movs	r4, #1
    29a2:	466b      	mov	r3, sp
    29a4:	701c      	strb	r4, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    29a6:	2500      	movs	r5, #0
    29a8:	741d      	strb	r5, [r3, #16]
	config->run_in_standby   = false;
    29aa:	745d      	strb	r5, [r3, #17]
	config->receiver_enable  = true;
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    29ac:	74dc      	strb	r4, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    29ae:	751d      	strb	r5, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    29b0:	220c      	movs	r2, #12
    29b2:	2100      	movs	r1, #0
    29b4:	a806      	add	r0, sp, #24
    29b6:	4b19      	ldr	r3, [pc, #100]	; (2a1c <configureSPIMaster+0x80>)
    29b8:	4798      	blx	r3
	struct spi_config config_spi_master;
	struct spi_slave_inst_config slave_dev_config;
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.data_order       = SPI_DATA_ORDER_LSB;
    29ba:	2380      	movs	r3, #128	; 0x80
    29bc:	05db      	lsls	r3, r3, #23
    29be:	9301      	str	r3, [sp, #4]
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    29c0:	2380      	movs	r3, #128	; 0x80
    29c2:	055b      	lsls	r3, r3, #21
    29c4:	9302      	str	r3, [sp, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    29c6:	9503      	str	r5, [sp, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    29c8:	4b15      	ldr	r3, [pc, #84]	; (2a20 <configureSPIMaster+0x84>)
    29ca:	930a      	str	r3, [sp, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    29cc:	4b15      	ldr	r3, [pc, #84]	; (2a24 <configureSPIMaster+0x88>)
    29ce:	930b      	str	r3, [sp, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    29d0:	2301      	movs	r3, #1
    29d2:	425b      	negs	r3, r3
    29d4:	930c      	str	r3, [sp, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    29d6:	930d      	str	r3, [sp, #52]	; 0x34
	config_spi_master.receiver_enable  = false;
    29d8:	466b      	mov	r3, sp
    29da:	749d      	strb	r5, [r3, #18]
	config_spi_master.mode_specific.master.baudrate =  SPIBAUDRATE; //2.5MHz  = 400ns per signal
    29dc:	4b12      	ldr	r3, [pc, #72]	; (2a28 <configureSPIMaster+0x8c>)
    29de:	9306      	str	r3, [sp, #24]
	config_spi_master.generator_source = GCLK_GENERATOR_3;
    29e0:	2203      	movs	r2, #3
    29e2:	2324      	movs	r3, #36	; 0x24
    29e4:	4669      	mov	r1, sp
    29e6:	54ca      	strb	r2, [r1, r3]
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    29e8:	4e10      	ldr	r6, [pc, #64]	; (2a2c <configureSPIMaster+0x90>)
    29ea:	466a      	mov	r2, sp
    29ec:	4910      	ldr	r1, [pc, #64]	; (2a30 <configureSPIMaster+0x94>)
    29ee:	0030      	movs	r0, r6
    29f0:	4b10      	ldr	r3, [pc, #64]	; (2a34 <configureSPIMaster+0x98>)
    29f2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    29f4:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    29f6:	0028      	movs	r0, r5
    29f8:	4b0f      	ldr	r3, [pc, #60]	; (2a38 <configureSPIMaster+0x9c>)
    29fa:	4798      	blx	r3
    29fc:	231f      	movs	r3, #31
    29fe:	4018      	ands	r0, r3
    2a00:	4084      	lsls	r4, r0
    2a02:	4b0e      	ldr	r3, [pc, #56]	; (2a3c <configureSPIMaster+0xa0>)
    2a04:	601c      	str	r4, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    2a06:	6832      	ldr	r2, [r6, #0]
	return (spi_module->SYNCBUSY.reg);
    2a08:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
    2a0a:	2b00      	cmp	r3, #0
    2a0c:	d1fc      	bne.n	2a08 <configureSPIMaster+0x6c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    2a0e:	682b      	ldr	r3, [r5, #0]
    2a10:	2202      	movs	r2, #2
    2a12:	4313      	orrs	r3, r2
    2a14:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
}
    2a16:	b00e      	add	sp, #56	; 0x38
    2a18:	bd70      	pop	{r4, r5, r6, pc}
    2a1a:	46c0      	nop			; (mov r8, r8)
    2a1c:	000031d3 	.word	0x000031d3
    2a20:	001e0002 	.word	0x001e0002
    2a24:	001f0002 	.word	0x001f0002
    2a28:	002625a0 	.word	0x002625a0
    2a2c:	200007cc 	.word	0x200007cc
    2a30:	42000c00 	.word	0x42000c00
    2a34:	00001095 	.word	0x00001095
    2a38:	00001045 	.word	0x00001045
    2a3c:	e000e100 	.word	0xe000e100

00002a40 <setupDMA>:
	descriptor_config.next_descriptor_address	= 0;
	dma_descriptor_create(descriptor, &descriptor_config);
}

void setupDMA()
{
    2a40:	b570      	push	{r4, r5, r6, lr}
    2a42:	b086      	sub	sp, #24
	dma_get_config_defaults(&config);
    2a44:	4668      	mov	r0, sp
    2a46:	4b1a      	ldr	r3, [pc, #104]	; (2ab0 <setupDMA+0x70>)
    2a48:	4798      	blx	r3
	config.peripheral_trigger = SERCOM1_DMAC_ID_TX;
    2a4a:	2304      	movs	r3, #4
    2a4c:	466a      	mov	r2, sp
    2a4e:	7053      	strb	r3, [r2, #1]
	config.trigger_action = DMA_TRIGGER_ACTION_BEAT;
    2a50:	2502      	movs	r5, #2
    2a52:	3b02      	subs	r3, #2
    2a54:	7093      	strb	r3, [r2, #2]
	dma_allocate(resource, &config);
    2a56:	4c17      	ldr	r4, [pc, #92]	; (2ab4 <setupDMA+0x74>)
    2a58:	4669      	mov	r1, sp
    2a5a:	0020      	movs	r0, r4
    2a5c:	4b16      	ldr	r3, [pc, #88]	; (2ab8 <setupDMA+0x78>)
    2a5e:	4798      	blx	r3
static inline void dma_descriptor_get_config_defaults(struct dma_descriptor_config *config)
{
	Assert(config);

	/* Set descriptor as valid */
	config->descriptor_valid = true;
    2a60:	2201      	movs	r2, #1
    2a62:	466b      	mov	r3, sp
    2a64:	701a      	strb	r2, [r3, #0]
	/* Disable event output */
	config->event_output_selection = DMA_EVENT_OUTPUT_DISABLE;
    2a66:	2300      	movs	r3, #0
    2a68:	4669      	mov	r1, sp
    2a6a:	704b      	strb	r3, [r1, #1]
	/* No block action */
	config->block_action = DMA_BLOCK_ACTION_NOACT;
    2a6c:	708b      	strb	r3, [r1, #2]
	/* Set beat size to one byte */
	config->beat_size = DMA_BEAT_SIZE_BYTE;
    2a6e:	70cb      	strb	r3, [r1, #3]
	/* Enable source increment */
	config->src_increment_enable = true;
    2a70:	710a      	strb	r2, [r1, #4]
	/* Enable destination increment */
	config->dst_increment_enable = true;
	/* Step size is applied to the destination address */
	config->step_selection = DMA_STEPSEL_DST;
    2a72:	718b      	strb	r3, [r1, #6]
	/* Address increment is beat size multiplied by 1*/
	config->step_size = DMA_ADDRESS_INCREMENT_STEP_SIZE_1;
    2a74:	71cb      	strb	r3, [r1, #7]
	/* Default source address is set to NULL */
	config->source_address = (uint32_t)NULL;
	/* Default destination address is set to NULL */
	config->destination_address = (uint32_t)NULL;
	/** Next descriptor address set to 0 */
	config->next_descriptor_address = 0;
    2a76:	9305      	str	r3, [sp, #20]
	descriptor_config.dst_increment_enable		= false;
    2a78:	714b      	strb	r3, [r1, #5]
	descriptor_config.block_transfer_count		= blockTransferCount;
    2a7a:	330d      	adds	r3, #13
    2a7c:	810b      	strh	r3, [r1, #8]
	descriptor_config.source_address			= (uint32_t)DMASourceRegister+blockTransferCount;
    2a7e:	4b0f      	ldr	r3, [pc, #60]	; (2abc <setupDMA+0x7c>)
    2a80:	330d      	adds	r3, #13
    2a82:	9303      	str	r3, [sp, #12]
	descriptor_config.destination_address		= 0x42000C28;
    2a84:	4b0e      	ldr	r3, [pc, #56]	; (2ac0 <setupDMA+0x80>)
    2a86:	9304      	str	r3, [sp, #16]
	dma_descriptor_create(descriptor, &descriptor_config);
    2a88:	4e0e      	ldr	r6, [pc, #56]	; (2ac4 <setupDMA+0x84>)
    2a8a:	0030      	movs	r0, r6
    2a8c:	4b0e      	ldr	r3, [pc, #56]	; (2ac8 <setupDMA+0x88>)
    2a8e:	4798      	blx	r3
	configure_dma_resource(&example_resource);
	setup_transfer_descriptor(&example_descriptor);
	dma_add_descriptor(&example_resource, &example_descriptor);
    2a90:	0031      	movs	r1, r6
    2a92:	0020      	movs	r0, r4
    2a94:	4b0d      	ldr	r3, [pc, #52]	; (2acc <setupDMA+0x8c>)
    2a96:	4798      	blx	r3
	resource->callback[type] = callback;
    2a98:	4b0d      	ldr	r3, [pc, #52]	; (2ad0 <setupDMA+0x90>)
    2a9a:	60a3      	str	r3, [r4, #8]
	resource->callback_enable |= 1 << type;
    2a9c:	7c23      	ldrb	r3, [r4, #16]
    2a9e:	432b      	orrs	r3, r5
    2aa0:	7423      	strb	r3, [r4, #16]
	g_chan_interrupt_flag[resource->channel_id] |= (1UL << type);
    2aa2:	7822      	ldrb	r2, [r4, #0]
    2aa4:	490b      	ldr	r1, [pc, #44]	; (2ad4 <setupDMA+0x94>)
    2aa6:	5c8b      	ldrb	r3, [r1, r2]
    2aa8:	432b      	orrs	r3, r5
    2aaa:	548b      	strb	r3, [r1, r2]
	dma_register_callback(&example_resource, transfer_done, DMA_CALLBACK_TRANSFER_DONE);
	dma_enable_callback(&example_resource, DMA_CALLBACK_TRANSFER_DONE);
}
    2aac:	b006      	add	sp, #24
    2aae:	bd70      	pop	{r4, r5, r6, pc}
    2ab0:	00000769 	.word	0x00000769
    2ab4:	200007b0 	.word	0x200007b0
    2ab8:	00000779 	.word	0x00000779
    2abc:	20000808 	.word	0x20000808
    2ac0:	42000c28 	.word	0x42000c28
    2ac4:	200007a0 	.word	0x200007a0
    2ac8:	00000949 	.word	0x00000949
    2acc:	000009f1 	.word	0x000009f1
    2ad0:	00002959 	.word	0x00002959
    2ad4:	200001b0 	.word	0x200001b0

00002ad8 <SPIMasterInit>:

void SPIMasterInit()
{
    2ad8:	b510      	push	{r4, lr}
	configureSPIMaster();
    2ada:	4b02      	ldr	r3, [pc, #8]	; (2ae4 <SPIMasterInit+0xc>)
    2adc:	4798      	blx	r3
	setupDMA();
    2ade:	4b02      	ldr	r3, [pc, #8]	; (2ae8 <SPIMasterInit+0x10>)
    2ae0:	4798      	blx	r3
}
    2ae2:	bd10      	pop	{r4, pc}
    2ae4:	0000299d 	.word	0x0000299d
    2ae8:	00002a41 	.word	0x00002a41

00002aec <reverseByte>:
extern  volatile uint8_t     RMatrix[4][8];
extern  volatile uint8_t     GMatrix[4][8];
extern  volatile uint8_t     BMatrix[4][8];

uint8_t reverseByte(volatile uint8_t input) 
{
    2aec:	b082      	sub	sp, #8
    2aee:	466b      	mov	r3, sp
    2af0:	71d8      	strb	r0, [r3, #7]
	input = (input & 0xF0) >> 4 | (input & 0x0F) << 4;
    2af2:	79da      	ldrb	r2, [r3, #7]
    2af4:	79d9      	ldrb	r1, [r3, #7]
    2af6:	0912      	lsrs	r2, r2, #4
    2af8:	0109      	lsls	r1, r1, #4
    2afa:	430a      	orrs	r2, r1
    2afc:	b2d2      	uxtb	r2, r2
    2afe:	71da      	strb	r2, [r3, #7]
	input = (input & 0xCC) >> 2 | (input & 0x33) << 2;
    2b00:	79d8      	ldrb	r0, [r3, #7]
    2b02:	79d9      	ldrb	r1, [r3, #7]
    2b04:	0880      	lsrs	r0, r0, #2
    2b06:	2233      	movs	r2, #51	; 0x33
    2b08:	4002      	ands	r2, r0
    2b0a:	0089      	lsls	r1, r1, #2
    2b0c:	2033      	movs	r0, #51	; 0x33
    2b0e:	4381      	bics	r1, r0
    2b10:	430a      	orrs	r2, r1
    2b12:	b2d2      	uxtb	r2, r2
    2b14:	71da      	strb	r2, [r3, #7]
	input = (input & 0xAA) >> 1 | (input & 0x55) << 1;
    2b16:	79d8      	ldrb	r0, [r3, #7]
    2b18:	79d9      	ldrb	r1, [r3, #7]
    2b1a:	0840      	lsrs	r0, r0, #1
    2b1c:	2255      	movs	r2, #85	; 0x55
    2b1e:	4002      	ands	r2, r0
    2b20:	0049      	lsls	r1, r1, #1
    2b22:	2055      	movs	r0, #85	; 0x55
    2b24:	4381      	bics	r1, r0
    2b26:	430a      	orrs	r2, r1
    2b28:	b2d2      	uxtb	r2, r2
    2b2a:	71da      	strb	r2, [r3, #7]
	return input;
    2b2c:	79d8      	ldrb	r0, [r3, #7]
    2b2e:	b2c0      	uxtb	r0, r0
}
    2b30:	b002      	add	sp, #8
    2b32:	4770      	bx	lr

00002b34 <convertMatrix2Shift>:


void convertMatrix2Shift(uint8_t* matrixData ,uint8_t matrixColor)
{
    2b34:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b36:	46de      	mov	lr, fp
    2b38:	4657      	mov	r7, sl
    2b3a:	464e      	mov	r6, r9
    2b3c:	4645      	mov	r5, r8
    2b3e:	b5e0      	push	{r5, r6, r7, lr}
    2b40:	b083      	sub	sp, #12
    2b42:	9001      	str	r0, [sp, #4]
	uint8_t				i,j,k			= 0;
	uint32_t			temp			= 0;
	uint32_t			temp_1			= 0;
	uint8_t				carryBits		= 0;
	uint32_t            mask6Bits		= 0xFC000000;
	switch(matrixColor)
    2b44:	2902      	cmp	r1, #2
    2b46:	d067      	beq.n	2c18 <convertMatrix2Shift+0xe4>
    2b48:	2903      	cmp	r1, #3
    2b4a:	d009      	beq.n	2b60 <convertMatrix2Shift+0x2c>
    2b4c:	2901      	cmp	r1, #1
    2b4e:	d100      	bne.n	2b52 <convertMatrix2Shift+0x1e>
    2b50:	e0a4      	b.n	2c9c <convertMatrix2Shift+0x168>
			}
			break;
		default:
			break;
	}
}
    2b52:	b003      	add	sp, #12
    2b54:	bc3c      	pop	{r2, r3, r4, r5}
    2b56:	4690      	mov	r8, r2
    2b58:	4699      	mov	r9, r3
    2b5a:	46a2      	mov	sl, r4
    2b5c:	46ab      	mov	fp, r5
    2b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b60:	9f01      	ldr	r7, [sp, #4]
	switch(matrixColor)
    2b62:	2603      	movs	r6, #3
					BMatrix[1][2+i+(2*j)]       =		reverseByte((uint8_t)((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2b64:	4b7e      	ldr	r3, [pc, #504]	; (2d60 <convertMatrix2Shift+0x22c>)
    2b66:	4698      	mov	r8, r3
    2b68:	4b7e      	ldr	r3, [pc, #504]	; (2d64 <convertMatrix2Shift+0x230>)
    2b6a:	469b      	mov	fp, r3
					BMatrix[2][2+i+(2*j)]       =		reverseByte((uint8_t)(((temp &  (mask6Bits>>6+6*2*i))	>> (20-6*2*i))<<2));
    2b6c:	243f      	movs	r4, #63	; 0x3f
					temp_1   =  matrixData[j*3+k] ;
    2b6e:	78bd      	ldrb	r5, [r7, #2]
					temp    |=  (temp_1 << (24 - 8*k));
    2b70:	022d      	lsls	r5, r5, #8
					temp_1   =  matrixData[j*3+k] ;
    2b72:	7878      	ldrb	r0, [r7, #1]
					temp    |=  (temp_1 << (24 - 8*k));
    2b74:	0400      	lsls	r0, r0, #16
    2b76:	4305      	orrs	r5, r0
					temp_1   =  matrixData[j*3+k] ;
    2b78:	7838      	ldrb	r0, [r7, #0]
					temp    |=  (temp_1 << (24 - 8*k));
    2b7a:	0600      	lsls	r0, r0, #24
    2b7c:	4305      	orrs	r5, r0
    2b7e:	1e73      	subs	r3, r6, #1
    2b80:	469a      	mov	sl, r3
					BMatrix[1][2+i+(2*j)]       =		reverseByte((uint8_t)((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2b82:	0ea8      	lsrs	r0, r5, #26
    2b84:	47c0      	blx	r8
    2b86:	44da      	add	sl, fp
    2b88:	4653      	mov	r3, sl
    2b8a:	7218      	strb	r0, [r3, #8]
					BMatrix[2][2+i+(2*j)]       =		reverseByte((uint8_t)(((temp &  (mask6Bits>>6+6*2*i))	>> (20-6*2*i))<<2));
    2b8c:	0d28      	lsrs	r0, r5, #20
    2b8e:	4020      	ands	r0, r4
    2b90:	0080      	lsls	r0, r0, #2
    2b92:	47c0      	blx	r8
    2b94:	4653      	mov	r3, sl
    2b96:	7418      	strb	r0, [r3, #16]
					BMatrix[1][2+i+(2*j)]       =		reverseByte((uint8_t)((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2b98:	0ba8      	lsrs	r0, r5, #14
    2b9a:	4020      	ands	r0, r4
    2b9c:	47c0      	blx	r8
    2b9e:	46b2      	mov	sl, r6
    2ba0:	44da      	add	sl, fp
    2ba2:	4653      	mov	r3, sl
    2ba4:	7218      	strb	r0, [r3, #8]
					BMatrix[2][2+i+(2*j)]       =		reverseByte((uint8_t)(((temp &  (mask6Bits>>6+6*2*i))	>> (20-6*2*i))<<2));
    2ba6:	0a28      	lsrs	r0, r5, #8
    2ba8:	4020      	ands	r0, r4
    2baa:	0080      	lsls	r0, r0, #2
    2bac:	47c0      	blx	r8
    2bae:	4653      	mov	r3, sl
    2bb0:	7418      	strb	r0, [r3, #16]
    2bb2:	3703      	adds	r7, #3
    2bb4:	3602      	adds	r6, #2
			for(j=0;j<3;j++)
    2bb6:	2e09      	cmp	r6, #9
    2bb8:	d1d9      	bne.n	2b6e <convertMatrix2Shift+0x3a>
    2bba:	9c01      	ldr	r4, [sp, #4]
    2bbc:	3409      	adds	r4, #9
    2bbe:	2601      	movs	r6, #1
					BMatrix[0][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2bc0:	4b67      	ldr	r3, [pc, #412]	; (2d60 <convertMatrix2Shift+0x22c>)
    2bc2:	4698      	mov	r8, r3
    2bc4:	4f67      	ldr	r7, [pc, #412]	; (2d64 <convertMatrix2Shift+0x230>)
					BMatrix[3][0+i+ (2*j)]       =		reverseByte((uint8_t)(((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2));
    2bc6:	233f      	movs	r3, #63	; 0x3f
    2bc8:	4699      	mov	r9, r3
					temp_1    =  matrixData[(3+j)*3+k] ;
    2bca:	78a5      	ldrb	r5, [r4, #2]
					temp      |=  temp_1 << 24 - 8*k;
    2bcc:	022d      	lsls	r5, r5, #8
					temp_1    =  matrixData[(3+j)*3+k] ;
    2bce:	7860      	ldrb	r0, [r4, #1]
					temp      |=  temp_1 << 24 - 8*k;
    2bd0:	0400      	lsls	r0, r0, #16
    2bd2:	4305      	orrs	r5, r0
					temp_1    =  matrixData[(3+j)*3+k] ;
    2bd4:	7820      	ldrb	r0, [r4, #0]
					temp      |=  temp_1 << 24 - 8*k;
    2bd6:	0600      	lsls	r0, r0, #24
    2bd8:	4305      	orrs	r5, r0
    2bda:	1e73      	subs	r3, r6, #1
    2bdc:	469a      	mov	sl, r3
					BMatrix[0][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2bde:	0ea8      	lsrs	r0, r5, #26
    2be0:	47c0      	blx	r8
    2be2:	4653      	mov	r3, sl
    2be4:	54f8      	strb	r0, [r7, r3]
					BMatrix[3][0+i+ (2*j)]       =		reverseByte((uint8_t)(((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2));
    2be6:	0d28      	lsrs	r0, r5, #20
    2be8:	464b      	mov	r3, r9
    2bea:	4018      	ands	r0, r3
    2bec:	0080      	lsls	r0, r0, #2
    2bee:	47c0      	blx	r8
    2bf0:	4653      	mov	r3, sl
    2bf2:	18fb      	adds	r3, r7, r3
    2bf4:	7618      	strb	r0, [r3, #24]
					BMatrix[0][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2bf6:	0ba8      	lsrs	r0, r5, #14
    2bf8:	464b      	mov	r3, r9
    2bfa:	4018      	ands	r0, r3
    2bfc:	47c0      	blx	r8
    2bfe:	55b8      	strb	r0, [r7, r6]
					BMatrix[3][0+i+ (2*j)]       =		reverseByte((uint8_t)(((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2));
    2c00:	0a28      	lsrs	r0, r5, #8
    2c02:	464b      	mov	r3, r9
    2c04:	4018      	ands	r0, r3
    2c06:	0080      	lsls	r0, r0, #2
    2c08:	47c0      	blx	r8
    2c0a:	19bb      	adds	r3, r7, r6
    2c0c:	7618      	strb	r0, [r3, #24]
    2c0e:	3403      	adds	r4, #3
    2c10:	3602      	adds	r6, #2
			for(j=0;j<3;j++)
    2c12:	2e07      	cmp	r6, #7
    2c14:	d1d9      	bne.n	2bca <convertMatrix2Shift+0x96>
    2c16:	e79c      	b.n	2b52 <convertMatrix2Shift+0x1e>
    2c18:	9801      	ldr	r0, [sp, #4]
	switch(matrixColor)
    2c1a:	2103      	movs	r1, #3
					GMatrix[1][2+i+(2*j)]       =		(uint8_t)(((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i))) ;
    2c1c:	4e52      	ldr	r6, [pc, #328]	; (2d68 <convertMatrix2Shift+0x234>)
					GMatrix[2][2+i+(2*j)]       =		(uint8_t)(((temp  &  (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2);
    2c1e:	253f      	movs	r5, #63	; 0x3f
					temp_1     =  matrixData[j*3+k] ;
    2c20:	7883      	ldrb	r3, [r0, #2]
					temp    |=  (temp_1 << (24 - 8*k));
    2c22:	021b      	lsls	r3, r3, #8
					temp_1     =  matrixData[j*3+k] ;
    2c24:	7842      	ldrb	r2, [r0, #1]
					temp    |=  (temp_1 << (24 - 8*k));
    2c26:	0412      	lsls	r2, r2, #16
    2c28:	4313      	orrs	r3, r2
					temp_1     =  matrixData[j*3+k] ;
    2c2a:	7802      	ldrb	r2, [r0, #0]
					temp    |=  (temp_1 << (24 - 8*k));
    2c2c:	0612      	lsls	r2, r2, #24
    2c2e:	4313      	orrs	r3, r2
    2c30:	1e4f      	subs	r7, r1, #1
					GMatrix[1][2+i+(2*j)]       =		(uint8_t)(((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i))) ;
    2c32:	0e9a      	lsrs	r2, r3, #26
    2c34:	19f7      	adds	r7, r6, r7
    2c36:	723a      	strb	r2, [r7, #8]
					GMatrix[2][2+i+(2*j)]       =		(uint8_t)(((temp  &  (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2);
    2c38:	0d1a      	lsrs	r2, r3, #20
    2c3a:	402a      	ands	r2, r5
    2c3c:	0092      	lsls	r2, r2, #2
    2c3e:	743a      	strb	r2, [r7, #16]
					GMatrix[1][2+i+(2*j)]       =		(uint8_t)(((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i))) ;
    2c40:	0b9a      	lsrs	r2, r3, #14
    2c42:	402a      	ands	r2, r5
    2c44:	1877      	adds	r7, r6, r1
    2c46:	723a      	strb	r2, [r7, #8]
					GMatrix[2][2+i+(2*j)]       =		(uint8_t)(((temp  &  (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2);
    2c48:	0a1b      	lsrs	r3, r3, #8
    2c4a:	402b      	ands	r3, r5
    2c4c:	009b      	lsls	r3, r3, #2
    2c4e:	743b      	strb	r3, [r7, #16]
    2c50:	3003      	adds	r0, #3
    2c52:	3102      	adds	r1, #2
			for(j=0;j<3;j++)
    2c54:	2909      	cmp	r1, #9
    2c56:	d1e3      	bne.n	2c20 <convertMatrix2Shift+0xec>
    2c58:	9c01      	ldr	r4, [sp, #4]
    2c5a:	3409      	adds	r4, #9
    2c5c:	2201      	movs	r2, #1
					GMatrix[0][0+i+ (2*j)]       =		(uint8_t)(((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2c5e:	4842      	ldr	r0, [pc, #264]	; (2d68 <convertMatrix2Shift+0x234>)
					GMatrix[3][0+i+ (2*j)]       =		(uint8_t)(((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2);
    2c60:	253f      	movs	r5, #63	; 0x3f
					temp_1    =  matrixData[(3+j)*3+k] ;
    2c62:	78a3      	ldrb	r3, [r4, #2]
					temp      |=  temp_1 << 24 - 8*k;
    2c64:	021b      	lsls	r3, r3, #8
					temp_1    =  matrixData[(3+j)*3+k] ;
    2c66:	7861      	ldrb	r1, [r4, #1]
					temp      |=  temp_1 << 24 - 8*k;
    2c68:	0409      	lsls	r1, r1, #16
    2c6a:	430b      	orrs	r3, r1
					temp_1    =  matrixData[(3+j)*3+k] ;
    2c6c:	7821      	ldrb	r1, [r4, #0]
					temp      |=  temp_1 << 24 - 8*k;
    2c6e:	0609      	lsls	r1, r1, #24
    2c70:	430b      	orrs	r3, r1
    2c72:	1e56      	subs	r6, r2, #1
					GMatrix[0][0+i+ (2*j)]       =		(uint8_t)(((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2c74:	0e99      	lsrs	r1, r3, #26
    2c76:	5581      	strb	r1, [r0, r6]
					GMatrix[3][0+i+ (2*j)]       =		(uint8_t)(((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2);
    2c78:	0d19      	lsrs	r1, r3, #20
    2c7a:	4029      	ands	r1, r5
    2c7c:	0089      	lsls	r1, r1, #2
    2c7e:	1986      	adds	r6, r0, r6
    2c80:	7631      	strb	r1, [r6, #24]
					GMatrix[0][0+i+ (2*j)]       =		(uint8_t)(((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2c82:	0b99      	lsrs	r1, r3, #14
    2c84:	4029      	ands	r1, r5
    2c86:	5481      	strb	r1, [r0, r2]
					GMatrix[3][0+i+ (2*j)]       =		(uint8_t)(((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i))<<2);
    2c88:	0a1b      	lsrs	r3, r3, #8
    2c8a:	402b      	ands	r3, r5
    2c8c:	009b      	lsls	r3, r3, #2
    2c8e:	1881      	adds	r1, r0, r2
    2c90:	760b      	strb	r3, [r1, #24]
    2c92:	3403      	adds	r4, #3
    2c94:	3202      	adds	r2, #2
			for(j=0;j<3;j++)
    2c96:	2a07      	cmp	r2, #7
    2c98:	d1e3      	bne.n	2c62 <convertMatrix2Shift+0x12e>
    2c9a:	e75a      	b.n	2b52 <convertMatrix2Shift+0x1e>
    2c9c:	9e01      	ldr	r6, [sp, #4]
	switch(matrixColor)
    2c9e:	2503      	movs	r5, #3
					RMatrix[1][2+i+(2*j)]       =		reverseByte((uint8_t)((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i))) ;
    2ca0:	4f2f      	ldr	r7, [pc, #188]	; (2d60 <convertMatrix2Shift+0x22c>)
    2ca2:	4b32      	ldr	r3, [pc, #200]	; (2d6c <convertMatrix2Shift+0x238>)
    2ca4:	469a      	mov	sl, r3
					RMatrix[2][2+i+(2*j)]       =		reverseByte(((uint8_t)((temp &  (mask6Bits>>6+6*2*i))	>> (20-6*2*i)<<2))) ;
    2ca6:	243f      	movs	r4, #63	; 0x3f
					temp_1     =  matrixData[j*3+k]  ;
    2ca8:	78b0      	ldrb	r0, [r6, #2]
					temp      |=  (temp_1 << (24 - 8*k));
    2caa:	0200      	lsls	r0, r0, #8
					temp_1     =  matrixData[j*3+k]  ;
    2cac:	7873      	ldrb	r3, [r6, #1]
					temp      |=  (temp_1 << (24 - 8*k));
    2cae:	041b      	lsls	r3, r3, #16
    2cb0:	4318      	orrs	r0, r3
					temp_1     =  matrixData[j*3+k]  ;
    2cb2:	7833      	ldrb	r3, [r6, #0]
					temp      |=  (temp_1 << (24 - 8*k));
    2cb4:	061b      	lsls	r3, r3, #24
    2cb6:	4318      	orrs	r0, r3
    2cb8:	4683      	mov	fp, r0
    2cba:	1e6b      	subs	r3, r5, #1
    2cbc:	4699      	mov	r9, r3
					RMatrix[1][2+i+(2*j)]       =		reverseByte((uint8_t)((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i))) ;
    2cbe:	0e80      	lsrs	r0, r0, #26
    2cc0:	47b8      	blx	r7
    2cc2:	44d1      	add	r9, sl
    2cc4:	464b      	mov	r3, r9
    2cc6:	7218      	strb	r0, [r3, #8]
					RMatrix[2][2+i+(2*j)]       =		reverseByte(((uint8_t)((temp &  (mask6Bits>>6+6*2*i))	>> (20-6*2*i)<<2))) ;
    2cc8:	465b      	mov	r3, fp
    2cca:	0d18      	lsrs	r0, r3, #20
    2ccc:	4020      	ands	r0, r4
    2cce:	0080      	lsls	r0, r0, #2
    2cd0:	47b8      	blx	r7
    2cd2:	464b      	mov	r3, r9
    2cd4:	7418      	strb	r0, [r3, #16]
					RMatrix[1][2+i+(2*j)]       =		reverseByte((uint8_t)((temp &  (mask6Bits>>6*2*i)) >> (26-6*2*i))) ;
    2cd6:	465b      	mov	r3, fp
    2cd8:	0b98      	lsrs	r0, r3, #14
    2cda:	4020      	ands	r0, r4
    2cdc:	47b8      	blx	r7
    2cde:	46a9      	mov	r9, r5
    2ce0:	44d1      	add	r9, sl
    2ce2:	464b      	mov	r3, r9
    2ce4:	7218      	strb	r0, [r3, #8]
					RMatrix[2][2+i+(2*j)]       =		reverseByte(((uint8_t)((temp &  (mask6Bits>>6+6*2*i))	>> (20-6*2*i)<<2))) ;
    2ce6:	465b      	mov	r3, fp
    2ce8:	0a18      	lsrs	r0, r3, #8
    2cea:	4020      	ands	r0, r4
    2cec:	0080      	lsls	r0, r0, #2
    2cee:	47b8      	blx	r7
    2cf0:	464b      	mov	r3, r9
    2cf2:	7418      	strb	r0, [r3, #16]
    2cf4:	3603      	adds	r6, #3
    2cf6:	3502      	adds	r5, #2
			for(j=0;j<3;j++)
    2cf8:	2d09      	cmp	r5, #9
    2cfa:	d1d5      	bne.n	2ca8 <convertMatrix2Shift+0x174>
    2cfc:	9c01      	ldr	r4, [sp, #4]
    2cfe:	3409      	adds	r4, #9
    2d00:	2501      	movs	r5, #1
					RMatrix[0][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2d02:	4f17      	ldr	r7, [pc, #92]	; (2d60 <convertMatrix2Shift+0x22c>)
    2d04:	4e19      	ldr	r6, [pc, #100]	; (2d6c <convertMatrix2Shift+0x238>)
					RMatrix[3][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i) <<2));
    2d06:	233f      	movs	r3, #63	; 0x3f
    2d08:	4698      	mov	r8, r3
					temp_1    =  matrixData[(3+j)*3+k] ;
    2d0a:	78a0      	ldrb	r0, [r4, #2]
					temp      |=  temp_1 << 24 - 8*k;
    2d0c:	0200      	lsls	r0, r0, #8
					temp_1    =  matrixData[(3+j)*3+k] ;
    2d0e:	7863      	ldrb	r3, [r4, #1]
					temp      |=  temp_1 << 24 - 8*k;
    2d10:	041b      	lsls	r3, r3, #16
    2d12:	4318      	orrs	r0, r3
					temp_1    =  matrixData[(3+j)*3+k] ;
    2d14:	7823      	ldrb	r3, [r4, #0]
					temp      |=  temp_1 << 24 - 8*k;
    2d16:	061b      	lsls	r3, r3, #24
    2d18:	4318      	orrs	r0, r3
    2d1a:	4681      	mov	r9, r0
    2d1c:	1e6b      	subs	r3, r5, #1
    2d1e:	469a      	mov	sl, r3
					RMatrix[0][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2d20:	0e80      	lsrs	r0, r0, #26
    2d22:	47b8      	blx	r7
    2d24:	4653      	mov	r3, sl
    2d26:	54f0      	strb	r0, [r6, r3]
					RMatrix[3][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i) <<2));
    2d28:	464b      	mov	r3, r9
    2d2a:	0d18      	lsrs	r0, r3, #20
    2d2c:	4643      	mov	r3, r8
    2d2e:	4018      	ands	r0, r3
    2d30:	0080      	lsls	r0, r0, #2
    2d32:	47b8      	blx	r7
    2d34:	4653      	mov	r3, sl
    2d36:	18f3      	adds	r3, r6, r3
    2d38:	7618      	strb	r0, [r3, #24]
					RMatrix[0][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6*2*i)) >> (26-6*2*i)));
    2d3a:	464b      	mov	r3, r9
    2d3c:	0b98      	lsrs	r0, r3, #14
    2d3e:	4643      	mov	r3, r8
    2d40:	4018      	ands	r0, r3
    2d42:	47b8      	blx	r7
    2d44:	5570      	strb	r0, [r6, r5]
					RMatrix[3][0+i+ (2*j)]       =		reverseByte((uint8_t)((temp & (mask6Bits>>6+6*2*i)) >> (20-6*2*i) <<2));
    2d46:	464b      	mov	r3, r9
    2d48:	0a18      	lsrs	r0, r3, #8
    2d4a:	4643      	mov	r3, r8
    2d4c:	4018      	ands	r0, r3
    2d4e:	0080      	lsls	r0, r0, #2
    2d50:	47b8      	blx	r7
    2d52:	1973      	adds	r3, r6, r5
    2d54:	7618      	strb	r0, [r3, #24]
    2d56:	3403      	adds	r4, #3
    2d58:	3502      	adds	r5, #2
			for(j=0;j<3;j++)
    2d5a:	2d07      	cmp	r5, #7
    2d5c:	d1d5      	bne.n	2d0a <convertMatrix2Shift+0x1d6>
    2d5e:	e6f8      	b.n	2b52 <convertMatrix2Shift+0x1e>
    2d60:	00002aed 	.word	0x00002aed
    2d64:	20000838 	.word	0x20000838
    2d68:	20000890 	.word	0x20000890
    2d6c:	20000818 	.word	0x20000818

00002d70 <BBTLogo>:
	matrixColor = GREEN;
	convertMatrix2Shift(matrixData ,matrixColor);
}

void BBTLogo(uint8_t frame)
{
    2d70:	b510      	push	{r4, lr}
	static uint8_t  matrixDataRFrame4[18]			= {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
	static uint8_t  matrixDataGFrame4[18]			= {0x80,0x74,0x0F,0x39,0xF3,0x7E,0x23,0xC1,0x98,0x09,0x00,0x88,0x04,0x80,0x38,0x00,0x40,0x02};
	static uint8_t  matrixDataBFrame4[18]			= {0x80,0x74,0x0F,0x39,0xF3,0x7E,0x23,0xC1,0x98,0x09,0x00,0x88,0x04,0x80,0x38,0x00,0x40,0x02};
	
	uint8_t			matrixColor				= 0;
	switch(frame)
    2d72:	2802      	cmp	r0, #2
    2d74:	d01c      	beq.n	2db0 <BBTLogo+0x40>
    2d76:	d90e      	bls.n	2d96 <BBTLogo+0x26>
    2d78:	2803      	cmp	r0, #3
    2d7a:	d024      	beq.n	2dc6 <BBTLogo+0x56>
    2d7c:	2804      	cmp	r0, #4
    2d7e:	d116      	bne.n	2dae <BBTLogo+0x3e>
			convertMatrix2Shift(matrixDataBFrame3 ,matrixColor);
			break;
		
		case	4:
			matrixColor = RED;
			convertMatrix2Shift(matrixDataRFrame4 ,matrixColor);
    2d80:	2101      	movs	r1, #1
    2d82:	4816      	ldr	r0, [pc, #88]	; (2ddc <BBTLogo+0x6c>)
    2d84:	4c16      	ldr	r4, [pc, #88]	; (2de0 <BBTLogo+0x70>)
    2d86:	47a0      	blx	r4
		
			matrixColor = BLUE;
			convertMatrix2Shift(matrixDataGFrame4 ,matrixColor);
    2d88:	2103      	movs	r1, #3
    2d8a:	4816      	ldr	r0, [pc, #88]	; (2de4 <BBTLogo+0x74>)
    2d8c:	47a0      	blx	r4
		
			matrixColor = GREEN;
			convertMatrix2Shift(matrixDataBFrame4 ,matrixColor);
    2d8e:	2102      	movs	r1, #2
    2d90:	4815      	ldr	r0, [pc, #84]	; (2de8 <BBTLogo+0x78>)
    2d92:	47a0      	blx	r4
		default:
			break;
			
	}
	
    2d94:	e00b      	b.n	2dae <BBTLogo+0x3e>
	switch(frame)
    2d96:	2801      	cmp	r0, #1
    2d98:	d109      	bne.n	2dae <BBTLogo+0x3e>
			convertMatrix2Shift(matrixDataRFrame1 ,matrixColor);
    2d9a:	2101      	movs	r1, #1
    2d9c:	4813      	ldr	r0, [pc, #76]	; (2dec <BBTLogo+0x7c>)
    2d9e:	4c10      	ldr	r4, [pc, #64]	; (2de0 <BBTLogo+0x70>)
    2da0:	47a0      	blx	r4
			convertMatrix2Shift(matrixDataGFrame1 ,matrixColor);
    2da2:	2103      	movs	r1, #3
    2da4:	4812      	ldr	r0, [pc, #72]	; (2df0 <BBTLogo+0x80>)
    2da6:	47a0      	blx	r4
			convertMatrix2Shift(matrixDataBFrame1 ,matrixColor);
    2da8:	2102      	movs	r1, #2
    2daa:	4812      	ldr	r0, [pc, #72]	; (2df4 <BBTLogo+0x84>)
    2dac:	47a0      	blx	r4
    2dae:	bd10      	pop	{r4, pc}
			convertMatrix2Shift(matrixDataRFrame2 ,matrixColor);
    2db0:	2101      	movs	r1, #1
    2db2:	4811      	ldr	r0, [pc, #68]	; (2df8 <BBTLogo+0x88>)
    2db4:	4c0a      	ldr	r4, [pc, #40]	; (2de0 <BBTLogo+0x70>)
    2db6:	47a0      	blx	r4
			convertMatrix2Shift(matrixDataGFrame2 ,matrixColor);
    2db8:	2103      	movs	r1, #3
    2dba:	4810      	ldr	r0, [pc, #64]	; (2dfc <BBTLogo+0x8c>)
    2dbc:	47a0      	blx	r4
			convertMatrix2Shift(matrixDataBFrame2 ,matrixColor);
    2dbe:	2102      	movs	r1, #2
    2dc0:	480f      	ldr	r0, [pc, #60]	; (2e00 <BBTLogo+0x90>)
    2dc2:	47a0      	blx	r4
			break;
    2dc4:	e7f3      	b.n	2dae <BBTLogo+0x3e>
			convertMatrix2Shift(matrixDataRFrame3 ,matrixColor);
    2dc6:	2101      	movs	r1, #1
    2dc8:	480e      	ldr	r0, [pc, #56]	; (2e04 <BBTLogo+0x94>)
    2dca:	4c05      	ldr	r4, [pc, #20]	; (2de0 <BBTLogo+0x70>)
    2dcc:	47a0      	blx	r4
			convertMatrix2Shift(matrixDataGFrame3 ,matrixColor);
    2dce:	2103      	movs	r1, #3
    2dd0:	480d      	ldr	r0, [pc, #52]	; (2e08 <BBTLogo+0x98>)
    2dd2:	47a0      	blx	r4
			convertMatrix2Shift(matrixDataBFrame3 ,matrixColor);
    2dd4:	2102      	movs	r1, #2
    2dd6:	480d      	ldr	r0, [pc, #52]	; (2e0c <BBTLogo+0x9c>)
    2dd8:	47a0      	blx	r4
			break;
    2dda:	e7e8      	b.n	2dae <BBTLogo+0x3e>
    2ddc:	20000278 	.word	0x20000278
    2de0:	00002b35 	.word	0x00002b35
    2de4:	200000a4 	.word	0x200000a4
    2de8:	20000054 	.word	0x20000054
    2dec:	200000b8 	.word	0x200000b8
    2df0:	20000068 	.word	0x20000068
    2df4:	20000018 	.word	0x20000018
    2df8:	20000250 	.word	0x20000250
    2dfc:	2000007c 	.word	0x2000007c
    2e00:	2000002c 	.word	0x2000002c
    2e04:	20000264 	.word	0x20000264
    2e08:	20000090 	.word	0x20000090
    2e0c:	20000040 	.word	0x20000040

00002e10 <main>:
	}

}

int main (void)
{	
    2e10:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,j =0;

	system_init();
    2e12:	4b0d      	ldr	r3, [pc, #52]	; (2e48 <main+0x38>)
    2e14:	4798      	blx	r3
	delay_init();
    2e16:	4b0d      	ldr	r3, [pc, #52]	; (2e4c <main+0x3c>)
    2e18:	4798      	blx	r3
	
	configure_i2c_slave();
    2e1a:	4b0d      	ldr	r3, [pc, #52]	; (2e50 <main+0x40>)
    2e1c:	4798      	blx	r3
	configure_i2c_slave_callbacks();
    2e1e:	4b0d      	ldr	r3, [pc, #52]	; (2e54 <main+0x44>)
    2e20:	4798      	blx	r3
	//testFunction();
	
	LEDMatrixTimerInit();
    2e22:	4b0d      	ldr	r3, [pc, #52]	; (2e58 <main+0x48>)
    2e24:	4798      	blx	r3
	//testPinsInit();
	LEDMatrixInit();
    2e26:	4b0d      	ldr	r3, [pc, #52]	; (2e5c <main+0x4c>)
    2e28:	4798      	blx	r3
	SPIMasterInit();
    2e2a:	4b0d      	ldr	r3, [pc, #52]	; (2e60 <main+0x50>)
    2e2c:	4798      	blx	r3
	configDials();
    2e2e:	4b0d      	ldr	r3, [pc, #52]	; (2e64 <main+0x54>)
    2e30:	4798      	blx	r3
	
	LEDMatrixMode = 1;
    2e32:	2201      	movs	r2, #1
    2e34:	4b0c      	ldr	r3, [pc, #48]	; (2e68 <main+0x58>)
    2e36:	701a      	strb	r2, [r3, #0]
	while(1)
	{
		readDials();
    2e38:	4e0c      	ldr	r6, [pc, #48]	; (2e6c <main+0x5c>)
		LEDMatrixControl();
    2e3a:	4d0d      	ldr	r5, [pc, #52]	; (2e70 <main+0x60>)
		delay_ms(1);
    2e3c:	4c0d      	ldr	r4, [pc, #52]	; (2e74 <main+0x64>)
		readDials();
    2e3e:	47b0      	blx	r6
		LEDMatrixControl();
    2e40:	47a8      	blx	r5
		delay_ms(1);
    2e42:	2001      	movs	r0, #1
    2e44:	47a0      	blx	r4
    2e46:	e7fa      	b.n	2e3e <main+0x2e>
    2e48:	00001fc1 	.word	0x00001fc1
    2e4c:	000000ed 	.word	0x000000ed
    2e50:	000023b1 	.word	0x000023b1
    2e54:	00002445 	.word	0x00002445
    2e58:	0000230d 	.word	0x0000230d
    2e5c:	00002939 	.word	0x00002939
    2e60:	00002ad9 	.word	0x00002ad9
    2e64:	000026a1 	.word	0x000026a1
    2e68:	2000028c 	.word	0x2000028c
    2e6c:	0000284d 	.word	0x0000284d
    2e70:	0000229d 	.word	0x0000229d
    2e74:	00000159 	.word	0x00000159

00002e78 <__udivsi3>:
    2e78:	2200      	movs	r2, #0
    2e7a:	0843      	lsrs	r3, r0, #1
    2e7c:	428b      	cmp	r3, r1
    2e7e:	d374      	bcc.n	2f6a <__udivsi3+0xf2>
    2e80:	0903      	lsrs	r3, r0, #4
    2e82:	428b      	cmp	r3, r1
    2e84:	d35f      	bcc.n	2f46 <__udivsi3+0xce>
    2e86:	0a03      	lsrs	r3, r0, #8
    2e88:	428b      	cmp	r3, r1
    2e8a:	d344      	bcc.n	2f16 <__udivsi3+0x9e>
    2e8c:	0b03      	lsrs	r3, r0, #12
    2e8e:	428b      	cmp	r3, r1
    2e90:	d328      	bcc.n	2ee4 <__udivsi3+0x6c>
    2e92:	0c03      	lsrs	r3, r0, #16
    2e94:	428b      	cmp	r3, r1
    2e96:	d30d      	bcc.n	2eb4 <__udivsi3+0x3c>
    2e98:	22ff      	movs	r2, #255	; 0xff
    2e9a:	0209      	lsls	r1, r1, #8
    2e9c:	ba12      	rev	r2, r2
    2e9e:	0c03      	lsrs	r3, r0, #16
    2ea0:	428b      	cmp	r3, r1
    2ea2:	d302      	bcc.n	2eaa <__udivsi3+0x32>
    2ea4:	1212      	asrs	r2, r2, #8
    2ea6:	0209      	lsls	r1, r1, #8
    2ea8:	d065      	beq.n	2f76 <__udivsi3+0xfe>
    2eaa:	0b03      	lsrs	r3, r0, #12
    2eac:	428b      	cmp	r3, r1
    2eae:	d319      	bcc.n	2ee4 <__udivsi3+0x6c>
    2eb0:	e000      	b.n	2eb4 <__udivsi3+0x3c>
    2eb2:	0a09      	lsrs	r1, r1, #8
    2eb4:	0bc3      	lsrs	r3, r0, #15
    2eb6:	428b      	cmp	r3, r1
    2eb8:	d301      	bcc.n	2ebe <__udivsi3+0x46>
    2eba:	03cb      	lsls	r3, r1, #15
    2ebc:	1ac0      	subs	r0, r0, r3
    2ebe:	4152      	adcs	r2, r2
    2ec0:	0b83      	lsrs	r3, r0, #14
    2ec2:	428b      	cmp	r3, r1
    2ec4:	d301      	bcc.n	2eca <__udivsi3+0x52>
    2ec6:	038b      	lsls	r3, r1, #14
    2ec8:	1ac0      	subs	r0, r0, r3
    2eca:	4152      	adcs	r2, r2
    2ecc:	0b43      	lsrs	r3, r0, #13
    2ece:	428b      	cmp	r3, r1
    2ed0:	d301      	bcc.n	2ed6 <__udivsi3+0x5e>
    2ed2:	034b      	lsls	r3, r1, #13
    2ed4:	1ac0      	subs	r0, r0, r3
    2ed6:	4152      	adcs	r2, r2
    2ed8:	0b03      	lsrs	r3, r0, #12
    2eda:	428b      	cmp	r3, r1
    2edc:	d301      	bcc.n	2ee2 <__udivsi3+0x6a>
    2ede:	030b      	lsls	r3, r1, #12
    2ee0:	1ac0      	subs	r0, r0, r3
    2ee2:	4152      	adcs	r2, r2
    2ee4:	0ac3      	lsrs	r3, r0, #11
    2ee6:	428b      	cmp	r3, r1
    2ee8:	d301      	bcc.n	2eee <__udivsi3+0x76>
    2eea:	02cb      	lsls	r3, r1, #11
    2eec:	1ac0      	subs	r0, r0, r3
    2eee:	4152      	adcs	r2, r2
    2ef0:	0a83      	lsrs	r3, r0, #10
    2ef2:	428b      	cmp	r3, r1
    2ef4:	d301      	bcc.n	2efa <__udivsi3+0x82>
    2ef6:	028b      	lsls	r3, r1, #10
    2ef8:	1ac0      	subs	r0, r0, r3
    2efa:	4152      	adcs	r2, r2
    2efc:	0a43      	lsrs	r3, r0, #9
    2efe:	428b      	cmp	r3, r1
    2f00:	d301      	bcc.n	2f06 <__udivsi3+0x8e>
    2f02:	024b      	lsls	r3, r1, #9
    2f04:	1ac0      	subs	r0, r0, r3
    2f06:	4152      	adcs	r2, r2
    2f08:	0a03      	lsrs	r3, r0, #8
    2f0a:	428b      	cmp	r3, r1
    2f0c:	d301      	bcc.n	2f12 <__udivsi3+0x9a>
    2f0e:	020b      	lsls	r3, r1, #8
    2f10:	1ac0      	subs	r0, r0, r3
    2f12:	4152      	adcs	r2, r2
    2f14:	d2cd      	bcs.n	2eb2 <__udivsi3+0x3a>
    2f16:	09c3      	lsrs	r3, r0, #7
    2f18:	428b      	cmp	r3, r1
    2f1a:	d301      	bcc.n	2f20 <__udivsi3+0xa8>
    2f1c:	01cb      	lsls	r3, r1, #7
    2f1e:	1ac0      	subs	r0, r0, r3
    2f20:	4152      	adcs	r2, r2
    2f22:	0983      	lsrs	r3, r0, #6
    2f24:	428b      	cmp	r3, r1
    2f26:	d301      	bcc.n	2f2c <__udivsi3+0xb4>
    2f28:	018b      	lsls	r3, r1, #6
    2f2a:	1ac0      	subs	r0, r0, r3
    2f2c:	4152      	adcs	r2, r2
    2f2e:	0943      	lsrs	r3, r0, #5
    2f30:	428b      	cmp	r3, r1
    2f32:	d301      	bcc.n	2f38 <__udivsi3+0xc0>
    2f34:	014b      	lsls	r3, r1, #5
    2f36:	1ac0      	subs	r0, r0, r3
    2f38:	4152      	adcs	r2, r2
    2f3a:	0903      	lsrs	r3, r0, #4
    2f3c:	428b      	cmp	r3, r1
    2f3e:	d301      	bcc.n	2f44 <__udivsi3+0xcc>
    2f40:	010b      	lsls	r3, r1, #4
    2f42:	1ac0      	subs	r0, r0, r3
    2f44:	4152      	adcs	r2, r2
    2f46:	08c3      	lsrs	r3, r0, #3
    2f48:	428b      	cmp	r3, r1
    2f4a:	d301      	bcc.n	2f50 <__udivsi3+0xd8>
    2f4c:	00cb      	lsls	r3, r1, #3
    2f4e:	1ac0      	subs	r0, r0, r3
    2f50:	4152      	adcs	r2, r2
    2f52:	0883      	lsrs	r3, r0, #2
    2f54:	428b      	cmp	r3, r1
    2f56:	d301      	bcc.n	2f5c <__udivsi3+0xe4>
    2f58:	008b      	lsls	r3, r1, #2
    2f5a:	1ac0      	subs	r0, r0, r3
    2f5c:	4152      	adcs	r2, r2
    2f5e:	0843      	lsrs	r3, r0, #1
    2f60:	428b      	cmp	r3, r1
    2f62:	d301      	bcc.n	2f68 <__udivsi3+0xf0>
    2f64:	004b      	lsls	r3, r1, #1
    2f66:	1ac0      	subs	r0, r0, r3
    2f68:	4152      	adcs	r2, r2
    2f6a:	1a41      	subs	r1, r0, r1
    2f6c:	d200      	bcs.n	2f70 <__udivsi3+0xf8>
    2f6e:	4601      	mov	r1, r0
    2f70:	4152      	adcs	r2, r2
    2f72:	4610      	mov	r0, r2
    2f74:	4770      	bx	lr
    2f76:	e7ff      	b.n	2f78 <__udivsi3+0x100>
    2f78:	b501      	push	{r0, lr}
    2f7a:	2000      	movs	r0, #0
    2f7c:	f000 f8f0 	bl	3160 <__aeabi_idiv0>
    2f80:	bd02      	pop	{r1, pc}
    2f82:	46c0      	nop			; (mov r8, r8)

00002f84 <__aeabi_uidivmod>:
    2f84:	2900      	cmp	r1, #0
    2f86:	d0f7      	beq.n	2f78 <__udivsi3+0x100>
    2f88:	e776      	b.n	2e78 <__udivsi3>
    2f8a:	4770      	bx	lr

00002f8c <__divsi3>:
    2f8c:	4603      	mov	r3, r0
    2f8e:	430b      	orrs	r3, r1
    2f90:	d47f      	bmi.n	3092 <__divsi3+0x106>
    2f92:	2200      	movs	r2, #0
    2f94:	0843      	lsrs	r3, r0, #1
    2f96:	428b      	cmp	r3, r1
    2f98:	d374      	bcc.n	3084 <__divsi3+0xf8>
    2f9a:	0903      	lsrs	r3, r0, #4
    2f9c:	428b      	cmp	r3, r1
    2f9e:	d35f      	bcc.n	3060 <__divsi3+0xd4>
    2fa0:	0a03      	lsrs	r3, r0, #8
    2fa2:	428b      	cmp	r3, r1
    2fa4:	d344      	bcc.n	3030 <__divsi3+0xa4>
    2fa6:	0b03      	lsrs	r3, r0, #12
    2fa8:	428b      	cmp	r3, r1
    2faa:	d328      	bcc.n	2ffe <__divsi3+0x72>
    2fac:	0c03      	lsrs	r3, r0, #16
    2fae:	428b      	cmp	r3, r1
    2fb0:	d30d      	bcc.n	2fce <__divsi3+0x42>
    2fb2:	22ff      	movs	r2, #255	; 0xff
    2fb4:	0209      	lsls	r1, r1, #8
    2fb6:	ba12      	rev	r2, r2
    2fb8:	0c03      	lsrs	r3, r0, #16
    2fba:	428b      	cmp	r3, r1
    2fbc:	d302      	bcc.n	2fc4 <__divsi3+0x38>
    2fbe:	1212      	asrs	r2, r2, #8
    2fc0:	0209      	lsls	r1, r1, #8
    2fc2:	d065      	beq.n	3090 <__divsi3+0x104>
    2fc4:	0b03      	lsrs	r3, r0, #12
    2fc6:	428b      	cmp	r3, r1
    2fc8:	d319      	bcc.n	2ffe <__divsi3+0x72>
    2fca:	e000      	b.n	2fce <__divsi3+0x42>
    2fcc:	0a09      	lsrs	r1, r1, #8
    2fce:	0bc3      	lsrs	r3, r0, #15
    2fd0:	428b      	cmp	r3, r1
    2fd2:	d301      	bcc.n	2fd8 <__divsi3+0x4c>
    2fd4:	03cb      	lsls	r3, r1, #15
    2fd6:	1ac0      	subs	r0, r0, r3
    2fd8:	4152      	adcs	r2, r2
    2fda:	0b83      	lsrs	r3, r0, #14
    2fdc:	428b      	cmp	r3, r1
    2fde:	d301      	bcc.n	2fe4 <__divsi3+0x58>
    2fe0:	038b      	lsls	r3, r1, #14
    2fe2:	1ac0      	subs	r0, r0, r3
    2fe4:	4152      	adcs	r2, r2
    2fe6:	0b43      	lsrs	r3, r0, #13
    2fe8:	428b      	cmp	r3, r1
    2fea:	d301      	bcc.n	2ff0 <__divsi3+0x64>
    2fec:	034b      	lsls	r3, r1, #13
    2fee:	1ac0      	subs	r0, r0, r3
    2ff0:	4152      	adcs	r2, r2
    2ff2:	0b03      	lsrs	r3, r0, #12
    2ff4:	428b      	cmp	r3, r1
    2ff6:	d301      	bcc.n	2ffc <__divsi3+0x70>
    2ff8:	030b      	lsls	r3, r1, #12
    2ffa:	1ac0      	subs	r0, r0, r3
    2ffc:	4152      	adcs	r2, r2
    2ffe:	0ac3      	lsrs	r3, r0, #11
    3000:	428b      	cmp	r3, r1
    3002:	d301      	bcc.n	3008 <__divsi3+0x7c>
    3004:	02cb      	lsls	r3, r1, #11
    3006:	1ac0      	subs	r0, r0, r3
    3008:	4152      	adcs	r2, r2
    300a:	0a83      	lsrs	r3, r0, #10
    300c:	428b      	cmp	r3, r1
    300e:	d301      	bcc.n	3014 <__divsi3+0x88>
    3010:	028b      	lsls	r3, r1, #10
    3012:	1ac0      	subs	r0, r0, r3
    3014:	4152      	adcs	r2, r2
    3016:	0a43      	lsrs	r3, r0, #9
    3018:	428b      	cmp	r3, r1
    301a:	d301      	bcc.n	3020 <__divsi3+0x94>
    301c:	024b      	lsls	r3, r1, #9
    301e:	1ac0      	subs	r0, r0, r3
    3020:	4152      	adcs	r2, r2
    3022:	0a03      	lsrs	r3, r0, #8
    3024:	428b      	cmp	r3, r1
    3026:	d301      	bcc.n	302c <__divsi3+0xa0>
    3028:	020b      	lsls	r3, r1, #8
    302a:	1ac0      	subs	r0, r0, r3
    302c:	4152      	adcs	r2, r2
    302e:	d2cd      	bcs.n	2fcc <__divsi3+0x40>
    3030:	09c3      	lsrs	r3, r0, #7
    3032:	428b      	cmp	r3, r1
    3034:	d301      	bcc.n	303a <__divsi3+0xae>
    3036:	01cb      	lsls	r3, r1, #7
    3038:	1ac0      	subs	r0, r0, r3
    303a:	4152      	adcs	r2, r2
    303c:	0983      	lsrs	r3, r0, #6
    303e:	428b      	cmp	r3, r1
    3040:	d301      	bcc.n	3046 <__divsi3+0xba>
    3042:	018b      	lsls	r3, r1, #6
    3044:	1ac0      	subs	r0, r0, r3
    3046:	4152      	adcs	r2, r2
    3048:	0943      	lsrs	r3, r0, #5
    304a:	428b      	cmp	r3, r1
    304c:	d301      	bcc.n	3052 <__divsi3+0xc6>
    304e:	014b      	lsls	r3, r1, #5
    3050:	1ac0      	subs	r0, r0, r3
    3052:	4152      	adcs	r2, r2
    3054:	0903      	lsrs	r3, r0, #4
    3056:	428b      	cmp	r3, r1
    3058:	d301      	bcc.n	305e <__divsi3+0xd2>
    305a:	010b      	lsls	r3, r1, #4
    305c:	1ac0      	subs	r0, r0, r3
    305e:	4152      	adcs	r2, r2
    3060:	08c3      	lsrs	r3, r0, #3
    3062:	428b      	cmp	r3, r1
    3064:	d301      	bcc.n	306a <__divsi3+0xde>
    3066:	00cb      	lsls	r3, r1, #3
    3068:	1ac0      	subs	r0, r0, r3
    306a:	4152      	adcs	r2, r2
    306c:	0883      	lsrs	r3, r0, #2
    306e:	428b      	cmp	r3, r1
    3070:	d301      	bcc.n	3076 <__divsi3+0xea>
    3072:	008b      	lsls	r3, r1, #2
    3074:	1ac0      	subs	r0, r0, r3
    3076:	4152      	adcs	r2, r2
    3078:	0843      	lsrs	r3, r0, #1
    307a:	428b      	cmp	r3, r1
    307c:	d301      	bcc.n	3082 <__divsi3+0xf6>
    307e:	004b      	lsls	r3, r1, #1
    3080:	1ac0      	subs	r0, r0, r3
    3082:	4152      	adcs	r2, r2
    3084:	1a41      	subs	r1, r0, r1
    3086:	d200      	bcs.n	308a <__divsi3+0xfe>
    3088:	4601      	mov	r1, r0
    308a:	4152      	adcs	r2, r2
    308c:	4610      	mov	r0, r2
    308e:	4770      	bx	lr
    3090:	e05d      	b.n	314e <__divsi3+0x1c2>
    3092:	0fca      	lsrs	r2, r1, #31
    3094:	d000      	beq.n	3098 <__divsi3+0x10c>
    3096:	4249      	negs	r1, r1
    3098:	1003      	asrs	r3, r0, #32
    309a:	d300      	bcc.n	309e <__divsi3+0x112>
    309c:	4240      	negs	r0, r0
    309e:	4053      	eors	r3, r2
    30a0:	2200      	movs	r2, #0
    30a2:	469c      	mov	ip, r3
    30a4:	0903      	lsrs	r3, r0, #4
    30a6:	428b      	cmp	r3, r1
    30a8:	d32d      	bcc.n	3106 <__divsi3+0x17a>
    30aa:	0a03      	lsrs	r3, r0, #8
    30ac:	428b      	cmp	r3, r1
    30ae:	d312      	bcc.n	30d6 <__divsi3+0x14a>
    30b0:	22fc      	movs	r2, #252	; 0xfc
    30b2:	0189      	lsls	r1, r1, #6
    30b4:	ba12      	rev	r2, r2
    30b6:	0a03      	lsrs	r3, r0, #8
    30b8:	428b      	cmp	r3, r1
    30ba:	d30c      	bcc.n	30d6 <__divsi3+0x14a>
    30bc:	0189      	lsls	r1, r1, #6
    30be:	1192      	asrs	r2, r2, #6
    30c0:	428b      	cmp	r3, r1
    30c2:	d308      	bcc.n	30d6 <__divsi3+0x14a>
    30c4:	0189      	lsls	r1, r1, #6
    30c6:	1192      	asrs	r2, r2, #6
    30c8:	428b      	cmp	r3, r1
    30ca:	d304      	bcc.n	30d6 <__divsi3+0x14a>
    30cc:	0189      	lsls	r1, r1, #6
    30ce:	d03a      	beq.n	3146 <__divsi3+0x1ba>
    30d0:	1192      	asrs	r2, r2, #6
    30d2:	e000      	b.n	30d6 <__divsi3+0x14a>
    30d4:	0989      	lsrs	r1, r1, #6
    30d6:	09c3      	lsrs	r3, r0, #7
    30d8:	428b      	cmp	r3, r1
    30da:	d301      	bcc.n	30e0 <__divsi3+0x154>
    30dc:	01cb      	lsls	r3, r1, #7
    30de:	1ac0      	subs	r0, r0, r3
    30e0:	4152      	adcs	r2, r2
    30e2:	0983      	lsrs	r3, r0, #6
    30e4:	428b      	cmp	r3, r1
    30e6:	d301      	bcc.n	30ec <__divsi3+0x160>
    30e8:	018b      	lsls	r3, r1, #6
    30ea:	1ac0      	subs	r0, r0, r3
    30ec:	4152      	adcs	r2, r2
    30ee:	0943      	lsrs	r3, r0, #5
    30f0:	428b      	cmp	r3, r1
    30f2:	d301      	bcc.n	30f8 <__divsi3+0x16c>
    30f4:	014b      	lsls	r3, r1, #5
    30f6:	1ac0      	subs	r0, r0, r3
    30f8:	4152      	adcs	r2, r2
    30fa:	0903      	lsrs	r3, r0, #4
    30fc:	428b      	cmp	r3, r1
    30fe:	d301      	bcc.n	3104 <__divsi3+0x178>
    3100:	010b      	lsls	r3, r1, #4
    3102:	1ac0      	subs	r0, r0, r3
    3104:	4152      	adcs	r2, r2
    3106:	08c3      	lsrs	r3, r0, #3
    3108:	428b      	cmp	r3, r1
    310a:	d301      	bcc.n	3110 <__divsi3+0x184>
    310c:	00cb      	lsls	r3, r1, #3
    310e:	1ac0      	subs	r0, r0, r3
    3110:	4152      	adcs	r2, r2
    3112:	0883      	lsrs	r3, r0, #2
    3114:	428b      	cmp	r3, r1
    3116:	d301      	bcc.n	311c <__divsi3+0x190>
    3118:	008b      	lsls	r3, r1, #2
    311a:	1ac0      	subs	r0, r0, r3
    311c:	4152      	adcs	r2, r2
    311e:	d2d9      	bcs.n	30d4 <__divsi3+0x148>
    3120:	0843      	lsrs	r3, r0, #1
    3122:	428b      	cmp	r3, r1
    3124:	d301      	bcc.n	312a <__divsi3+0x19e>
    3126:	004b      	lsls	r3, r1, #1
    3128:	1ac0      	subs	r0, r0, r3
    312a:	4152      	adcs	r2, r2
    312c:	1a41      	subs	r1, r0, r1
    312e:	d200      	bcs.n	3132 <__divsi3+0x1a6>
    3130:	4601      	mov	r1, r0
    3132:	4663      	mov	r3, ip
    3134:	4152      	adcs	r2, r2
    3136:	105b      	asrs	r3, r3, #1
    3138:	4610      	mov	r0, r2
    313a:	d301      	bcc.n	3140 <__divsi3+0x1b4>
    313c:	4240      	negs	r0, r0
    313e:	2b00      	cmp	r3, #0
    3140:	d500      	bpl.n	3144 <__divsi3+0x1b8>
    3142:	4249      	negs	r1, r1
    3144:	4770      	bx	lr
    3146:	4663      	mov	r3, ip
    3148:	105b      	asrs	r3, r3, #1
    314a:	d300      	bcc.n	314e <__divsi3+0x1c2>
    314c:	4240      	negs	r0, r0
    314e:	b501      	push	{r0, lr}
    3150:	2000      	movs	r0, #0
    3152:	f000 f805 	bl	3160 <__aeabi_idiv0>
    3156:	bd02      	pop	{r1, pc}

00003158 <__aeabi_idivmod>:
    3158:	2900      	cmp	r1, #0
    315a:	d0f8      	beq.n	314e <__divsi3+0x1c2>
    315c:	e716      	b.n	2f8c <__divsi3>
    315e:	4770      	bx	lr

00003160 <__aeabi_idiv0>:
    3160:	4770      	bx	lr
    3162:	46c0      	nop			; (mov r8, r8)

00003164 <__libc_init_array>:
    3164:	b570      	push	{r4, r5, r6, lr}
    3166:	2600      	movs	r6, #0
    3168:	4d0c      	ldr	r5, [pc, #48]	; (319c <__libc_init_array+0x38>)
    316a:	4c0d      	ldr	r4, [pc, #52]	; (31a0 <__libc_init_array+0x3c>)
    316c:	1b64      	subs	r4, r4, r5
    316e:	10a4      	asrs	r4, r4, #2
    3170:	42a6      	cmp	r6, r4
    3172:	d109      	bne.n	3188 <__libc_init_array+0x24>
    3174:	2600      	movs	r6, #0
    3176:	f000 f965 	bl	3444 <_init>
    317a:	4d0a      	ldr	r5, [pc, #40]	; (31a4 <__libc_init_array+0x40>)
    317c:	4c0a      	ldr	r4, [pc, #40]	; (31a8 <__libc_init_array+0x44>)
    317e:	1b64      	subs	r4, r4, r5
    3180:	10a4      	asrs	r4, r4, #2
    3182:	42a6      	cmp	r6, r4
    3184:	d105      	bne.n	3192 <__libc_init_array+0x2e>
    3186:	bd70      	pop	{r4, r5, r6, pc}
    3188:	00b3      	lsls	r3, r6, #2
    318a:	58eb      	ldr	r3, [r5, r3]
    318c:	4798      	blx	r3
    318e:	3601      	adds	r6, #1
    3190:	e7ee      	b.n	3170 <__libc_init_array+0xc>
    3192:	00b3      	lsls	r3, r6, #2
    3194:	58eb      	ldr	r3, [r5, r3]
    3196:	4798      	blx	r3
    3198:	3601      	adds	r6, #1
    319a:	e7f2      	b.n	3182 <__libc_init_array+0x1e>
    319c:	00003450 	.word	0x00003450
    31a0:	00003450 	.word	0x00003450
    31a4:	00003450 	.word	0x00003450
    31a8:	00003454 	.word	0x00003454

000031ac <malloc>:
    31ac:	b510      	push	{r4, lr}
    31ae:	4b03      	ldr	r3, [pc, #12]	; (31bc <malloc+0x10>)
    31b0:	0001      	movs	r1, r0
    31b2:	6818      	ldr	r0, [r3, #0]
    31b4:	f000 f816 	bl	31e4 <_malloc_r>
    31b8:	bd10      	pop	{r4, pc}
    31ba:	46c0      	nop			; (mov r8, r8)
    31bc:	200000cc 	.word	0x200000cc

000031c0 <memcpy>:
    31c0:	2300      	movs	r3, #0
    31c2:	b510      	push	{r4, lr}
    31c4:	429a      	cmp	r2, r3
    31c6:	d100      	bne.n	31ca <memcpy+0xa>
    31c8:	bd10      	pop	{r4, pc}
    31ca:	5ccc      	ldrb	r4, [r1, r3]
    31cc:	54c4      	strb	r4, [r0, r3]
    31ce:	3301      	adds	r3, #1
    31d0:	e7f8      	b.n	31c4 <memcpy+0x4>

000031d2 <memset>:
    31d2:	0003      	movs	r3, r0
    31d4:	1882      	adds	r2, r0, r2
    31d6:	4293      	cmp	r3, r2
    31d8:	d100      	bne.n	31dc <memset+0xa>
    31da:	4770      	bx	lr
    31dc:	7019      	strb	r1, [r3, #0]
    31de:	3301      	adds	r3, #1
    31e0:	e7f9      	b.n	31d6 <memset+0x4>
	...

000031e4 <_malloc_r>:
    31e4:	2303      	movs	r3, #3
    31e6:	b570      	push	{r4, r5, r6, lr}
    31e8:	1ccd      	adds	r5, r1, #3
    31ea:	439d      	bics	r5, r3
    31ec:	3508      	adds	r5, #8
    31ee:	0006      	movs	r6, r0
    31f0:	2d0c      	cmp	r5, #12
    31f2:	d21e      	bcs.n	3232 <_malloc_r+0x4e>
    31f4:	250c      	movs	r5, #12
    31f6:	42a9      	cmp	r1, r5
    31f8:	d81d      	bhi.n	3236 <_malloc_r+0x52>
    31fa:	0030      	movs	r0, r6
    31fc:	f000 f862 	bl	32c4 <__malloc_lock>
    3200:	4a25      	ldr	r2, [pc, #148]	; (3298 <_malloc_r+0xb4>)
    3202:	6814      	ldr	r4, [r2, #0]
    3204:	0021      	movs	r1, r4
    3206:	2900      	cmp	r1, #0
    3208:	d119      	bne.n	323e <_malloc_r+0x5a>
    320a:	4c24      	ldr	r4, [pc, #144]	; (329c <_malloc_r+0xb8>)
    320c:	6823      	ldr	r3, [r4, #0]
    320e:	2b00      	cmp	r3, #0
    3210:	d103      	bne.n	321a <_malloc_r+0x36>
    3212:	0030      	movs	r0, r6
    3214:	f000 f844 	bl	32a0 <_sbrk_r>
    3218:	6020      	str	r0, [r4, #0]
    321a:	0029      	movs	r1, r5
    321c:	0030      	movs	r0, r6
    321e:	f000 f83f 	bl	32a0 <_sbrk_r>
    3222:	1c43      	adds	r3, r0, #1
    3224:	d12c      	bne.n	3280 <_malloc_r+0x9c>
    3226:	230c      	movs	r3, #12
    3228:	0030      	movs	r0, r6
    322a:	6033      	str	r3, [r6, #0]
    322c:	f000 f84b 	bl	32c6 <__malloc_unlock>
    3230:	e003      	b.n	323a <_malloc_r+0x56>
    3232:	2d00      	cmp	r5, #0
    3234:	dadf      	bge.n	31f6 <_malloc_r+0x12>
    3236:	230c      	movs	r3, #12
    3238:	6033      	str	r3, [r6, #0]
    323a:	2000      	movs	r0, #0
    323c:	bd70      	pop	{r4, r5, r6, pc}
    323e:	680b      	ldr	r3, [r1, #0]
    3240:	1b5b      	subs	r3, r3, r5
    3242:	d41a      	bmi.n	327a <_malloc_r+0x96>
    3244:	2b0b      	cmp	r3, #11
    3246:	d903      	bls.n	3250 <_malloc_r+0x6c>
    3248:	600b      	str	r3, [r1, #0]
    324a:	18cc      	adds	r4, r1, r3
    324c:	6025      	str	r5, [r4, #0]
    324e:	e003      	b.n	3258 <_malloc_r+0x74>
    3250:	428c      	cmp	r4, r1
    3252:	d10e      	bne.n	3272 <_malloc_r+0x8e>
    3254:	6863      	ldr	r3, [r4, #4]
    3256:	6013      	str	r3, [r2, #0]
    3258:	0030      	movs	r0, r6
    325a:	f000 f834 	bl	32c6 <__malloc_unlock>
    325e:	0020      	movs	r0, r4
    3260:	2207      	movs	r2, #7
    3262:	300b      	adds	r0, #11
    3264:	1d23      	adds	r3, r4, #4
    3266:	4390      	bics	r0, r2
    3268:	1ac3      	subs	r3, r0, r3
    326a:	d0e7      	beq.n	323c <_malloc_r+0x58>
    326c:	425a      	negs	r2, r3
    326e:	50e2      	str	r2, [r4, r3]
    3270:	e7e4      	b.n	323c <_malloc_r+0x58>
    3272:	684b      	ldr	r3, [r1, #4]
    3274:	6063      	str	r3, [r4, #4]
    3276:	000c      	movs	r4, r1
    3278:	e7ee      	b.n	3258 <_malloc_r+0x74>
    327a:	000c      	movs	r4, r1
    327c:	6849      	ldr	r1, [r1, #4]
    327e:	e7c2      	b.n	3206 <_malloc_r+0x22>
    3280:	2303      	movs	r3, #3
    3282:	1cc4      	adds	r4, r0, #3
    3284:	439c      	bics	r4, r3
    3286:	42a0      	cmp	r0, r4
    3288:	d0e0      	beq.n	324c <_malloc_r+0x68>
    328a:	1a21      	subs	r1, r4, r0
    328c:	0030      	movs	r0, r6
    328e:	f000 f807 	bl	32a0 <_sbrk_r>
    3292:	1c43      	adds	r3, r0, #1
    3294:	d1da      	bne.n	324c <_malloc_r+0x68>
    3296:	e7c6      	b.n	3226 <_malloc_r+0x42>
    3298:	20000294 	.word	0x20000294
    329c:	20000298 	.word	0x20000298

000032a0 <_sbrk_r>:
    32a0:	2300      	movs	r3, #0
    32a2:	b570      	push	{r4, r5, r6, lr}
    32a4:	4c06      	ldr	r4, [pc, #24]	; (32c0 <_sbrk_r+0x20>)
    32a6:	0005      	movs	r5, r0
    32a8:	0008      	movs	r0, r1
    32aa:	6023      	str	r3, [r4, #0]
    32ac:	f7fe ff08 	bl	20c0 <_sbrk>
    32b0:	1c43      	adds	r3, r0, #1
    32b2:	d103      	bne.n	32bc <_sbrk_r+0x1c>
    32b4:	6823      	ldr	r3, [r4, #0]
    32b6:	2b00      	cmp	r3, #0
    32b8:	d000      	beq.n	32bc <_sbrk_r+0x1c>
    32ba:	602b      	str	r3, [r5, #0]
    32bc:	bd70      	pop	{r4, r5, r6, pc}
    32be:	46c0      	nop			; (mov r8, r8)
    32c0:	200008b4 	.word	0x200008b4

000032c4 <__malloc_lock>:
    32c4:	4770      	bx	lr

000032c6 <__malloc_unlock>:
    32c6:	4770      	bx	lr
    32c8:	00000396 	.word	0x00000396
    32cc:	000005e2 	.word	0x000005e2
    32d0:	000005e2 	.word	0x000005e2
    32d4:	000005e2 	.word	0x000005e2
    32d8:	000005e2 	.word	0x000005e2
    32dc:	000005e2 	.word	0x000005e2
    32e0:	000005e2 	.word	0x000005e2
    32e4:	000005e2 	.word	0x000005e2
    32e8:	000005e2 	.word	0x000005e2
    32ec:	000005e2 	.word	0x000005e2
    32f0:	000005e2 	.word	0x000005e2
    32f4:	000005e2 	.word	0x000005e2
    32f8:	000005e2 	.word	0x000005e2
    32fc:	000005e2 	.word	0x000005e2
    3300:	000005e2 	.word	0x000005e2
    3304:	000005e2 	.word	0x000005e2
    3308:	0000037e 	.word	0x0000037e
    330c:	000005e2 	.word	0x000005e2
    3310:	000005e2 	.word	0x000005e2
    3314:	000005e2 	.word	0x000005e2
    3318:	000005e2 	.word	0x000005e2
    331c:	000005e2 	.word	0x000005e2
    3320:	000005e2 	.word	0x000005e2
    3324:	000005e2 	.word	0x000005e2
    3328:	000005e2 	.word	0x000005e2
    332c:	000005e2 	.word	0x000005e2
    3330:	000005e2 	.word	0x000005e2
    3334:	000005e2 	.word	0x000005e2
    3338:	000005e2 	.word	0x000005e2
    333c:	000005e2 	.word	0x000005e2
    3340:	000005e2 	.word	0x000005e2
    3344:	000005e2 	.word	0x000005e2
    3348:	0000038e 	.word	0x0000038e
    334c:	000005e2 	.word	0x000005e2
    3350:	000005e2 	.word	0x000005e2
    3354:	000005e2 	.word	0x000005e2
    3358:	000005e2 	.word	0x000005e2
    335c:	000005e2 	.word	0x000005e2
    3360:	000005e2 	.word	0x000005e2
    3364:	000005e2 	.word	0x000005e2
    3368:	000005e2 	.word	0x000005e2
    336c:	000005e2 	.word	0x000005e2
    3370:	000005e2 	.word	0x000005e2
    3374:	000005e2 	.word	0x000005e2
    3378:	000005e2 	.word	0x000005e2
    337c:	000005e2 	.word	0x000005e2
    3380:	000005e2 	.word	0x000005e2
    3384:	000005e2 	.word	0x000005e2
    3388:	00000386 	.word	0x00000386
    338c:	0000039e 	.word	0x0000039e
    3390:	00000366 	.word	0x00000366
    3394:	00000376 	.word	0x00000376
    3398:	0000036e 	.word	0x0000036e
    339c:	00000002 	.word	0x00000002
    33a0:	00000003 	.word	0x00000003
    33a4:	00000004 	.word	0x00000004
    33a8:	00000005 	.word	0x00000005
    33ac:	00000006 	.word	0x00000006
    33b0:	00000007 	.word	0x00000007
    33b4:	0000000e 	.word	0x0000000e
    33b8:	0000000f 	.word	0x0000000f
    33bc:	0000000a 	.word	0x0000000a
    33c0:	0000000b 	.word	0x0000000b
    33c4:	0000ffff 	.word	0x0000ffff
    33c8:	0000ffff 	.word	0x0000ffff
    33cc:	0000ffff 	.word	0x0000ffff
    33d0:	0000ffff 	.word	0x0000ffff
    33d4:	0000ffff 	.word	0x0000ffff
    33d8:	0000ffff 	.word	0x0000ffff
    33dc:	0000ffff 	.word	0x0000ffff
    33e0:	0000ffff 	.word	0x0000ffff
    33e4:	0000ffff 	.word	0x0000ffff
    33e8:	0000ffff 	.word	0x0000ffff
    33ec:	42000800 	.word	0x42000800
    33f0:	42000c00 	.word	0x42000c00
    33f4:	42001000 	.word	0x42001000
    33f8:	00001882 	.word	0x00001882
    33fc:	0000187e 	.word	0x0000187e
    3400:	0000187e 	.word	0x0000187e
    3404:	000018e0 	.word	0x000018e0
    3408:	000018e0 	.word	0x000018e0
    340c:	00001896 	.word	0x00001896
    3410:	00001888 	.word	0x00001888
    3414:	0000189c 	.word	0x0000189c
    3418:	000018ce 	.word	0x000018ce
    341c:	00001a64 	.word	0x00001a64
    3420:	00001a44 	.word	0x00001a44
    3424:	00001a44 	.word	0x00001a44
    3428:	00001ad0 	.word	0x00001ad0
    342c:	00001a56 	.word	0x00001a56
    3430:	00001a72 	.word	0x00001a72
    3434:	00001a48 	.word	0x00001a48
    3438:	00001a80 	.word	0x00001a80
    343c:	00001ac0 	.word	0x00001ac0

00003440 <tc_interrupt_vectors.12390>:
    3440:	00000e0d                                ....

00003444 <_init>:
    3444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3446:	46c0      	nop			; (mov r8, r8)
    3448:	bcf8      	pop	{r3, r4, r5, r6, r7}
    344a:	bc08      	pop	{r3}
    344c:	469e      	mov	lr, r3
    344e:	4770      	bx	lr

00003450 <__init_array_start>:
    3450:	000000b5 	.word	0x000000b5

00003454 <_fini>:
    3454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3456:	46c0      	nop			; (mov r8, r8)
    3458:	bcf8      	pop	{r3, r4, r5, r6, r7}
    345a:	bc08      	pop	{r3}
    345c:	469e      	mov	lr, r3
    345e:	4770      	bx	lr

00003460 <__fini_array_start>:
    3460:	0000008d 	.word	0x0000008d
