
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -120.55

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.44

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.44

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.28    0.28 ^ input external delay
     1   27.05    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ input18/A (BUF_X32)
    65  210.25    0.01    0.02    0.30 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.08    0.07    0.37 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    3.73    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.28    0.28 ^ input external delay
     1   27.05    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ input18/A (BUF_X32)
    65  210.25    0.01    0.02    0.30 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.08    0.07    0.37 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.37   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    1.44   library recovery time
                                  1.44   data required time
-----------------------------------------------------------------------------
                                  1.44   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   28.54    0.02    0.11    0.11 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.12 v _078968_/A (BUF_X8)
     6   68.42    0.01    0.04    0.15 v _078968_/Z (BUF_X8)
                                         _004543_ (net)
                  0.01    0.01    0.16 v _078969_/A (BUF_X32)
     5   53.42    0.01    0.03    0.19 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.01    0.00    0.19 v _078970_/A (BUF_X32)
    10  148.42    0.01    0.02    0.21 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.01    0.00    0.22 v _078971_/A (BUF_X16)
     4   45.82    0.01    0.02    0.24 v _078971_/Z (BUF_X16)
                                         _004546_ (net)
                  0.01    0.00    0.24 v max_length70/A (BUF_X16)
     7   98.91    0.01    0.02    0.26 v max_length70/Z (BUF_X16)
                                         net77 (net)
                  0.09    0.08    0.34 v _078972_/A (BUF_X16)
    10  142.16    0.01    0.06    0.40 v _078972_/Z (BUF_X16)
                                         _004547_ (net)
                  0.06    0.05    0.45 v _079016_/A (BUF_X16)
    10   93.39    0.01    0.05    0.49 v _079016_/Z (BUF_X16)
                                         _004558_ (net)
                  0.08    0.07    0.56 v _081959_/A (BUF_X8)
    10   54.35    0.01    0.06    0.62 v _081959_/Z (BUF_X8)
                                         _005420_ (net)
                  0.01    0.00    0.62 v _082489_/A1 (NAND2_X1)
     2    5.15    0.02    0.02    0.65 ^ _082489_/ZN (NAND2_X1)
                                         _005568_ (net)
                  0.02    0.00    0.65 ^ _082490_/A (INV_X2)
     2    6.29    0.01    0.01    0.66 v _082490_/ZN (INV_X2)
                                         _057483_ (net)
                  0.01    0.00    0.66 v _133329_/CI (FA_X1)
     1    3.50    0.01    0.11    0.77 ^ _133329_/S (FA_X1)
                                         _057485_ (net)
                  0.01    0.00    0.77 ^ _082495_/A (INV_X2)
     2    6.10    0.01    0.01    0.78 v _082495_/ZN (INV_X2)
                                         _057489_ (net)
                  0.01    0.00    0.78 v _133331_/A (FA_X1)
     1    4.33    0.02    0.10    0.89 v _133331_/S (FA_X1)
                                         _057492_ (net)
                  0.02    0.00    0.89 v _133332_/B (FA_X1)
     1    1.83    0.01    0.12    1.01 ^ _133332_/S (FA_X1)
                                         _057495_ (net)
                  0.01    0.00    1.01 ^ _090472_/A (INV_X1)
     1    2.85    0.01    0.01    1.02 v _090472_/ZN (INV_X1)
                                         _057498_ (net)
                  0.01    0.00    1.02 v _133333_/CI (FA_X1)
     1    1.90    0.01    0.11    1.13 ^ _133333_/S (FA_X1)
                                         _057500_ (net)
                  0.01    0.00    1.13 ^ _085899_/A (INV_X1)
     1    3.97    0.01    0.01    1.14 v _085899_/ZN (INV_X1)
                                         _057508_ (net)
                  0.01    0.00    1.14 v _133337_/A (FA_X1)
     1    4.16    0.02    0.12    1.26 ^ _133337_/S (FA_X1)
                                         _057511_ (net)
                  0.02    0.00    1.26 ^ _133338_/A (FA_X1)
     1    2.07    0.02    0.09    1.34 v _133338_/S (FA_X1)
                                         _057513_ (net)
                  0.02    0.00    1.34 v _090473_/A (INV_X1)
     1    3.66    0.01    0.02    1.36 ^ _090473_/ZN (INV_X1)
                                         _074956_ (net)
                  0.01    0.00    1.36 ^ _139689_/B (HA_X1)
     5   13.05    0.07    0.10    1.47 ^ _139689_/S (HA_X1)
                                         _074958_ (net)
                  0.07    0.00    1.47 ^ _120382_/A4 (AND4_X1)
     2    3.64    0.02    0.07    1.54 ^ _120382_/ZN (AND4_X1)
                                         _031664_ (net)
                  0.02    0.00    1.54 ^ _120383_/A3 (NAND3_X1)
     1    3.08    0.02    0.03    1.57 v _120383_/ZN (NAND3_X1)
                                         _031665_ (net)
                  0.02    0.00    1.57 v _120391_/A1 (NAND3_X2)
     2    8.78    0.02    0.03    1.59 ^ _120391_/ZN (NAND3_X2)
                                         _031673_ (net)
                  0.02    0.00    1.59 ^ _120392_/A1 (NAND2_X1)
     1    1.65    0.01    0.02    1.61 v _120392_/ZN (NAND2_X1)
                                         _031674_ (net)
                  0.01    0.00    1.61 v _120393_/A (INV_X1)
     2    3.64    0.01    0.02    1.63 ^ _120393_/ZN (INV_X1)
                                         _031675_ (net)
                  0.01    0.00    1.63 ^ _120427_/B1 (OAI21_X1)
     1    1.70    0.01    0.01    1.64 v _120427_/ZN (OAI21_X1)
                                         _031707_ (net)
                  0.01    0.00    1.64 v _120429_/A1 (NAND2_X1)
     1    4.57    0.02    0.02    1.67 ^ _120429_/ZN (NAND2_X1)
                                         _031709_ (net)
                  0.02    0.00    1.67 ^ _120430_/B (XOR2_X2)
     1   25.81    0.07    0.10    1.77 ^ _120430_/Z (XOR2_X2)
                                         _031710_ (net)
                  0.07    0.01    1.78 ^ _120431_/B1 (AOI21_X1)
     1    1.22    0.02    0.02    1.80 v _120431_/ZN (AOI21_X1)
                                         _002729_ (net)
                  0.02    0.00    1.80 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.80   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.05    1.35   library setup time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.28    0.28 ^ input external delay
     1   27.05    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ input18/A (BUF_X32)
    65  210.25    0.01    0.02    0.30 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.08    0.07    0.37 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.37   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    1.44   library recovery time
                                  1.44   data required time
-----------------------------------------------------------------------------
                                  1.44   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   28.54    0.02    0.11    0.11 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.12 v _078968_/A (BUF_X8)
     6   68.42    0.01    0.04    0.15 v _078968_/Z (BUF_X8)
                                         _004543_ (net)
                  0.01    0.01    0.16 v _078969_/A (BUF_X32)
     5   53.42    0.01    0.03    0.19 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.01    0.00    0.19 v _078970_/A (BUF_X32)
    10  148.42    0.01    0.02    0.21 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.01    0.00    0.22 v _078971_/A (BUF_X16)
     4   45.82    0.01    0.02    0.24 v _078971_/Z (BUF_X16)
                                         _004546_ (net)
                  0.01    0.00    0.24 v max_length70/A (BUF_X16)
     7   98.91    0.01    0.02    0.26 v max_length70/Z (BUF_X16)
                                         net77 (net)
                  0.09    0.08    0.34 v _078972_/A (BUF_X16)
    10  142.16    0.01    0.06    0.40 v _078972_/Z (BUF_X16)
                                         _004547_ (net)
                  0.06    0.05    0.45 v _079016_/A (BUF_X16)
    10   93.39    0.01    0.05    0.49 v _079016_/Z (BUF_X16)
                                         _004558_ (net)
                  0.08    0.07    0.56 v _081959_/A (BUF_X8)
    10   54.35    0.01    0.06    0.62 v _081959_/Z (BUF_X8)
                                         _005420_ (net)
                  0.01    0.00    0.62 v _082489_/A1 (NAND2_X1)
     2    5.15    0.02    0.02    0.65 ^ _082489_/ZN (NAND2_X1)
                                         _005568_ (net)
                  0.02    0.00    0.65 ^ _082490_/A (INV_X2)
     2    6.29    0.01    0.01    0.66 v _082490_/ZN (INV_X2)
                                         _057483_ (net)
                  0.01    0.00    0.66 v _133329_/CI (FA_X1)
     1    3.50    0.01    0.11    0.77 ^ _133329_/S (FA_X1)
                                         _057485_ (net)
                  0.01    0.00    0.77 ^ _082495_/A (INV_X2)
     2    6.10    0.01    0.01    0.78 v _082495_/ZN (INV_X2)
                                         _057489_ (net)
                  0.01    0.00    0.78 v _133331_/A (FA_X1)
     1    4.33    0.02    0.10    0.89 v _133331_/S (FA_X1)
                                         _057492_ (net)
                  0.02    0.00    0.89 v _133332_/B (FA_X1)
     1    1.83    0.01    0.12    1.01 ^ _133332_/S (FA_X1)
                                         _057495_ (net)
                  0.01    0.00    1.01 ^ _090472_/A (INV_X1)
     1    2.85    0.01    0.01    1.02 v _090472_/ZN (INV_X1)
                                         _057498_ (net)
                  0.01    0.00    1.02 v _133333_/CI (FA_X1)
     1    1.90    0.01    0.11    1.13 ^ _133333_/S (FA_X1)
                                         _057500_ (net)
                  0.01    0.00    1.13 ^ _085899_/A (INV_X1)
     1    3.97    0.01    0.01    1.14 v _085899_/ZN (INV_X1)
                                         _057508_ (net)
                  0.01    0.00    1.14 v _133337_/A (FA_X1)
     1    4.16    0.02    0.12    1.26 ^ _133337_/S (FA_X1)
                                         _057511_ (net)
                  0.02    0.00    1.26 ^ _133338_/A (FA_X1)
     1    2.07    0.02    0.09    1.34 v _133338_/S (FA_X1)
                                         _057513_ (net)
                  0.02    0.00    1.34 v _090473_/A (INV_X1)
     1    3.66    0.01    0.02    1.36 ^ _090473_/ZN (INV_X1)
                                         _074956_ (net)
                  0.01    0.00    1.36 ^ _139689_/B (HA_X1)
     5   13.05    0.07    0.10    1.47 ^ _139689_/S (HA_X1)
                                         _074958_ (net)
                  0.07    0.00    1.47 ^ _120382_/A4 (AND4_X1)
     2    3.64    0.02    0.07    1.54 ^ _120382_/ZN (AND4_X1)
                                         _031664_ (net)
                  0.02    0.00    1.54 ^ _120383_/A3 (NAND3_X1)
     1    3.08    0.02    0.03    1.57 v _120383_/ZN (NAND3_X1)
                                         _031665_ (net)
                  0.02    0.00    1.57 v _120391_/A1 (NAND3_X2)
     2    8.78    0.02    0.03    1.59 ^ _120391_/ZN (NAND3_X2)
                                         _031673_ (net)
                  0.02    0.00    1.59 ^ _120392_/A1 (NAND2_X1)
     1    1.65    0.01    0.02    1.61 v _120392_/ZN (NAND2_X1)
                                         _031674_ (net)
                  0.01    0.00    1.61 v _120393_/A (INV_X1)
     2    3.64    0.01    0.02    1.63 ^ _120393_/ZN (INV_X1)
                                         _031675_ (net)
                  0.01    0.00    1.63 ^ _120427_/B1 (OAI21_X1)
     1    1.70    0.01    0.01    1.64 v _120427_/ZN (OAI21_X1)
                                         _031707_ (net)
                  0.01    0.00    1.64 v _120429_/A1 (NAND2_X1)
     1    4.57    0.02    0.02    1.67 ^ _120429_/ZN (NAND2_X1)
                                         _031709_ (net)
                  0.02    0.00    1.67 ^ _120430_/B (XOR2_X2)
     1   25.81    0.07    0.10    1.77 ^ _120430_/Z (XOR2_X2)
                                         _031710_ (net)
                  0.07    0.01    1.78 ^ _120431_/B1 (AOI21_X1)
     1    1.22    0.02    0.02    1.80 v _120431_/ZN (AOI21_X1)
                                         _002729_ (net)
                  0.02    0.00    1.80 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.80   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.05    1.35   library setup time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137607_/S                             25.25   25.58   -0.33 (VIOLATED)
_137788_/S                             25.25   25.43   -0.17 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.0718488097190857

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3619

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.3306020498275757

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0131

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 562

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.11 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.04    0.15 v _078968_/Z (BUF_X8)
   0.04    0.19 v _078969_/Z (BUF_X32)
   0.02    0.21 v _078970_/Z (BUF_X32)
   0.03    0.24 v _078971_/Z (BUF_X16)
   0.03    0.26 v max_length70/Z (BUF_X16)
   0.13    0.40 v _078972_/Z (BUF_X16)
   0.09    0.49 v _079016_/Z (BUF_X16)
   0.13    0.62 v _081959_/Z (BUF_X8)
   0.03    0.65 ^ _082489_/ZN (NAND2_X1)
   0.01    0.66 v _082490_/ZN (INV_X2)
   0.11    0.77 ^ _133329_/S (FA_X1)
   0.01    0.78 v _082495_/ZN (INV_X2)
   0.10    0.89 v _133331_/S (FA_X1)
   0.12    1.01 ^ _133332_/S (FA_X1)
   0.01    1.02 v _090472_/ZN (INV_X1)
   0.11    1.13 ^ _133333_/S (FA_X1)
   0.01    1.14 v _085899_/ZN (INV_X1)
   0.12    1.26 ^ _133337_/S (FA_X1)
   0.09    1.34 v _133338_/S (FA_X1)
   0.02    1.36 ^ _090473_/ZN (INV_X1)
   0.10    1.47 ^ _139689_/S (HA_X1)
   0.07    1.54 ^ _120382_/ZN (AND4_X1)
   0.03    1.57 v _120383_/ZN (NAND3_X1)
   0.03    1.59 ^ _120391_/ZN (NAND3_X2)
   0.02    1.61 v _120392_/ZN (NAND2_X1)
   0.02    1.63 ^ _120393_/ZN (INV_X1)
   0.01    1.64 v _120427_/ZN (OAI21_X1)
   0.02    1.67 ^ _120429_/ZN (NAND2_X1)
   0.10    1.77 ^ _120430_/Z (XOR2_X2)
   0.03    1.80 v _120431_/ZN (AOI21_X1)
   0.00    1.80 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
           1.80   data arrival time

   1.40    1.40   clock clk (rise edge)
   0.00    1.40   clock network delay (ideal)
   0.00    1.40   clock reconvergence pessimism
           1.40 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
  -0.05    1.35   library setup time
           1.35   data required time
---------------------------------------------------------
           1.35   data required time
          -1.80   data arrival time
---------------------------------------------------------
          -0.44   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X1)
           0.08   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.7967

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4429

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-24.650749

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.41e-02   1.11e-02   3.87e-04   5.56e-02   8.7%
Combinational          2.77e-01   3.01e-01   2.16e-03   5.80e-01  91.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.21e-01   3.12e-01   2.54e-03   6.36e-01 100.0%
                          50.5%      49.1%       0.4%
