
Bai6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b38  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000031d4  08009cc8  08009cc8  0000acc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce9c  0800ce9c  0000e060  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce9c  0800ce9c  0000de9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cea4  0800cea4  0000e060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cea4  0800cea4  0000dea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cea8  0800cea8  0000dea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800ceac  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e060  2**0
                  CONTENTS
 10 .bss          00000544  20000060  20000060  0000e060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005a4  200005a4  0000e060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a344  00000000  00000000  0000e090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004690  00000000  00000000  000283d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001728  00000000  00000000  0002ca68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011f4  00000000  00000000  0002e190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c14  00000000  00000000  0002f384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000215e6  00000000  00000000  00055f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfa47  00000000  00000000  0007757e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00156fc5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064e8  00000000  00000000  00157008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  0015d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009cb0 	.word	0x08009cb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08009cb0 	.word	0x08009cb0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e2e:	463b      	mov	r3, r7
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e3c:	4a3d      	ldr	r2, [pc, #244]	@ (8000f34 <MX_ADC1_Init+0x10c>)
 8000e3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e40:	4b3b      	ldr	r3, [pc, #236]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e46:	4b3a      	ldr	r3, [pc, #232]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000e4c:	4b38      	ldr	r3, [pc, #224]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e52:	4b37      	ldr	r3, [pc, #220]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e58:	4b35      	ldr	r3, [pc, #212]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e60:	4b33      	ldr	r3, [pc, #204]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e66:	4b32      	ldr	r3, [pc, #200]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e68:	4a33      	ldr	r2, [pc, #204]	@ (8000f38 <MX_ADC1_Init+0x110>)
 8000e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e6c:	4b30      	ldr	r3, [pc, #192]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000e72:	4b2f      	ldr	r3, [pc, #188]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e74:	2205      	movs	r2, #5
 8000e76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e78:	4b2d      	ldr	r3, [pc, #180]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e80:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e86:	482a      	ldr	r0, [pc, #168]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000e88:	f002 fd0e 	bl	80038a8 <HAL_ADC_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e92:	f001 fae1 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e96:	2308      	movs	r3, #8
 8000e98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4822      	ldr	r0, [pc, #136]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000ea8:	f002 fe70 	bl	8003b8c <HAL_ADC_ConfigChannel>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000eb2:	f001 fad1 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000eb6:	2309      	movs	r3, #9
 8000eb8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ebe:	463b      	mov	r3, r7
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	481b      	ldr	r0, [pc, #108]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000ec4:	f002 fe62 	bl	8003b8c <HAL_ADC_ConfigChannel>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000ece:	f001 fac3 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000ed2:	230a      	movs	r3, #10
 8000ed4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eda:	463b      	mov	r3, r7
 8000edc:	4619      	mov	r1, r3
 8000ede:	4814      	ldr	r0, [pc, #80]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000ee0:	f002 fe54 	bl	8003b8c <HAL_ADC_ConfigChannel>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000eea:	f001 fab5 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000eee:	230b      	movs	r3, #11
 8000ef0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	4619      	mov	r1, r3
 8000efa:	480d      	ldr	r0, [pc, #52]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000efc:	f002 fe46 	bl	8003b8c <HAL_ADC_ConfigChannel>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f06:	f001 faa7 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f0a:	230c      	movs	r3, #12
 8000f0c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f0e:	2305      	movs	r3, #5
 8000f10:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f12:	463b      	mov	r3, r7
 8000f14:	4619      	mov	r1, r3
 8000f16:	4806      	ldr	r0, [pc, #24]	@ (8000f30 <MX_ADC1_Init+0x108>)
 8000f18:	f002 fe38 	bl	8003b8c <HAL_ADC_ConfigChannel>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000f22:	f001 fa99 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	2000007c 	.word	0x2000007c
 8000f34:	40012000 	.word	0x40012000
 8000f38:	0f000001 	.word	0x0f000001

08000f3c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	@ 0x28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a3c      	ldr	r2, [pc, #240]	@ (800104c <HAL_ADC_MspInit+0x110>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d171      	bne.n	8001042 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
 8000f62:	4b3b      	ldr	r3, [pc, #236]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	4a3a      	ldr	r2, [pc, #232]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f6e:	4b38      	ldr	r3, [pc, #224]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f76:	613b      	str	r3, [r7, #16]
 8000f78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	4b34      	ldr	r3, [pc, #208]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a33      	ldr	r2, [pc, #204]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b31      	ldr	r3, [pc, #196]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f003 0304 	and.w	r3, r3, #4
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60bb      	str	r3, [r7, #8]
 8000f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	4a2c      	ldr	r2, [pc, #176]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000fa0:	f043 0302 	orr.w	r3, r3, #2
 8000fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8001050 <HAL_ADC_MspInit+0x114>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4823      	ldr	r0, [pc, #140]	@ (8001054 <HAL_ADC_MspInit+0x118>)
 8000fc6:	f003 fd95 	bl	8004af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	4619      	mov	r1, r3
 8000fdc:	481e      	ldr	r0, [pc, #120]	@ (8001058 <HAL_ADC_MspInit+0x11c>)
 8000fde:	f003 fd89 	bl	8004af4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8000fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8001060 <HAL_ADC_MspInit+0x124>)
 8000fe6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fee:	4b1b      	ldr	r3, [pc, #108]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff4:	4b19      	ldr	r3, [pc, #100]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ffa:	4b18      	ldr	r3, [pc, #96]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8000ffc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001000:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001002:	4b16      	ldr	r3, [pc, #88]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8001004:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001008:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800100a:	4b14      	ldr	r3, [pc, #80]	@ (800105c <HAL_ADC_MspInit+0x120>)
 800100c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001010:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8001014:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001018:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <HAL_ADC_MspInit+0x120>)
 800101c:	2200      	movs	r2, #0
 800101e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001020:	4b0e      	ldr	r3, [pc, #56]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8001022:	2200      	movs	r2, #0
 8001024:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001026:	480d      	ldr	r0, [pc, #52]	@ (800105c <HAL_ADC_MspInit+0x120>)
 8001028:	f003 f962 	bl	80042f0 <HAL_DMA_Init>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001032:	f001 fa11 	bl	8002458 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a08      	ldr	r2, [pc, #32]	@ (800105c <HAL_ADC_MspInit+0x120>)
 800103a:	639a      	str	r2, [r3, #56]	@ 0x38
 800103c:	4a07      	ldr	r2, [pc, #28]	@ (800105c <HAL_ADC_MspInit+0x120>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001042:	bf00      	nop
 8001044:	3728      	adds	r7, #40	@ 0x28
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40012000 	.word	0x40012000
 8001050:	40023800 	.word	0x40023800
 8001054:	40020800 	.word	0x40020800
 8001058:	40020400 	.word	0x40020400
 800105c:	200000c4 	.word	0x200000c4
 8001060:	40026410 	.word	0x40026410

08001064 <button_init>:
/**
 * @brief  Init matrix button
 * @param  None
 * @retval None
 */
void button_init() {
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001068:	2201      	movs	r2, #1
 800106a:	2108      	movs	r1, #8
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <button_init+0x14>)
 800106e:	f003 fedd 	bl	8004e2c <HAL_GPIO_WritePin>
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40020c00 	.word	0x40020c00

0800107c <button_Scan>:
 * @brief  Scan matrix button
 * @param  None
 * @note  	Call every 50ms
 * @retval None
 */
void button_Scan() {
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	2108      	movs	r1, #8
 8001086:	482f      	ldr	r0, [pc, #188]	@ (8001144 <button_Scan+0xc8>)
 8001088:	f003 fed0 	bl	8004e2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800108c:	2201      	movs	r2, #1
 800108e:	2108      	movs	r1, #8
 8001090:	482c      	ldr	r0, [pc, #176]	@ (8001144 <button_Scan+0xc8>)
 8001092:	f003 fecb 	bl	8004e2c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &spi_button, 2, 10);
 8001096:	230a      	movs	r3, #10
 8001098:	2202      	movs	r2, #2
 800109a:	492b      	ldr	r1, [pc, #172]	@ (8001148 <button_Scan+0xcc>)
 800109c:	482b      	ldr	r0, [pc, #172]	@ (800114c <button_Scan+0xd0>)
 800109e:	f005 fbc0 	bl	8006822 <HAL_SPI_Receive>
	int button_index = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 80010a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010aa:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80010ac:	2300      	movs	r3, #0
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	e03f      	b.n	8001132 <button_Scan+0xb6>
		if (i >= 0 && i <= 3) {
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	db06      	blt.n	80010c6 <button_Scan+0x4a>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b03      	cmp	r3, #3
 80010bc:	dc03      	bgt.n	80010c6 <button_Scan+0x4a>
			button_index = i + 4;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	3304      	adds	r3, #4
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	e018      	b.n	80010f8 <button_Scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b03      	cmp	r3, #3
 80010ca:	dd07      	ble.n	80010dc <button_Scan+0x60>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b07      	cmp	r3, #7
 80010d0:	dc04      	bgt.n	80010dc <button_Scan+0x60>
			button_index = 7 - i;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f1c3 0307 	rsb	r3, r3, #7
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	e00d      	b.n	80010f8 <button_Scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b07      	cmp	r3, #7
 80010e0:	dd06      	ble.n	80010f0 <button_Scan+0x74>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b0b      	cmp	r3, #11
 80010e6:	dc03      	bgt.n	80010f0 <button_Scan+0x74>
			button_index = i + 4;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3304      	adds	r3, #4
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	e003      	b.n	80010f8 <button_Scan+0x7c>
		} else {
			button_index = 23 - i;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f1c3 0317 	rsb	r3, r3, #23
 80010f6:	60fb      	str	r3, [r7, #12]
		}
		if (spi_button & mask)
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <button_Scan+0xcc>)
 80010fa:	881a      	ldrh	r2, [r3, #0]
 80010fc:	897b      	ldrh	r3, [r7, #10]
 80010fe:	4013      	ands	r3, r2
 8001100:	b29b      	uxth	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d005      	beq.n	8001112 <button_Scan+0x96>
			button_count[button_index] = 0;
 8001106:	4a12      	ldr	r2, [pc, #72]	@ (8001150 <button_Scan+0xd4>)
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	2100      	movs	r1, #0
 800110c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001110:	e009      	b.n	8001126 <button_Scan+0xaa>
		else
			button_count[button_index]++;
 8001112:	4a0f      	ldr	r2, [pc, #60]	@ (8001150 <button_Scan+0xd4>)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800111a:	3301      	adds	r3, #1
 800111c:	b299      	uxth	r1, r3
 800111e:	4a0c      	ldr	r2, [pc, #48]	@ (8001150 <button_Scan+0xd4>)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8001126:	897b      	ldrh	r3, [r7, #10]
 8001128:	085b      	lsrs	r3, r3, #1
 800112a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3301      	adds	r3, #1
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b0f      	cmp	r3, #15
 8001136:	ddbc      	ble.n	80010b2 <button_Scan+0x36>
	}
}
 8001138:	bf00      	nop
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40020c00 	.word	0x40020c00
 8001148:	20000144 	.word	0x20000144
 800114c:	20000290 	.word	0x20000290
 8001150:	20000124 	.word	0x20000124

08001154 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001158:	2100      	movs	r1, #0
 800115a:	4802      	ldr	r0, [pc, #8]	@ (8001164 <buzzer_init+0x10>)
 800115c:	f006 f8a2 	bl	80072a4 <HAL_TIM_PWM_Start>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000364 	.word	0x20000364

08001168 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 8001172:	4a07      	ldr	r2, [pc, #28]	@ (8001190 <buzzer_SetVolume+0x28>)
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <buzzer_SetVolume+0x28>)
 800117a:	781a      	ldrb	r2, [r3, #0]
 800117c:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <buzzer_SetVolume+0x2c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20000146 	.word	0x20000146
 8001194:	20000364 	.word	0x20000364

08001198 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <MX_DMA_Init+0x3c>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a0b      	ldr	r2, [pc, #44]	@ (80011d4 <MX_DMA_Init+0x3c>)
 80011a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <MX_DMA_Init+0x3c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	2038      	movs	r0, #56	@ 0x38
 80011c0:	f003 f85f 	bl	8004282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011c4:	2038      	movs	r0, #56	@ 0x38
 80011c6:	f003 f878 	bl	80042ba <HAL_NVIC_EnableIRQ>

}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800

080011d8 <ds3231_Write>:
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
		while(1);
	};
}

void ds3231_Write(uint8_t address, uint8_t value){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af04      	add	r7, sp, #16
 80011de:	4603      	mov	r3, r0
 80011e0:	460a      	mov	r2, r1
 80011e2:	71fb      	strb	r3, [r7, #7]
 80011e4:	4613      	mov	r3, r2
 80011e6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80011e8:	79bb      	ldrb	r3, [r7, #6]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f002 fa76 	bl	80036dc <DEC2BCD>
 80011f0:	4603      	mov	r3, r0
 80011f2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	230a      	movs	r3, #10
 80011fa:	9302      	str	r3, [sp, #8]
 80011fc:	2301      	movs	r3, #1
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	f107 030f 	add.w	r3, r7, #15
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	2301      	movs	r3, #1
 8001208:	21d0      	movs	r1, #208	@ 0xd0
 800120a:	4803      	ldr	r0, [pc, #12]	@ (8001218 <ds3231_Write+0x40>)
 800120c:	f003 ff6c 	bl	80050e8 <HAL_I2C_Mem_Write>
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	200001ac 	.word	0x200001ac

0800121c <ds3231_ReadTime>:

void ds3231_ReadTime(){
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8001222:	230a      	movs	r3, #10
 8001224:	9302      	str	r3, [sp, #8]
 8001226:	2307      	movs	r3, #7
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2301      	movs	r3, #1
 8001230:	2200      	movs	r2, #0
 8001232:	21d0      	movs	r1, #208	@ 0xd0
 8001234:	4823      	ldr	r0, [pc, #140]	@ (80012c4 <ds3231_ReadTime+0xa8>)
 8001236:	f004 f851 	bl	80052dc <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800123a:	4b21      	ldr	r3, [pc, #132]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f002 fa32 	bl	80036a8 <BCD2DEC>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <ds3231_ReadTime+0xac>)
 800124a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800124c:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 800124e:	785b      	ldrb	r3, [r3, #1]
 8001250:	4618      	mov	r0, r3
 8001252:	f002 fa29 	bl	80036a8 <BCD2DEC>
 8001256:	4603      	mov	r3, r0
 8001258:	461a      	mov	r2, r3
 800125a:	4b1c      	ldr	r3, [pc, #112]	@ (80012cc <ds3231_ReadTime+0xb0>)
 800125c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800125e:	4b18      	ldr	r3, [pc, #96]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 8001260:	789b      	ldrb	r3, [r3, #2]
 8001262:	4618      	mov	r0, r3
 8001264:	f002 fa20 	bl	80036a8 <BCD2DEC>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	4b18      	ldr	r3, [pc, #96]	@ (80012d0 <ds3231_ReadTime+0xb4>)
 800126e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8001270:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 8001272:	78db      	ldrb	r3, [r3, #3]
 8001274:	4618      	mov	r0, r3
 8001276:	f002 fa17 	bl	80036a8 <BCD2DEC>
 800127a:	4603      	mov	r3, r0
 800127c:	461a      	mov	r2, r3
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <ds3231_ReadTime+0xb8>)
 8001280:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 8001284:	791b      	ldrb	r3, [r3, #4]
 8001286:	4618      	mov	r0, r3
 8001288:	f002 fa0e 	bl	80036a8 <BCD2DEC>
 800128c:	4603      	mov	r3, r0
 800128e:	461a      	mov	r2, r3
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <ds3231_ReadTime+0xbc>)
 8001292:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8001294:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 8001296:	795b      	ldrb	r3, [r3, #5]
 8001298:	4618      	mov	r0, r3
 800129a:	f002 fa05 	bl	80036a8 <BCD2DEC>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <ds3231_ReadTime+0xc0>)
 80012a4:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80012a6:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <ds3231_ReadTime+0xa4>)
 80012a8:	799b      	ldrb	r3, [r3, #6]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f002 f9fc 	bl	80036a8 <BCD2DEC>
 80012b0:	4603      	mov	r3, r0
 80012b2:	461a      	mov	r2, r3
 80012b4:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <ds3231_ReadTime+0xc4>)
 80012b6:	701a      	strb	r2, [r3, #0]
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000148 	.word	0x20000148
 80012c4:	200001ac 	.word	0x200001ac
 80012c8:	20000151 	.word	0x20000151
 80012cc:	20000150 	.word	0x20000150
 80012d0:	2000014f 	.word	0x2000014f
 80012d4:	20000153 	.word	0x20000153
 80012d8:	20000152 	.word	0x20000152
 80012dc:	20000154 	.word	0x20000154
 80012e0:	20000155 	.word	0x20000155

080012e4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08e      	sub	sp, #56	@ 0x38
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80012ea:	f107 031c 	add.w	r3, r7, #28
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]
 80012fa:	615a      	str	r2, [r3, #20]
 80012fc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80012fe:	463b      	mov	r3, r7
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
 800130c:	615a      	str	r2, [r3, #20]
 800130e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001310:	4b2f      	ldr	r3, [pc, #188]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001312:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001316:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001318:	4b2d      	ldr	r3, [pc, #180]	@ (80013d0 <MX_FSMC_Init+0xec>)
 800131a:	4a2e      	ldr	r2, [pc, #184]	@ (80013d4 <MX_FSMC_Init+0xf0>)
 800131c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800131e:	4b2c      	ldr	r3, [pc, #176]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001324:	4b2a      	ldr	r3, [pc, #168]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800132a:	4b29      	ldr	r3, [pc, #164]	@ (80013d0 <MX_FSMC_Init+0xec>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001330:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001332:	2210      	movs	r2, #16
 8001334:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001336:	4b26      	ldr	r3, [pc, #152]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800133c:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <MX_FSMC_Init+0xec>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001342:	4b23      	ldr	r3, [pc, #140]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001348:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <MX_FSMC_Init+0xec>)
 800134a:	2200      	movs	r2, #0
 800134c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800134e:	4b20      	ldr	r3, [pc, #128]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001350:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001354:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001356:	4b1e      	ldr	r3, [pc, #120]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001358:	2200      	movs	r2, #0
 800135a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800135c:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <MX_FSMC_Init+0xec>)
 800135e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001362:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001364:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001366:	2200      	movs	r2, #0
 8001368:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800136a:	4b19      	ldr	r3, [pc, #100]	@ (80013d0 <MX_FSMC_Init+0xec>)
 800136c:	2200      	movs	r2, #0
 800136e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001370:	4b17      	ldr	r3, [pc, #92]	@ (80013d0 <MX_FSMC_Init+0xec>)
 8001372:	2200      	movs	r2, #0
 8001374:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001376:	230f      	movs	r3, #15
 8001378:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800137a:	230f      	movs	r3, #15
 800137c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800137e:	233c      	movs	r3, #60	@ 0x3c
 8001380:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001386:	2310      	movs	r3, #16
 8001388:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 800138a:	2311      	movs	r3, #17
 800138c:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800138e:	2300      	movs	r3, #0
 8001390:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001392:	2308      	movs	r3, #8
 8001394:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001396:	230f      	movs	r3, #15
 8001398:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800139a:	2309      	movs	r3, #9
 800139c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80013a2:	2310      	movs	r3, #16
 80013a4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80013a6:	2311      	movs	r3, #17
 80013a8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80013ae:	463a      	mov	r2, r7
 80013b0:	f107 031c 	add.w	r3, r7, #28
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	@ (80013d0 <MX_FSMC_Init+0xec>)
 80013b8:	f005 fe16 	bl	8006fe8 <HAL_SRAM_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80013c2:	f001 f849 	bl	8002458 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80013c6:	bf00      	nop
 80013c8:	3738      	adds	r7, #56	@ 0x38
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000158 	.word	0x20000158
 80013d4:	a0000104 	.word	0xa0000104

080013d8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	1d3b      	adds	r3, r7, #4
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80013ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <HAL_FSMC_MspInit+0x88>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d131      	bne.n	8001458 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <HAL_FSMC_MspInit+0x88>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	603b      	str	r3, [r7, #0]
 80013fe:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <HAL_FSMC_MspInit+0x8c>)
 8001400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001402:	4a18      	ldr	r2, [pc, #96]	@ (8001464 <HAL_FSMC_MspInit+0x8c>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	6393      	str	r3, [r2, #56]	@ 0x38
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <HAL_FSMC_MspInit+0x8c>)
 800140c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001416:	f64f 7388 	movw	r3, #65416	@ 0xff88
 800141a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	2302      	movs	r3, #2
 800141e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001428:	230c      	movs	r3, #12
 800142a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	4619      	mov	r1, r3
 8001430:	480d      	ldr	r0, [pc, #52]	@ (8001468 <HAL_FSMC_MspInit+0x90>)
 8001432:	f003 fb5f 	bl	8004af4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001436:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 800143a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143c:	2302      	movs	r3, #2
 800143e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001448:	230c      	movs	r3, #12
 800144a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	4619      	mov	r1, r3
 8001450:	4806      	ldr	r0, [pc, #24]	@ (800146c <HAL_FSMC_MspInit+0x94>)
 8001452:	f003 fb4f 	bl	8004af4 <HAL_GPIO_Init>
 8001456:	e000      	b.n	800145a <HAL_FSMC_MspInit+0x82>
    return;
 8001458:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200001a8 	.word	0x200001a8
 8001464:	40023800 	.word	0x40023800
 8001468:	40021000 	.word	0x40021000
 800146c:	40020c00 	.word	0x40020c00

08001470 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001478:	f7ff ffae 	bl	80013d8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08e      	sub	sp, #56	@ 0x38
 8001488:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
 800149e:	4b76      	ldr	r3, [pc, #472]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a75      	ldr	r2, [pc, #468]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014a4:	f043 0310 	orr.w	r3, r3, #16
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b73      	ldr	r3, [pc, #460]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	623b      	str	r3, [r7, #32]
 80014b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	61fb      	str	r3, [r7, #28]
 80014ba:	4b6f      	ldr	r3, [pc, #444]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a6e      	ldr	r2, [pc, #440]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014c0:	f043 0304 	orr.w	r3, r3, #4
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b6c      	ldr	r3, [pc, #432]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0304 	and.w	r3, r3, #4
 80014ce:	61fb      	str	r3, [r7, #28]
 80014d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	61bb      	str	r3, [r7, #24]
 80014d6:	4b68      	ldr	r3, [pc, #416]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a67      	ldr	r2, [pc, #412]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014dc:	f043 0320 	orr.w	r3, r3, #32
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b65      	ldr	r3, [pc, #404]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0320 	and.w	r3, r3, #32
 80014ea:	61bb      	str	r3, [r7, #24]
 80014ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	4b61      	ldr	r3, [pc, #388]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a60      	ldr	r2, [pc, #384]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 80014f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b5e      	ldr	r3, [pc, #376]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	4b5a      	ldr	r3, [pc, #360]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	4a59      	ldr	r2, [pc, #356]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6313      	str	r3, [r2, #48]	@ 0x30
 800151a:	4b57      	ldr	r3, [pc, #348]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b53      	ldr	r3, [pc, #332]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	4a52      	ldr	r2, [pc, #328]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	6313      	str	r3, [r2, #48]	@ 0x30
 8001536:	4b50      	ldr	r3, [pc, #320]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	4b4c      	ldr	r3, [pc, #304]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	4a4b      	ldr	r2, [pc, #300]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 800154c:	f043 0308 	orr.w	r3, r3, #8
 8001550:	6313      	str	r3, [r2, #48]	@ 0x30
 8001552:	4b49      	ldr	r3, [pc, #292]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	4b45      	ldr	r3, [pc, #276]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4a44      	ldr	r2, [pc, #272]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001568:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4b42      	ldr	r3, [pc, #264]	@ (8001678 <MX_GPIO_Init+0x1f4>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	2170      	movs	r1, #112	@ 0x70
 800157e:	483f      	ldr	r0, [pc, #252]	@ (800167c <MX_GPIO_Init+0x1f8>)
 8001580:	f003 fc54 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800158a:	483d      	ldr	r0, [pc, #244]	@ (8001680 <MX_GPIO_Init+0x1fc>)
 800158c:	f003 fc4e 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001590:	2200      	movs	r2, #0
 8001592:	2140      	movs	r1, #64	@ 0x40
 8001594:	483b      	ldr	r0, [pc, #236]	@ (8001684 <MX_GPIO_Init+0x200>)
 8001596:	f003 fc49 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015a0:	4839      	ldr	r0, [pc, #228]	@ (8001688 <MX_GPIO_Init+0x204>)
 80015a2:	f003 fc43 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2108      	movs	r1, #8
 80015aa:	4838      	ldr	r0, [pc, #224]	@ (800168c <MX_GPIO_Init+0x208>)
 80015ac:	f003 fc3e 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80015b0:	2370      	movs	r3, #112	@ 0x70
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c4:	4619      	mov	r1, r3
 80015c6:	482d      	ldr	r0, [pc, #180]	@ (800167c <MX_GPIO_Init+0x1f8>)
 80015c8:	f003 fa94 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80015cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d2:	2301      	movs	r3, #1
 80015d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015da:	2300      	movs	r3, #0
 80015dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80015de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e2:	4619      	mov	r1, r3
 80015e4:	4826      	ldr	r0, [pc, #152]	@ (8001680 <MX_GPIO_Init+0x1fc>)
 80015e6:	f003 fa85 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80015ea:	23c0      	movs	r3, #192	@ 0xc0
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ee:	2300      	movs	r3, #0
 80015f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015fa:	4619      	mov	r1, r3
 80015fc:	4822      	ldr	r0, [pc, #136]	@ (8001688 <MX_GPIO_Init+0x204>)
 80015fe:	f003 fa79 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001602:	2330      	movs	r3, #48	@ 0x30
 8001604:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001606:	2300      	movs	r3, #0
 8001608:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800160e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001612:	4619      	mov	r1, r3
 8001614:	481a      	ldr	r0, [pc, #104]	@ (8001680 <MX_GPIO_Init+0x1fc>)
 8001616:	f003 fa6d 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800161a:	2340      	movs	r3, #64	@ 0x40
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161e:	2301      	movs	r3, #1
 8001620:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800162e:	4619      	mov	r1, r3
 8001630:	4814      	ldr	r0, [pc, #80]	@ (8001684 <MX_GPIO_Init+0x200>)
 8001632:	f003 fa5f 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001636:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163c:	2301      	movs	r3, #1
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001644:	2300      	movs	r3, #0
 8001646:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001648:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800164c:	4619      	mov	r1, r3
 800164e:	480e      	ldr	r0, [pc, #56]	@ (8001688 <MX_GPIO_Init+0x204>)
 8001650:	f003 fa50 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001654:	2308      	movs	r3, #8
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001658:	2301      	movs	r3, #1
 800165a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001660:	2300      	movs	r3, #0
 8001662:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001664:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001668:	4619      	mov	r1, r3
 800166a:	4808      	ldr	r0, [pc, #32]	@ (800168c <MX_GPIO_Init+0x208>)
 800166c:	f003 fa42 	bl	8004af4 <HAL_GPIO_Init>

}
 8001670:	bf00      	nop
 8001672:	3738      	adds	r7, #56	@ 0x38
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40023800 	.word	0x40023800
 800167c:	40021000 	.word	0x40021000
 8001680:	40020800 	.word	0x40020800
 8001684:	40021800 	.word	0x40021800
 8001688:	40020000 	.word	0x40020000
 800168c:	40020c00 	.word	0x40020c00

08001690 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <MX_I2C1_Init+0x50>)
 8001696:	4a13      	ldr	r2, [pc, #76]	@ (80016e4 <MX_I2C1_Init+0x54>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_I2C1_Init+0x50>)
 800169c:	4a12      	ldr	r2, [pc, #72]	@ (80016e8 <MX_I2C1_Init+0x58>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ba:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c0:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c6:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016cc:	4804      	ldr	r0, [pc, #16]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016ce:	f003 fbc7 	bl	8004e60 <HAL_I2C_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016d8:	f000 febe 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	200001ac 	.word	0x200001ac
 80016e4:	40005400 	.word	0x40005400
 80016e8:	000186a0 	.word	0x000186a0

080016ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a19      	ldr	r2, [pc, #100]	@ (8001770 <HAL_I2C_MspInit+0x84>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d12b      	bne.n	8001766 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <HAL_I2C_MspInit+0x88>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a17      	ldr	r2, [pc, #92]	@ (8001774 <HAL_I2C_MspInit+0x88>)
 8001718:	f043 0302 	orr.w	r3, r3, #2
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_I2C_MspInit+0x88>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800172a:	23c0      	movs	r3, #192	@ 0xc0
 800172c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800172e:	2312      	movs	r3, #18
 8001730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001736:	2303      	movs	r3, #3
 8001738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800173a:	2304      	movs	r3, #4
 800173c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	480c      	ldr	r0, [pc, #48]	@ (8001778 <HAL_I2C_MspInit+0x8c>)
 8001746:	f003 f9d5 	bl	8004af4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <HAL_I2C_MspInit+0x88>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <HAL_I2C_MspInit+0x88>)
 8001754:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001758:	6413      	str	r3, [r2, #64]	@ 0x40
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_I2C_MspInit+0x88>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001766:	bf00      	nop
 8001768:	3728      	adds	r7, #40	@ 0x28
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40005400 	.word	0x40005400
 8001774:	40023800 	.word	0x40023800
 8001778:	40020400 	.word	0x40020400

0800177c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001786:	4a04      	ldr	r2, [pc, #16]	@ (8001798 <LCD_WR_REG+0x1c>)
 8001788:	88fb      	ldrh	r3, [r7, #6]
 800178a:	8013      	strh	r3, [r2, #0]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	600ffffe 	.word	0x600ffffe

0800179c <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 80017a6:	4a04      	ldr	r2, [pc, #16]	@ (80017b8 <LCD_WR_DATA+0x1c>)
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	8053      	strh	r3, [r2, #2]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	600ffffe 	.word	0x600ffffe

080017bc <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <LCD_RD_DATA+0x20>)
 80017c4:	885b      	ldrh	r3, [r3, #2]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	80fb      	strh	r3, [r7, #6]
	return ram;
 80017ca:	88fb      	ldrh	r3, [r7, #6]
 80017cc:	b29b      	uxth	r3, r3
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	600ffffe 	.word	0x600ffffe

080017e0 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80017e0:	b590      	push	{r4, r7, lr}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4604      	mov	r4, r0
 80017e8:	4608      	mov	r0, r1
 80017ea:	4611      	mov	r1, r2
 80017ec:	461a      	mov	r2, r3
 80017ee:	4623      	mov	r3, r4
 80017f0:	80fb      	strh	r3, [r7, #6]
 80017f2:	4603      	mov	r3, r0
 80017f4:	80bb      	strh	r3, [r7, #4]
 80017f6:	460b      	mov	r3, r1
 80017f8:	807b      	strh	r3, [r7, #2]
 80017fa:	4613      	mov	r3, r2
 80017fc:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80017fe:	202a      	movs	r0, #42	@ 0x2a
 8001800:	f7ff ffbc 	bl	800177c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	0a1b      	lsrs	r3, r3, #8
 8001808:	b29b      	uxth	r3, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ffc6 	bl	800179c <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	b2db      	uxtb	r3, r3
 8001814:	b29b      	uxth	r3, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ffc0 	bl	800179c <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 800181c:	887b      	ldrh	r3, [r7, #2]
 800181e:	0a1b      	lsrs	r3, r3, #8
 8001820:	b29b      	uxth	r3, r3
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff ffba 	bl	800179c <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001828:	887b      	ldrh	r3, [r7, #2]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	b29b      	uxth	r3, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ffb4 	bl	800179c <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001834:	202b      	movs	r0, #43	@ 0x2b
 8001836:	f7ff ffa1 	bl	800177c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 800183a:	88bb      	ldrh	r3, [r7, #4]
 800183c:	0a1b      	lsrs	r3, r3, #8
 800183e:	b29b      	uxth	r3, r3
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ffab 	bl	800179c <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001846:	88bb      	ldrh	r3, [r7, #4]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	b29b      	uxth	r3, r3
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ffa5 	bl	800179c <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001852:	883b      	ldrh	r3, [r7, #0]
 8001854:	0a1b      	lsrs	r3, r3, #8
 8001856:	b29b      	uxth	r3, r3
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff ff9f 	bl	800179c <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800185e:	883b      	ldrh	r3, [r7, #0]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	b29b      	uxth	r3, r3
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff99 	bl	800179c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 800186a:	202c      	movs	r0, #44	@ 0x2c
 800186c:	f7ff ff86 	bl	800177c <LCD_WR_REG>
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	bd90      	pop	{r4, r7, pc}

08001878 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001882:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <lcd_Clear+0x60>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	3b01      	subs	r3, #1
 8001888:	b29a      	uxth	r2, r3
 800188a:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <lcd_Clear+0x60>)
 800188c:	885b      	ldrh	r3, [r3, #2]
 800188e:	3b01      	subs	r3, #1
 8001890:	b29b      	uxth	r3, r3
 8001892:	2100      	movs	r1, #0
 8001894:	2000      	movs	r0, #0
 8001896:	f7ff ffa3 	bl	80017e0 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 800189a:	2300      	movs	r3, #0
 800189c:	81fb      	strh	r3, [r7, #14]
 800189e:	e011      	b.n	80018c4 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 80018a0:	2300      	movs	r3, #0
 80018a2:	81bb      	strh	r3, [r7, #12]
 80018a4:	e006      	b.n	80018b4 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff77 	bl	800179c <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 80018ae:	89bb      	ldrh	r3, [r7, #12]
 80018b0:	3301      	adds	r3, #1
 80018b2:	81bb      	strh	r3, [r7, #12]
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <lcd_Clear+0x60>)
 80018b6:	885b      	ldrh	r3, [r3, #2]
 80018b8:	89ba      	ldrh	r2, [r7, #12]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d3f3      	bcc.n	80018a6 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80018be:	89fb      	ldrh	r3, [r7, #14]
 80018c0:	3301      	adds	r3, #1
 80018c2:	81fb      	strh	r3, [r7, #14]
 80018c4:	4b04      	ldr	r3, [pc, #16]	@ (80018d8 <lcd_Clear+0x60>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	89fa      	ldrh	r2, [r7, #14]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d3e8      	bcc.n	80018a0 <lcd_Clear+0x28>
		}
	}
}
 80018ce:	bf00      	nop
 80018d0:	bf00      	nop
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000200 	.word	0x20000200

080018dc <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4604      	mov	r4, r0
 80018e4:	4608      	mov	r0, r1
 80018e6:	4611      	mov	r1, r2
 80018e8:	461a      	mov	r2, r3
 80018ea:	4623      	mov	r3, r4
 80018ec:	80fb      	strh	r3, [r7, #6]
 80018ee:	4603      	mov	r3, r0
 80018f0:	80bb      	strh	r3, [r7, #4]
 80018f2:	460b      	mov	r3, r1
 80018f4:	807b      	strh	r3, [r7, #2]
 80018f6:	4613      	mov	r3, r2
 80018f8:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80018fa:	887b      	ldrh	r3, [r7, #2]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	b29a      	uxth	r2, r3
 8001900:	883b      	ldrh	r3, [r7, #0]
 8001902:	3b01      	subs	r3, #1
 8001904:	b29b      	uxth	r3, r3
 8001906:	88b9      	ldrh	r1, [r7, #4]
 8001908:	88f8      	ldrh	r0, [r7, #6]
 800190a:	f7ff ff69 	bl	80017e0 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 800190e:	88bb      	ldrh	r3, [r7, #4]
 8001910:	81fb      	strh	r3, [r7, #14]
 8001912:	e010      	b.n	8001936 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	81bb      	strh	r3, [r7, #12]
 8001918:	e006      	b.n	8001928 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 800191a:	8c3b      	ldrh	r3, [r7, #32]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff3d 	bl	800179c <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001922:	89bb      	ldrh	r3, [r7, #12]
 8001924:	3301      	adds	r3, #1
 8001926:	81bb      	strh	r3, [r7, #12]
 8001928:	89ba      	ldrh	r2, [r7, #12]
 800192a:	887b      	ldrh	r3, [r7, #2]
 800192c:	429a      	cmp	r2, r3
 800192e:	d3f4      	bcc.n	800191a <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001930:	89fb      	ldrh	r3, [r7, #14]
 8001932:	3301      	adds	r3, #1
 8001934:	81fb      	strh	r3, [r7, #14]
 8001936:	89fa      	ldrh	r2, [r7, #14]
 8001938:	883b      	ldrh	r3, [r7, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d3ea      	bcc.n	8001914 <lcd_Fill+0x38>
		}
	}
}
 800193e:	bf00      	nop
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	bd90      	pop	{r4, r7, pc}

08001948 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	80fb      	strh	r3, [r7, #6]
 8001952:	460b      	mov	r3, r1
 8001954:	80bb      	strh	r3, [r7, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 800195a:	88bb      	ldrh	r3, [r7, #4]
 800195c:	88fa      	ldrh	r2, [r7, #6]
 800195e:	88b9      	ldrh	r1, [r7, #4]
 8001960:	88f8      	ldrh	r0, [r7, #6]
 8001962:	f7ff ff3d 	bl	80017e0 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001966:	887b      	ldrh	r3, [r7, #2]
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff17 	bl	800179c <LCD_WR_DATA>
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001976:	b590      	push	{r4, r7, lr}
 8001978:	b08d      	sub	sp, #52	@ 0x34
 800197a:	af00      	add	r7, sp, #0
 800197c:	4604      	mov	r4, r0
 800197e:	4608      	mov	r0, r1
 8001980:	4611      	mov	r1, r2
 8001982:	461a      	mov	r2, r3
 8001984:	4623      	mov	r3, r4
 8001986:	80fb      	strh	r3, [r7, #6]
 8001988:	4603      	mov	r3, r0
 800198a:	80bb      	strh	r3, [r7, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	807b      	strh	r3, [r7, #2]
 8001990:	4613      	mov	r3, r2
 8001992:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001994:	2300      	movs	r3, #0
 8001996:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001998:	2300      	movs	r3, #0
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 800199c:	887a      	ldrh	r2, [r7, #2]
 800199e:	88fb      	ldrh	r3, [r7, #6]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 80019a4:	883a      	ldrh	r2, [r7, #0]
 80019a6:	88bb      	ldrh	r3, [r7, #4]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 80019b0:	88bb      	ldrh	r3, [r7, #4]
 80019b2:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 80019b4:	6a3b      	ldr	r3, [r7, #32]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	dd02      	ble.n	80019c0 <lcd_DrawLine+0x4a>
 80019ba:	2301      	movs	r3, #1
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	e00b      	b.n	80019d8 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 80019c0:	6a3b      	ldr	r3, [r7, #32]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d102      	bne.n	80019cc <lcd_DrawLine+0x56>
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	e005      	b.n	80019d8 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 80019cc:	f04f 33ff 	mov.w	r3, #4294967295
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	6a3b      	ldr	r3, [r7, #32]
 80019d4:	425b      	negs	r3, r3
 80019d6:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	dd02      	ble.n	80019e4 <lcd_DrawLine+0x6e>
 80019de:	2301      	movs	r3, #1
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	e00b      	b.n	80019fc <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d102      	bne.n	80019f0 <lcd_DrawLine+0x7a>
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	e005      	b.n	80019fc <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 80019f0:	f04f 33ff 	mov.w	r3, #4294967295
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	425b      	negs	r3, r3
 80019fa:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 80019fc:	6a3a      	ldr	r2, [r7, #32]
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	dd02      	ble.n	8001a0a <lcd_DrawLine+0x94>
 8001a04:	6a3b      	ldr	r3, [r7, #32]
 8001a06:	61bb      	str	r3, [r7, #24]
 8001a08:	e001      	b.n	8001a0e <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 8001a0e:	2300      	movs	r3, #0
 8001a10:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a12:	e02b      	b.n	8001a6c <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	68ba      	ldr	r2, [r7, #8]
 8001a1a:	b291      	uxth	r1, r2
 8001a1c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ff91 	bl	8001948 <lcd_DrawPoint>
		xerr+=delta_x;
 8001a26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 8001a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	4413      	add	r3, r2
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 8001a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	dd07      	ble.n	8001a4e <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001a3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	dd07      	ble.n	8001a66 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	4413      	add	r3, r2
 8001a64:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001a66:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a68:	3301      	adds	r3, #1
 8001a6a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a6c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	dacf      	bge.n	8001a14 <lcd_DrawLine+0x9e>
		}
	}
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	3734      	adds	r7, #52	@ 0x34
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd90      	pop	{r4, r7, pc}

08001a7e <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 8001a7e:	b590      	push	{r4, r7, lr}
 8001a80:	b085      	sub	sp, #20
 8001a82:	af02      	add	r7, sp, #8
 8001a84:	4604      	mov	r4, r0
 8001a86:	4608      	mov	r0, r1
 8001a88:	4611      	mov	r1, r2
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4623      	mov	r3, r4
 8001a8e:	80fb      	strh	r3, [r7, #6]
 8001a90:	4603      	mov	r3, r0
 8001a92:	80bb      	strh	r3, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	807b      	strh	r3, [r7, #2]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 8001a9c:	88bc      	ldrh	r4, [r7, #4]
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	88b9      	ldrh	r1, [r7, #4]
 8001aa2:	88f8      	ldrh	r0, [r7, #6]
 8001aa4:	8b3b      	ldrh	r3, [r7, #24]
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	4623      	mov	r3, r4
 8001aaa:	f7ff ff64 	bl	8001976 <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 8001aae:	883c      	ldrh	r4, [r7, #0]
 8001ab0:	88fa      	ldrh	r2, [r7, #6]
 8001ab2:	88b9      	ldrh	r1, [r7, #4]
 8001ab4:	88f8      	ldrh	r0, [r7, #6]
 8001ab6:	8b3b      	ldrh	r3, [r7, #24]
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	4623      	mov	r3, r4
 8001abc:	f7ff ff5b 	bl	8001976 <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 8001ac0:	883c      	ldrh	r4, [r7, #0]
 8001ac2:	887a      	ldrh	r2, [r7, #2]
 8001ac4:	8839      	ldrh	r1, [r7, #0]
 8001ac6:	88f8      	ldrh	r0, [r7, #6]
 8001ac8:	8b3b      	ldrh	r3, [r7, #24]
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	4623      	mov	r3, r4
 8001ace:	f7ff ff52 	bl	8001976 <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 8001ad2:	883c      	ldrh	r4, [r7, #0]
 8001ad4:	887a      	ldrh	r2, [r7, #2]
 8001ad6:	88b9      	ldrh	r1, [r7, #4]
 8001ad8:	8878      	ldrh	r0, [r7, #2]
 8001ada:	8b3b      	ldrh	r3, [r7, #24]
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	4623      	mov	r3, r4
 8001ae0:	f7ff ff49 	bl	8001976 <lcd_DrawLine>
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd90      	pop	{r4, r7, pc}

08001aec <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001aec:	b590      	push	{r4, r7, lr}
 8001aee:	b087      	sub	sp, #28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4604      	mov	r4, r0
 8001af4:	4608      	mov	r0, r1
 8001af6:	4611      	mov	r1, r2
 8001af8:	461a      	mov	r2, r3
 8001afa:	4623      	mov	r3, r4
 8001afc:	80fb      	strh	r3, [r7, #6]
 8001afe:	4603      	mov	r3, r0
 8001b00:	80bb      	strh	r3, [r7, #4]
 8001b02:	460b      	mov	r3, r1
 8001b04:	70fb      	strb	r3, [r7, #3]
 8001b06:	4613      	mov	r3, r2
 8001b08:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001b12:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b16:	085b      	lsrs	r3, r3, #1
 8001b18:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	08db      	lsrs	r3, r3, #3
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	461a      	mov	r2, r3
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	bf14      	ite	ne
 8001b2e:	2301      	movne	r3, #1
 8001b30:	2300      	moveq	r3, #0
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	4413      	add	r3, r2
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	fb12 f303 	smulbb	r3, r2, r3
 8001b42:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001b44:	78fb      	ldrb	r3, [r7, #3]
 8001b46:	3b20      	subs	r3, #32
 8001b48:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	88fb      	ldrh	r3, [r7, #6]
 8001b50:	4413      	add	r3, r2
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	3b01      	subs	r3, #1
 8001b56:	b29c      	uxth	r4, r3
 8001b58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	88bb      	ldrh	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	3b01      	subs	r3, #1
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	88b9      	ldrh	r1, [r7, #4]
 8001b6a:	88f8      	ldrh	r0, [r7, #6]
 8001b6c:	4622      	mov	r2, r4
 8001b6e:	f7ff fe37 	bl	80017e0 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001b72:	2300      	movs	r3, #0
 8001b74:	827b      	strh	r3, [r7, #18]
 8001b76:	e07a      	b.n	8001c6e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001b78:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b7c:	2b0c      	cmp	r3, #12
 8001b7e:	d028      	beq.n	8001bd2 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001b80:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b84:	2b10      	cmp	r3, #16
 8001b86:	d108      	bne.n	8001b9a <lcd_ShowChar+0xae>
 8001b88:	78fa      	ldrb	r2, [r7, #3]
 8001b8a:	8a7b      	ldrh	r3, [r7, #18]
 8001b8c:	493c      	ldr	r1, [pc, #240]	@ (8001c80 <lcd_ShowChar+0x194>)
 8001b8e:	0112      	lsls	r2, r2, #4
 8001b90:	440a      	add	r2, r1
 8001b92:	4413      	add	r3, r2
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	75fb      	strb	r3, [r7, #23]
 8001b98:	e01b      	b.n	8001bd2 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001b9a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b9e:	2b18      	cmp	r3, #24
 8001ba0:	d10b      	bne.n	8001bba <lcd_ShowChar+0xce>
 8001ba2:	78fa      	ldrb	r2, [r7, #3]
 8001ba4:	8a79      	ldrh	r1, [r7, #18]
 8001ba6:	4837      	ldr	r0, [pc, #220]	@ (8001c84 <lcd_ShowChar+0x198>)
 8001ba8:	4613      	mov	r3, r2
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	4413      	add	r3, r2
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	4403      	add	r3, r0
 8001bb2:	440b      	add	r3, r1
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	75fb      	strb	r3, [r7, #23]
 8001bb8:	e00b      	b.n	8001bd2 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001bba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001bbe:	2b20      	cmp	r3, #32
 8001bc0:	d15a      	bne.n	8001c78 <lcd_ShowChar+0x18c>
 8001bc2:	78fa      	ldrb	r2, [r7, #3]
 8001bc4:	8a7b      	ldrh	r3, [r7, #18]
 8001bc6:	4930      	ldr	r1, [pc, #192]	@ (8001c88 <lcd_ShowChar+0x19c>)
 8001bc8:	0192      	lsls	r2, r2, #6
 8001bca:	440a      	add	r2, r1
 8001bcc:	4413      	add	r3, r2
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	75bb      	strb	r3, [r7, #22]
 8001bd6:	e044      	b.n	8001c62 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001bd8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d120      	bne.n	8001c22 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001be0:	7dfa      	ldrb	r2, [r7, #23]
 8001be2:	7dbb      	ldrb	r3, [r7, #22]
 8001be4:	fa42 f303 	asr.w	r3, r2, r3
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d004      	beq.n	8001bfa <lcd_ShowChar+0x10e>
 8001bf0:	883b      	ldrh	r3, [r7, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fdd2 	bl	800179c <LCD_WR_DATA>
 8001bf8:	e003      	b.n	8001c02 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001bfa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff fdcd 	bl	800179c <LCD_WR_DATA>
				m++;
 8001c02:	7d7b      	ldrb	r3, [r7, #21]
 8001c04:	3301      	adds	r3, #1
 8001c06:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001c08:	7d7b      	ldrb	r3, [r7, #21]
 8001c0a:	7bfa      	ldrb	r2, [r7, #15]
 8001c0c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c10:	fb01 f202 	mul.w	r2, r1, r2
 8001c14:	1a9b      	subs	r3, r3, r2
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d11f      	bne.n	8001c5c <lcd_ShowChar+0x170>
				{
					m=0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	757b      	strb	r3, [r7, #21]
					break;
 8001c20:	e022      	b.n	8001c68 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001c22:	7dfa      	ldrb	r2, [r7, #23]
 8001c24:	7dbb      	ldrb	r3, [r7, #22]
 8001c26:	fa42 f303 	asr.w	r3, r2, r3
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d005      	beq.n	8001c3e <lcd_ShowChar+0x152>
 8001c32:	883a      	ldrh	r2, [r7, #0]
 8001c34:	88b9      	ldrh	r1, [r7, #4]
 8001c36:	88fb      	ldrh	r3, [r7, #6]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fe85 	bl	8001948 <lcd_DrawPoint>
				x++;
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	3301      	adds	r3, #1
 8001c42:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001c44:	88fa      	ldrh	r2, [r7, #6]
 8001c46:	8a3b      	ldrh	r3, [r7, #16]
 8001c48:	1ad2      	subs	r2, r2, r3
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d105      	bne.n	8001c5c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001c50:	8a3b      	ldrh	r3, [r7, #16]
 8001c52:	80fb      	strh	r3, [r7, #6]
					y++;
 8001c54:	88bb      	ldrh	r3, [r7, #4]
 8001c56:	3301      	adds	r3, #1
 8001c58:	80bb      	strh	r3, [r7, #4]
					break;
 8001c5a:	e005      	b.n	8001c68 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001c5c:	7dbb      	ldrb	r3, [r7, #22]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	75bb      	strb	r3, [r7, #22]
 8001c62:	7dbb      	ldrb	r3, [r7, #22]
 8001c64:	2b07      	cmp	r3, #7
 8001c66:	d9b7      	bls.n	8001bd8 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001c68:	8a7b      	ldrh	r3, [r7, #18]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	827b      	strh	r3, [r7, #18]
 8001c6e:	8a7a      	ldrh	r2, [r7, #18]
 8001c70:	89bb      	ldrh	r3, [r7, #12]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d380      	bcc.n	8001b78 <lcd_ShowChar+0x8c>
 8001c76:	e000      	b.n	8001c7a <lcd_ShowChar+0x18e>
		else return;
 8001c78:	bf00      	nop
				}
			}
		}
	}
}
 8001c7a:	371c      	adds	r7, #28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd90      	pop	{r4, r7, pc}
 8001c80:	08009ec8 	.word	0x08009ec8
 8001c84:	0800a4b8 	.word	0x0800a4b8
 8001c88:	0800b688 	.word	0x0800b688

08001c8c <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	460a      	mov	r2, r1
 8001c96:	71fb      	strb	r3, [r7, #7]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001ca0:	e004      	b.n	8001cac <mypow+0x20>
 8001ca2:	79fa      	ldrb	r2, [r7, #7]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	fb02 f303 	mul.w	r3, r2, r3
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	79bb      	ldrb	r3, [r7, #6]
 8001cae:	1e5a      	subs	r2, r3, #1
 8001cb0:	71ba      	strb	r2, [r7, #6]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f5      	bne.n	8001ca2 <mypow+0x16>
	return result;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001cc4:	b590      	push	{r4, r7, lr}
 8001cc6:	b089      	sub	sp, #36	@ 0x24
 8001cc8:	af04      	add	r7, sp, #16
 8001cca:	4604      	mov	r4, r0
 8001ccc:	4608      	mov	r0, r1
 8001cce:	4611      	mov	r1, r2
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4623      	mov	r3, r4
 8001cd4:	80fb      	strh	r3, [r7, #6]
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	80bb      	strh	r3, [r7, #4]
 8001cda:	460b      	mov	r3, r1
 8001cdc:	807b      	strh	r3, [r7, #2]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001ce6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001cea:	085b      	lsrs	r3, r3, #1
 8001cec:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	73fb      	strb	r3, [r7, #15]
 8001cf2:	e059      	b.n	8001da8 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001cf4:	887c      	ldrh	r4, [r7, #2]
 8001cf6:	787a      	ldrb	r2, [r7, #1]
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	4619      	mov	r1, r3
 8001d04:	200a      	movs	r0, #10
 8001d06:	f7ff ffc1 	bl	8001c8c <mypow>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	fbb4 f1f3 	udiv	r1, r4, r3
 8001d10:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <lcd_ShowIntNum+0xf8>)
 8001d12:	fba3 2301 	umull	r2, r3, r3, r1
 8001d16:	08da      	lsrs	r2, r3, #3
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	1aca      	subs	r2, r1, r3
 8001d22:	4613      	mov	r3, r2
 8001d24:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001d26:	7bbb      	ldrb	r3, [r7, #14]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d121      	bne.n	8001d70 <lcd_ShowIntNum+0xac>
 8001d2c:	7bfa      	ldrb	r2, [r7, #15]
 8001d2e:	787b      	ldrb	r3, [r7, #1]
 8001d30:	3b01      	subs	r3, #1
 8001d32:	429a      	cmp	r2, r3
 8001d34:	da1c      	bge.n	8001d70 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001d36:	7b3b      	ldrb	r3, [r7, #12]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d117      	bne.n	8001d6c <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	7b7b      	ldrb	r3, [r7, #13]
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	fb12 f303 	smulbb	r3, r2, r3
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	b298      	uxth	r0, r3
 8001d50:	8c3a      	ldrh	r2, [r7, #32]
 8001d52:	88b9      	ldrh	r1, [r7, #4]
 8001d54:	2300      	movs	r3, #0
 8001d56:	9302      	str	r3, [sp, #8]
 8001d58:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001d5c:	9301      	str	r3, [sp, #4]
 8001d5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	4613      	mov	r3, r2
 8001d64:	2220      	movs	r2, #32
 8001d66:	f7ff fec1 	bl	8001aec <lcd_ShowChar>
				continue;
 8001d6a:	e01a      	b.n	8001da2 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	7b7b      	ldrb	r3, [r7, #13]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	fb12 f303 	smulbb	r3, r2, r3
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	4413      	add	r3, r2
 8001d82:	b298      	uxth	r0, r3
 8001d84:	7b3b      	ldrb	r3, [r7, #12]
 8001d86:	3330      	adds	r3, #48	@ 0x30
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	8c3c      	ldrh	r4, [r7, #32]
 8001d8c:	88b9      	ldrh	r1, [r7, #4]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	9302      	str	r3, [sp, #8]
 8001d92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4623      	mov	r3, r4
 8001d9e:	f7ff fea5 	bl	8001aec <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
 8001da4:	3301      	adds	r3, #1
 8001da6:	73fb      	strb	r3, [r7, #15]
 8001da8:	7bfa      	ldrb	r2, [r7, #15]
 8001daa:	787b      	ldrb	r3, [r7, #1]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d3a1      	bcc.n	8001cf4 <lcd_ShowIntNum+0x30>
	}
}
 8001db0:	bf00      	nop
 8001db2:	bf00      	nop
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd90      	pop	{r4, r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	cccccccd 	.word	0xcccccccd

08001dc0 <lcd_ShowFloatNum>:


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001dc0:	b590      	push	{r4, r7, lr}
 8001dc2:	b08b      	sub	sp, #44	@ 0x2c
 8001dc4:	af04      	add	r7, sp, #16
 8001dc6:	4604      	mov	r4, r0
 8001dc8:	4608      	mov	r0, r1
 8001dca:	ed87 0a02 	vstr	s0, [r7, #8]
 8001dce:	4611      	mov	r1, r2
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	81fb      	strh	r3, [r7, #14]
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	81bb      	strh	r3, [r7, #12]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	71fb      	strb	r3, [r7, #7]
 8001dde:	4613      	mov	r3, r2
 8001de0:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001de2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001de6:	085b      	lsrs	r3, r3, #1
 8001de8:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001dea:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dee:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001ec8 <lcd_ShowFloatNum+0x108>
 8001df2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dfa:	ee17 3a90 	vmov	r3, s15
 8001dfe:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001e00:	2300      	movs	r3, #0
 8001e02:	75fb      	strb	r3, [r7, #23]
 8001e04:	e057      	b.n	8001eb6 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001e06:	8abc      	ldrh	r4, [r7, #20]
 8001e08:	79fa      	ldrb	r2, [r7, #7]
 8001e0a:	7dfb      	ldrb	r3, [r7, #23]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	3b01      	subs	r3, #1
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	4619      	mov	r1, r3
 8001e16:	200a      	movs	r0, #10
 8001e18:	f7ff ff38 	bl	8001c8c <mypow>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	fbb4 f1f3 	udiv	r1, r4, r3
 8001e22:	4b2a      	ldr	r3, [pc, #168]	@ (8001ecc <lcd_ShowFloatNum+0x10c>)
 8001e24:	fba3 2301 	umull	r2, r3, r3, r1
 8001e28:	08da      	lsrs	r2, r3, #3
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	1aca      	subs	r2, r1, r3
 8001e34:	4613      	mov	r3, r2
 8001e36:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8001e38:	7dfa      	ldrb	r2, [r7, #23]
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	3b02      	subs	r3, #2
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d11d      	bne.n	8001e7e <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	3b02      	subs	r3, #2
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	7dbb      	ldrb	r3, [r7, #22]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	fb12 f303 	smulbb	r3, r2, r3
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	89fb      	ldrh	r3, [r7, #14]
 8001e54:	4413      	add	r3, r2
 8001e56:	b298      	uxth	r0, r3
 8001e58:	88ba      	ldrh	r2, [r7, #4]
 8001e5a:	89b9      	ldrh	r1, [r7, #12]
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001e64:	9301      	str	r3, [sp, #4]
 8001e66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	222e      	movs	r2, #46	@ 0x2e
 8001e6e:	f7ff fe3d 	bl	8001aec <lcd_ShowChar>
			t++;
 8001e72:	7dfb      	ldrb	r3, [r7, #23]
 8001e74:	3301      	adds	r3, #1
 8001e76:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	7dbb      	ldrb	r3, [r7, #22]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	fb12 f303 	smulbb	r3, r2, r3
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	89fb      	ldrh	r3, [r7, #14]
 8001e8e:	4413      	add	r3, r2
 8001e90:	b298      	uxth	r0, r3
 8001e92:	7cfb      	ldrb	r3, [r7, #19]
 8001e94:	3330      	adds	r3, #48	@ 0x30
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	88bc      	ldrh	r4, [r7, #4]
 8001e9a:	89b9      	ldrh	r1, [r7, #12]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	9302      	str	r3, [sp, #8]
 8001ea0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	4623      	mov	r3, r4
 8001eac:	f7ff fe1e 	bl	8001aec <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	75fb      	strb	r3, [r7, #23]
 8001eb6:	7dfa      	ldrb	r2, [r7, #23]
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d3a3      	bcc.n	8001e06 <lcd_ShowFloatNum+0x46>
	}
}
 8001ebe:	bf00      	nop
 8001ec0:	bf00      	nop
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd90      	pop	{r4, r7, pc}
 8001ec8:	42c80000 	.word	0x42c80000
 8001ecc:	cccccccd 	.word	0xcccccccd

08001ed0 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d007      	beq.n	8001ef6 <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <lcd_SetDir+0x40>)
 8001ee8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001eec:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001eee:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <lcd_SetDir+0x40>)
 8001ef0:	22f0      	movs	r2, #240	@ 0xf0
 8001ef2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001ef4:	e006      	b.n	8001f04 <lcd_SetDir+0x34>
		lcddev.width=240;
 8001ef6:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <lcd_SetDir+0x40>)
 8001ef8:	22f0      	movs	r2, #240	@ 0xf0
 8001efa:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001efc:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <lcd_SetDir+0x40>)
 8001efe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001f02:	805a      	strh	r2, [r3, #2]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	20000200 	.word	0x20000200

08001f14 <lcd_init>:


void lcd_init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f1e:	48aa      	ldr	r0, [pc, #680]	@ (80021c8 <lcd_init+0x2b4>)
 8001f20:	f002 ff84 	bl	8004e2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f24:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f28:	f001 fc9a 	bl	8003860 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f32:	48a5      	ldr	r0, [pc, #660]	@ (80021c8 <lcd_init+0x2b4>)
 8001f34:	f002 ff7a 	bl	8004e2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f38:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f3c:	f001 fc90 	bl	8003860 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001f40:	2000      	movs	r0, #0
 8001f42:	f7ff ffc5 	bl	8001ed0 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001f46:	20d3      	movs	r0, #211	@ 0xd3
 8001f48:	f7ff fc18 	bl	800177c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001f4c:	f7ff fc36 	bl	80017bc <LCD_RD_DATA>
 8001f50:	4603      	mov	r3, r0
 8001f52:	461a      	mov	r2, r3
 8001f54:	4b9d      	ldr	r3, [pc, #628]	@ (80021cc <lcd_init+0x2b8>)
 8001f56:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001f58:	f7ff fc30 	bl	80017bc <LCD_RD_DATA>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b9a      	ldr	r3, [pc, #616]	@ (80021cc <lcd_init+0x2b8>)
 8001f62:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001f64:	f7ff fc2a 	bl	80017bc <LCD_RD_DATA>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	4b97      	ldr	r3, [pc, #604]	@ (80021cc <lcd_init+0x2b8>)
 8001f6e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001f70:	4b96      	ldr	r3, [pc, #600]	@ (80021cc <lcd_init+0x2b8>)
 8001f72:	889b      	ldrh	r3, [r3, #4]
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	4b94      	ldr	r3, [pc, #592]	@ (80021cc <lcd_init+0x2b8>)
 8001f7a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001f7c:	f7ff fc1e 	bl	80017bc <LCD_RD_DATA>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	4b91      	ldr	r3, [pc, #580]	@ (80021cc <lcd_init+0x2b8>)
 8001f86:	889b      	ldrh	r3, [r3, #4]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	4b8f      	ldr	r3, [pc, #572]	@ (80021cc <lcd_init+0x2b8>)
 8001f8e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001f90:	20cf      	movs	r0, #207	@ 0xcf
 8001f92:	f7ff fbf3 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f96:	2000      	movs	r0, #0
 8001f98:	f7ff fc00 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001f9c:	20c1      	movs	r0, #193	@ 0xc1
 8001f9e:	f7ff fbfd 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001fa2:	2030      	movs	r0, #48	@ 0x30
 8001fa4:	f7ff fbfa 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001fa8:	20ed      	movs	r0, #237	@ 0xed
 8001faa:	f7ff fbe7 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001fae:	2064      	movs	r0, #100	@ 0x64
 8001fb0:	f7ff fbf4 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f7ff fbf1 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001fba:	2012      	movs	r0, #18
 8001fbc:	f7ff fbee 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001fc0:	2081      	movs	r0, #129	@ 0x81
 8001fc2:	f7ff fbeb 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001fc6:	20e8      	movs	r0, #232	@ 0xe8
 8001fc8:	f7ff fbd8 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001fcc:	2085      	movs	r0, #133	@ 0x85
 8001fce:	f7ff fbe5 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001fd2:	2010      	movs	r0, #16
 8001fd4:	f7ff fbe2 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001fd8:	207a      	movs	r0, #122	@ 0x7a
 8001fda:	f7ff fbdf 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001fde:	20cb      	movs	r0, #203	@ 0xcb
 8001fe0:	f7ff fbcc 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001fe4:	2039      	movs	r0, #57	@ 0x39
 8001fe6:	f7ff fbd9 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001fea:	202c      	movs	r0, #44	@ 0x2c
 8001fec:	f7ff fbd6 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f7ff fbd3 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001ff6:	2034      	movs	r0, #52	@ 0x34
 8001ff8:	f7ff fbd0 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001ffc:	2002      	movs	r0, #2
 8001ffe:	f7ff fbcd 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002002:	20f7      	movs	r0, #247	@ 0xf7
 8002004:	f7ff fbba 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002008:	2020      	movs	r0, #32
 800200a:	f7ff fbc7 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800200e:	20ea      	movs	r0, #234	@ 0xea
 8002010:	f7ff fbb4 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002014:	2000      	movs	r0, #0
 8002016:	f7ff fbc1 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800201a:	2000      	movs	r0, #0
 800201c:	f7ff fbbe 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002020:	20c0      	movs	r0, #192	@ 0xc0
 8002022:	f7ff fbab 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002026:	201b      	movs	r0, #27
 8002028:	f7ff fbb8 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800202c:	20c1      	movs	r0, #193	@ 0xc1
 800202e:	f7ff fba5 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002032:	2001      	movs	r0, #1
 8002034:	f7ff fbb2 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002038:	20c5      	movs	r0, #197	@ 0xc5
 800203a:	f7ff fb9f 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800203e:	2030      	movs	r0, #48	@ 0x30
 8002040:	f7ff fbac 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002044:	2030      	movs	r0, #48	@ 0x30
 8002046:	f7ff fba9 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800204a:	20c7      	movs	r0, #199	@ 0xc7
 800204c:	f7ff fb96 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002050:	20b7      	movs	r0, #183	@ 0xb7
 8002052:	f7ff fba3 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002056:	2036      	movs	r0, #54	@ 0x36
 8002058:	f7ff fb90 	bl	800177c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 800205c:	2008      	movs	r0, #8
 800205e:	f7ff fb9d 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002062:	203a      	movs	r0, #58	@ 0x3a
 8002064:	f7ff fb8a 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002068:	2055      	movs	r0, #85	@ 0x55
 800206a:	f7ff fb97 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800206e:	20b1      	movs	r0, #177	@ 0xb1
 8002070:	f7ff fb84 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002074:	2000      	movs	r0, #0
 8002076:	f7ff fb91 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800207a:	201a      	movs	r0, #26
 800207c:	f7ff fb8e 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002080:	20b6      	movs	r0, #182	@ 0xb6
 8002082:	f7ff fb7b 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002086:	200a      	movs	r0, #10
 8002088:	f7ff fb88 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800208c:	20a2      	movs	r0, #162	@ 0xa2
 800208e:	f7ff fb85 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002092:	20f2      	movs	r0, #242	@ 0xf2
 8002094:	f7ff fb72 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002098:	2000      	movs	r0, #0
 800209a:	f7ff fb7f 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800209e:	2026      	movs	r0, #38	@ 0x26
 80020a0:	f7ff fb6c 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80020a4:	2001      	movs	r0, #1
 80020a6:	f7ff fb79 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80020aa:	20e0      	movs	r0, #224	@ 0xe0
 80020ac:	f7ff fb66 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80020b0:	200f      	movs	r0, #15
 80020b2:	f7ff fb73 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80020b6:	202a      	movs	r0, #42	@ 0x2a
 80020b8:	f7ff fb70 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80020bc:	2028      	movs	r0, #40	@ 0x28
 80020be:	f7ff fb6d 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80020c2:	2008      	movs	r0, #8
 80020c4:	f7ff fb6a 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80020c8:	200e      	movs	r0, #14
 80020ca:	f7ff fb67 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80020ce:	2008      	movs	r0, #8
 80020d0:	f7ff fb64 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80020d4:	2054      	movs	r0, #84	@ 0x54
 80020d6:	f7ff fb61 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80020da:	20a9      	movs	r0, #169	@ 0xa9
 80020dc:	f7ff fb5e 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80020e0:	2043      	movs	r0, #67	@ 0x43
 80020e2:	f7ff fb5b 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80020e6:	200a      	movs	r0, #10
 80020e8:	f7ff fb58 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80020ec:	200f      	movs	r0, #15
 80020ee:	f7ff fb55 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020f2:	2000      	movs	r0, #0
 80020f4:	f7ff fb52 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff fb4f 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020fe:	2000      	movs	r0, #0
 8002100:	f7ff fb4c 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff fb49 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800210a:	20e1      	movs	r0, #225	@ 0xe1
 800210c:	f7ff fb36 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002110:	2000      	movs	r0, #0
 8002112:	f7ff fb43 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002116:	2015      	movs	r0, #21
 8002118:	f7ff fb40 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800211c:	2017      	movs	r0, #23
 800211e:	f7ff fb3d 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002122:	2007      	movs	r0, #7
 8002124:	f7ff fb3a 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002128:	2011      	movs	r0, #17
 800212a:	f7ff fb37 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800212e:	2006      	movs	r0, #6
 8002130:	f7ff fb34 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002134:	202b      	movs	r0, #43	@ 0x2b
 8002136:	f7ff fb31 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800213a:	2056      	movs	r0, #86	@ 0x56
 800213c:	f7ff fb2e 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002140:	203c      	movs	r0, #60	@ 0x3c
 8002142:	f7ff fb2b 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002146:	2005      	movs	r0, #5
 8002148:	f7ff fb28 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800214c:	2010      	movs	r0, #16
 800214e:	f7ff fb25 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002152:	200f      	movs	r0, #15
 8002154:	f7ff fb22 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002158:	203f      	movs	r0, #63	@ 0x3f
 800215a:	f7ff fb1f 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800215e:	203f      	movs	r0, #63	@ 0x3f
 8002160:	f7ff fb1c 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002164:	200f      	movs	r0, #15
 8002166:	f7ff fb19 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800216a:	202b      	movs	r0, #43	@ 0x2b
 800216c:	f7ff fb06 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002170:	2000      	movs	r0, #0
 8002172:	f7ff fb13 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002176:	2000      	movs	r0, #0
 8002178:	f7ff fb10 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800217c:	2001      	movs	r0, #1
 800217e:	f7ff fb0d 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002182:	203f      	movs	r0, #63	@ 0x3f
 8002184:	f7ff fb0a 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002188:	202a      	movs	r0, #42	@ 0x2a
 800218a:	f7ff faf7 	bl	800177c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff fb04 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002194:	2000      	movs	r0, #0
 8002196:	f7ff fb01 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800219a:	2000      	movs	r0, #0
 800219c:	f7ff fafe 	bl	800179c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80021a0:	20ef      	movs	r0, #239	@ 0xef
 80021a2:	f7ff fafb 	bl	800179c <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80021a6:	2011      	movs	r0, #17
 80021a8:	f7ff fae8 	bl	800177c <LCD_WR_REG>
	HAL_Delay(120);
 80021ac:	2078      	movs	r0, #120	@ 0x78
 80021ae:	f001 fb57 	bl	8003860 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80021b2:	2029      	movs	r0, #41	@ 0x29
 80021b4:	f7ff fae2 	bl	800177c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80021b8:	2201      	movs	r2, #1
 80021ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021be:	4804      	ldr	r0, [pc, #16]	@ (80021d0 <lcd_init+0x2bc>)
 80021c0:	f002 fe34 	bl	8004e2c <HAL_GPIO_WritePin>
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40020800 	.word	0x40020800
 80021cc:	20000200 	.word	0x20000200
 80021d0:	40020000 	.word	0x40020000

080021d4 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b08b      	sub	sp, #44	@ 0x2c
 80021d8:	af04      	add	r7, sp, #16
 80021da:	60ba      	str	r2, [r7, #8]
 80021dc:	461a      	mov	r2, r3
 80021de:	4603      	mov	r3, r0
 80021e0:	81fb      	strh	r3, [r7, #14]
 80021e2:	460b      	mov	r3, r1
 80021e4:	81bb      	strh	r3, [r7, #12]
 80021e6:	4613      	mov	r3, r2
 80021e8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80021ea:	89fb      	ldrh	r3, [r7, #14]
 80021ec:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80021f2:	e048      	b.n	8002286 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d145      	bne.n	8002286 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80021fa:	89fa      	ldrh	r2, [r7, #14]
 80021fc:	4b26      	ldr	r3, [pc, #152]	@ (8002298 <lcd_ShowStr+0xc4>)
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002206:	085b      	lsrs	r3, r3, #1
 8002208:	b2db      	uxtb	r3, r3
 800220a:	1acb      	subs	r3, r1, r3
 800220c:	429a      	cmp	r2, r3
 800220e:	dc3f      	bgt.n	8002290 <lcd_ShowStr+0xbc>
 8002210:	89ba      	ldrh	r2, [r7, #12]
 8002212:	4b21      	ldr	r3, [pc, #132]	@ (8002298 <lcd_ShowStr+0xc4>)
 8002214:	885b      	ldrh	r3, [r3, #2]
 8002216:	4619      	mov	r1, r3
 8002218:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800221c:	1acb      	subs	r3, r1, r3
 800221e:	429a      	cmp	r2, r3
 8002220:	dc36      	bgt.n	8002290 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b80      	cmp	r3, #128	@ 0x80
 8002228:	d902      	bls.n	8002230 <lcd_ShowStr+0x5c>
 800222a:	2301      	movs	r3, #1
 800222c:	75fb      	strb	r3, [r7, #23]
 800222e:	e02a      	b.n	8002286 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b0d      	cmp	r3, #13
 8002236:	d10b      	bne.n	8002250 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002238:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800223c:	b29a      	uxth	r2, r3
 800223e:	89bb      	ldrh	r3, [r7, #12]
 8002240:	4413      	add	r3, r2
 8002242:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002244:	8abb      	ldrh	r3, [r7, #20]
 8002246:	81fb      	strh	r3, [r7, #14]
					str++;
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	3301      	adds	r3, #1
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	e017      	b.n	8002280 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	781a      	ldrb	r2, [r3, #0]
 8002254:	88fc      	ldrh	r4, [r7, #6]
 8002256:	89b9      	ldrh	r1, [r7, #12]
 8002258:	89f8      	ldrh	r0, [r7, #14]
 800225a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800225e:	9302      	str	r3, [sp, #8]
 8002260:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002264:	9301      	str	r3, [sp, #4]
 8002266:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002268:	9300      	str	r3, [sp, #0]
 800226a:	4623      	mov	r3, r4
 800226c:	f7ff fc3e 	bl	8001aec <lcd_ShowChar>
					x+=sizey/2;
 8002270:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002274:	085b      	lsrs	r3, r3, #1
 8002276:	b2db      	uxtb	r3, r3
 8002278:	461a      	mov	r2, r3
 800227a:	89fb      	ldrh	r3, [r7, #14]
 800227c:	4413      	add	r3, r2
 800227e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	3301      	adds	r3, #1
 8002284:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1b2      	bne.n	80021f4 <lcd_ShowStr+0x20>
 800228e:	e000      	b.n	8002292 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002290:	bf00      	nop
			}
		}
	}
}
 8002292:	371c      	adds	r7, #28
 8002294:	46bd      	mov	sp, r7
 8002296:	bd90      	pop	{r4, r7, pc}
 8002298:	20000200 	.word	0x20000200

0800229c <sys_init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void sys_init(){
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
	lcd_init();
 80022a0:	f7ff fe38 	bl	8001f14 <lcd_init>
	sensor_init();
 80022a4:	f000 f91a 	bl	80024dc <sensor_init>
	buzzer_init();
 80022a8:	f7fe ff54 	bl	8001154 <buzzer_init>
	button_init();
 80022ac:	f7fe feda 	bl	8001064 <button_init>
	uart_init_rs232();
 80022b0:	f001 f8e8 	bl	8003484 <uart_init_rs232>
	init_box();
 80022b4:	f000 f8d6 	bl	8002464 <init_box>
	set_timer(0, READ_BUTTON_TIME);
 80022b8:	210a      	movs	r1, #10
 80022ba:	2000      	movs	r0, #0
 80022bc:	f000 fa04 	bl	80026c8 <set_timer>
	set_timer(1, BLINKING_TIME);
 80022c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022c4:	2001      	movs	r0, #1
 80022c6:	f000 f9ff 	bl	80026c8 <set_timer>
	set_timer(2, INCREASE_TIME);
 80022ca:	21c8      	movs	r1, #200	@ 0xc8
 80022cc:	2002      	movs	r0, #2
 80022ce:	f000 f9fb 	bl	80026c8 <set_timer>
	set_timer(3, LCD_SENSOR_TIME);
 80022d2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80022d6:	2003      	movs	r0, #3
 80022d8:	f000 f9f6 	bl	80026c8 <set_timer>
	set_timer(4, ONE_SECOND);
 80022dc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022e0:	2004      	movs	r0, #4
 80022e2:	f000 f9f1 	bl	80026c8 <set_timer>
	set_timer(5, ONE_SECOND);
 80022e6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022ea:	2005      	movs	r0, #5
 80022ec:	f000 f9ec 	bl	80026c8 <set_timer>
	set_timer(6, ONE_SECOND);
 80022f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022f4:	2006      	movs	r0, #6
 80022f6:	f000 f9e7 	bl	80026c8 <set_timer>
	//display_text();
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002304:	f001 fa3a 	bl	800377c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002308:	f000 f83c 	bl	8002384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800230c:	f7ff f8ba 	bl	8001484 <MX_GPIO_Init>
  MX_DMA_Init();
 8002310:	f7fe ff42 	bl	8001198 <MX_DMA_Init>
  MX_SPI1_Init();
 8002314:	f000 fa5a 	bl	80027cc <MX_SPI1_Init>
  MX_FSMC_Init();
 8002318:	f7fe ffe4 	bl	80012e4 <MX_FSMC_Init>
  MX_I2C1_Init();
 800231c:	f7ff f9b8 	bl	8001690 <MX_I2C1_Init>
  MX_TIM13_Init();
 8002320:	f000 ffec 	bl	80032fc <MX_TIM13_Init>
  MX_TIM2_Init();
 8002324:	f000 ff9e 	bl	8003264 <MX_TIM2_Init>
  MX_ADC1_Init();
 8002328:	f7fe fd7e 	bl	8000e28 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800232c:	f001 f942 	bl	80035b4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8002330:	4813      	ldr	r0, [pc, #76]	@ (8002380 <main+0x80>)
 8002332:	f004 feed 	bl	8007110 <HAL_TIM_Base_Start_IT>
  sys_init();
 8002336:	f7ff ffb1 	bl	800229c <sys_init>
  /* USER CODE END 2 */
  	// Cp nht thi gian hin ti: 19/11/2024 - Th 4
  	ds3231_Write(ADDRESS_YEAR, 24);
 800233a:	2118      	movs	r1, #24
 800233c:	2006      	movs	r0, #6
 800233e:	f7fe ff4b 	bl	80011d8 <ds3231_Write>
  	ds3231_Write(ADDRESS_MONTH, 11);
 8002342:	210b      	movs	r1, #11
 8002344:	2005      	movs	r0, #5
 8002346:	f7fe ff47 	bl	80011d8 <ds3231_Write>
  	ds3231_Write(ADDRESS_DATE, 19);
 800234a:	2113      	movs	r1, #19
 800234c:	2004      	movs	r0, #4
 800234e:	f7fe ff43 	bl	80011d8 <ds3231_Write>
  	ds3231_Write(ADDRESS_DAY, 4);  // Th 4
 8002352:	2104      	movs	r1, #4
 8002354:	2003      	movs	r0, #3
 8002356:	f7fe ff3f 	bl	80011d8 <ds3231_Write>
  	ds3231_Write(ADDRESS_HOUR, 14);
 800235a:	210e      	movs	r1, #14
 800235c:	2002      	movs	r0, #2
 800235e:	f7fe ff3b 	bl	80011d8 <ds3231_Write>
  	ds3231_Write(ADDRESS_MIN, 30);
 8002362:	211e      	movs	r1, #30
 8002364:	2001      	movs	r0, #1
 8002366:	f7fe ff37 	bl	80011d8 <ds3231_Write>
  	ds3231_Write(ADDRESS_SEC, 0);
 800236a:	2100      	movs	r1, #0
 800236c:	2000      	movs	r0, #0
 800236e:	f7fe ff33 	bl	80011d8 <ds3231_Write>
  	// Khng dng LED 7-segment - ch hin th trn LCD
  	// led7_SetColon(1);
  	// led7_init();
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_Clear(WHITE); // Xa mn hnh LCD, nn trng
 8002372:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002376:	f7ff fa7f 	bl	8001878 <lcd_Clear>
  while (1)
  {

	  system_loop();
 800237a:	f000 ff43 	bl	8003204 <system_loop>
 800237e:	e7fc      	b.n	800237a <main+0x7a>
 8002380:	2000031c 	.word	0x2000031c

08002384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b094      	sub	sp, #80	@ 0x50
 8002388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800238a:	f107 0320 	add.w	r3, r7, #32
 800238e:	2230      	movs	r2, #48	@ 0x30
 8002390:	2100      	movs	r1, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f007 f80e 	bl	80093b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
 80023ac:	4b28      	ldr	r3, [pc, #160]	@ (8002450 <SystemClock_Config+0xcc>)
 80023ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b0:	4a27      	ldr	r2, [pc, #156]	@ (8002450 <SystemClock_Config+0xcc>)
 80023b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80023b8:	4b25      	ldr	r3, [pc, #148]	@ (8002450 <SystemClock_Config+0xcc>)
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023c4:	2300      	movs	r3, #0
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	4b22      	ldr	r3, [pc, #136]	@ (8002454 <SystemClock_Config+0xd0>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a21      	ldr	r2, [pc, #132]	@ (8002454 <SystemClock_Config+0xd0>)
 80023ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002454 <SystemClock_Config+0xd0>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023dc:	607b      	str	r3, [r7, #4]
 80023de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023e0:	2302      	movs	r3, #2
 80023e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023e4:	2301      	movs	r3, #1
 80023e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023e8:	2310      	movs	r3, #16
 80023ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ec:	2302      	movs	r3, #2
 80023ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023f0:	2300      	movs	r3, #0
 80023f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023f4:	2308      	movs	r3, #8
 80023f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023f8:	23a8      	movs	r3, #168	@ 0xa8
 80023fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023fc:	2302      	movs	r3, #2
 80023fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002400:	2304      	movs	r3, #4
 8002402:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002404:	f107 0320 	add.w	r3, r7, #32
 8002408:	4618      	mov	r0, r3
 800240a:	f003 fce9 	bl	8005de0 <HAL_RCC_OscConfig>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002414:	f000 f820 	bl	8002458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002418:	230f      	movs	r3, #15
 800241a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800241c:	2302      	movs	r3, #2
 800241e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002424:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002428:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800242a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800242e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002430:	f107 030c 	add.w	r3, r7, #12
 8002434:	2105      	movs	r1, #5
 8002436:	4618      	mov	r0, r3
 8002438:	f003 ff4a 	bl	80062d0 <HAL_RCC_ClockConfig>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002442:	f000 f809 	bl	8002458 <Error_Handler>
  }
}
 8002446:	bf00      	nop
 8002448:	3750      	adds	r7, #80	@ 0x50
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800
 8002454:	40007000 	.word	0x40007000

08002458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800245c:	b672      	cpsid	i
}
 800245e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <Error_Handler+0x8>

08002464 <init_box>:
	uint8_t x_month;
	uint8_t y_month;
	uint8_t x_year;
	uint8_t y_year;
} box;
void init_box() {
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
	// n ng h trn LCD - ch mu trng, nn trng (khng hin th)
	// ng h ch hin th trn LED 7-segment
	box.text_color = WHITE;
 8002468:	4b1b      	ldr	r3, [pc, #108]	@ (80024d8 <init_box+0x74>)
 800246a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800246e:	601a      	str	r2, [r3, #0]
	box.background_color = WHITE;
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <init_box+0x74>)
 8002472:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002476:	605a      	str	r2, [r3, #4]
	box.x_second = 150;
 8002478:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <init_box+0x74>)
 800247a:	2296      	movs	r2, #150	@ 0x96
 800247c:	721a      	strb	r2, [r3, #8]
	box.y_second = 6;
 800247e:	4b16      	ldr	r3, [pc, #88]	@ (80024d8 <init_box+0x74>)
 8002480:	2206      	movs	r2, #6
 8002482:	725a      	strb	r2, [r3, #9]
	box.x_minute = 110;
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <init_box+0x74>)
 8002486:	226e      	movs	r2, #110	@ 0x6e
 8002488:	729a      	strb	r2, [r3, #10]
	box.y_minute = 6;
 800248a:	4b13      	ldr	r3, [pc, #76]	@ (80024d8 <init_box+0x74>)
 800248c:	2206      	movs	r2, #6
 800248e:	72da      	strb	r2, [r3, #11]
	box.x_hour = 70;
 8002490:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <init_box+0x74>)
 8002492:	2246      	movs	r2, #70	@ 0x46
 8002494:	731a      	strb	r2, [r3, #12]
	box.y_hour = 6;
 8002496:	4b10      	ldr	r3, [pc, #64]	@ (80024d8 <init_box+0x74>)
 8002498:	2206      	movs	r2, #6
 800249a:	735a      	strb	r2, [r3, #13]
	box.x_day = 20;
 800249c:	4b0e      	ldr	r3, [pc, #56]	@ (80024d8 <init_box+0x74>)
 800249e:	2214      	movs	r2, #20
 80024a0:	739a      	strb	r2, [r3, #14]
	box.y_day = 60;
 80024a2:	4b0d      	ldr	r3, [pc, #52]	@ (80024d8 <init_box+0x74>)
 80024a4:	223c      	movs	r2, #60	@ 0x3c
 80024a6:	73da      	strb	r2, [r3, #15]
	box.x_date = 70;
 80024a8:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <init_box+0x74>)
 80024aa:	2246      	movs	r2, #70	@ 0x46
 80024ac:	741a      	strb	r2, [r3, #16]
	box.y_date = 60;
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <init_box+0x74>)
 80024b0:	223c      	movs	r2, #60	@ 0x3c
 80024b2:	745a      	strb	r2, [r3, #17]
	box.x_month = 110;
 80024b4:	4b08      	ldr	r3, [pc, #32]	@ (80024d8 <init_box+0x74>)
 80024b6:	226e      	movs	r2, #110	@ 0x6e
 80024b8:	749a      	strb	r2, [r3, #18]
	box.y_month = 60;
 80024ba:	4b07      	ldr	r3, [pc, #28]	@ (80024d8 <init_box+0x74>)
 80024bc:	223c      	movs	r2, #60	@ 0x3c
 80024be:	74da      	strb	r2, [r3, #19]
	box.x_year = 150;
 80024c0:	4b05      	ldr	r3, [pc, #20]	@ (80024d8 <init_box+0x74>)
 80024c2:	2296      	movs	r2, #150	@ 0x96
 80024c4:	751a      	strb	r2, [r3, #20]
	box.y_year = 60;
 80024c6:	4b04      	ldr	r3, [pc, #16]	@ (80024d8 <init_box+0x74>)
 80024c8:	223c      	movs	r2, #60	@ 0x3c
 80024ca:	755a      	strb	r2, [r3, #21]
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	20000208 	.word	0x20000208

080024dc <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 80024e0:	2205      	movs	r2, #5
 80024e2:	4903      	ldr	r1, [pc, #12]	@ (80024f0 <sensor_init+0x14>)
 80024e4:	4803      	ldr	r0, [pc, #12]	@ (80024f4 <sensor_init+0x18>)
 80024e6:	f001 fa23 	bl	8003930 <HAL_ADC_Start_DMA>
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000220 	.word	0x20000220
 80024f4:	2000007c 	.word	0x2000007c

080024f8 <sensor_Read>:

void sensor_Read(){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 80024fc:	2205      	movs	r2, #5
 80024fe:	4903      	ldr	r1, [pc, #12]	@ (800250c <sensor_Read+0x14>)
 8002500:	4803      	ldr	r0, [pc, #12]	@ (8002510 <sensor_Read+0x18>)
 8002502:	f001 fa15 	bl	8003930 <HAL_ADC_Start_DMA>
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000220 	.word	0x20000220
 8002510:	2000007c 	.word	0x2000007c

08002514 <sensor_GetLight>:

uint16_t sensor_GetLight(){
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
	return adc_receive[2];
 8002518:	4b03      	ldr	r3, [pc, #12]	@ (8002528 <sensor_GetLight+0x14>)
 800251a:	889b      	ldrh	r3, [r3, #4]
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	20000220 	.word	0x20000220

0800252c <sensor_GetPotentiometer>:

uint16_t sensor_GetPotentiometer(){
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002530:	4b03      	ldr	r3, [pc, #12]	@ (8002540 <sensor_GetPotentiometer+0x14>)
 8002532:	88db      	ldrh	r3, [r3, #6]
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000220 	.word	0x20000220
 8002544:	00000000 	.word	0x00000000

08002548 <sensor_GetVoltage>:

float sensor_GetVoltage(){
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 800254c:	4b1a      	ldr	r3, [pc, #104]	@ (80025b8 <sensor_GetVoltage+0x70>)
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	ee07 3a90 	vmov	s15, r3
 8002554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002558:	ee17 0a90 	vmov	r0, s15
 800255c:	f7fd fff4 	bl	8000548 <__aeabi_f2d>
 8002560:	a311      	add	r3, pc, #68	@ (adr r3, 80025a8 <sensor_GetVoltage+0x60>)
 8002562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002566:	f7fe f847 	bl	80005f8 <__aeabi_dmul>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	4610      	mov	r0, r2
 8002570:	4619      	mov	r1, r3
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <sensor_GetVoltage+0x74>)
 8002578:	f7fe f83e 	bl	80005f8 <__aeabi_dmul>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4610      	mov	r0, r2
 8002582:	4619      	mov	r1, r3
 8002584:	a30a      	add	r3, pc, #40	@ (adr r3, 80025b0 <sensor_GetVoltage+0x68>)
 8002586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258a:	f7fe f95f 	bl	800084c <__aeabi_ddiv>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4610      	mov	r0, r2
 8002594:	4619      	mov	r1, r3
 8002596:	f7fe fa61 	bl	8000a5c <__aeabi_d2f>
 800259a:	4603      	mov	r3, r0
 800259c:	ee07 3a90 	vmov	s15, r3
}
 80025a0:	eeb0 0a67 	vmov.f32	s0, s15
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	66666666 	.word	0x66666666
 80025ac:	400a6666 	.word	0x400a6666
 80025b0:	cccccccd 	.word	0xcccccccd
 80025b4:	40b908ac 	.word	0x40b908ac
 80025b8:	20000220 	.word	0x20000220
 80025bc:	40280000 	.word	0x40280000

080025c0 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 80025c4:	4b28      	ldr	r3, [pc, #160]	@ (8002668 <sensor_GetCurrent+0xa8>)
 80025c6:	885b      	ldrh	r3, [r3, #2]
 80025c8:	ee07 3a90 	vmov	s15, r3
 80025cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d0:	ee17 0a90 	vmov	r0, s15
 80025d4:	f7fd ffb8 	bl	8000548 <__aeabi_f2d>
 80025d8:	a31f      	add	r3, pc, #124	@ (adr r3, 8002658 <sensor_GetCurrent+0x98>)
 80025da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025de:	f7fe f80b 	bl	80005f8 <__aeabi_dmul>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	4b1f      	ldr	r3, [pc, #124]	@ (800266c <sensor_GetCurrent+0xac>)
 80025f0:	f7fe f802 	bl	80005f8 <__aeabi_dmul>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4610      	mov	r0, r2
 80025fa:	4619      	mov	r1, r3
 80025fc:	a318      	add	r3, pc, #96	@ (adr r3, 8002660 <sensor_GetCurrent+0xa0>)
 80025fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002602:	f7fe f923 	bl	800084c <__aeabi_ddiv>
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	4610      	mov	r0, r2
 800260c:	4619      	mov	r1, r3
 800260e:	f04f 0200 	mov.w	r2, #0
 8002612:	4b17      	ldr	r3, [pc, #92]	@ (8002670 <sensor_GetCurrent+0xb0>)
 8002614:	f7fd fe38 	bl	8000288 <__aeabi_dsub>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	4610      	mov	r0, r2
 800261e:	4619      	mov	r1, r3
 8002620:	f04f 0200 	mov.w	r2, #0
 8002624:	4b13      	ldr	r3, [pc, #76]	@ (8002674 <sensor_GetCurrent+0xb4>)
 8002626:	f7fd ffe7 	bl	80005f8 <__aeabi_dmul>
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	4610      	mov	r0, r2
 8002630:	4619      	mov	r1, r3
 8002632:	f04f 0200 	mov.w	r2, #0
 8002636:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <sensor_GetCurrent+0xb0>)
 8002638:	f7fe f908 	bl	800084c <__aeabi_ddiv>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4610      	mov	r0, r2
 8002642:	4619      	mov	r1, r3
 8002644:	f7fe fa0a 	bl	8000a5c <__aeabi_d2f>
 8002648:	4603      	mov	r3, r0
 800264a:	ee07 3a90 	vmov	s15, r3
}
 800264e:	eeb0 0a67 	vmov.f32	s0, s15
 8002652:	bd80      	pop	{r7, pc}
 8002654:	f3af 8000 	nop.w
 8002658:	66666666 	.word	0x66666666
 800265c:	400a6666 	.word	0x400a6666
 8002660:	147ae148 	.word	0x147ae148
 8002664:	40a4b2ee 	.word	0x40a4b2ee
 8002668:	20000220 	.word	0x20000220
 800266c:	408f4000 	.word	0x408f4000
 8002670:	40040000 	.word	0x40040000
 8002674:	40140000 	.word	0x40140000

08002678 <sensor_GetTemperature>:

float sensor_GetTemperature(){
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 800267c:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <sensor_GetTemperature+0x30>)
 800267e:	891b      	ldrh	r3, [r3, #8]
 8002680:	ee07 3a90 	vmov	s15, r3
 8002684:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002688:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80026ac <sensor_GetTemperature+0x34>
 800268c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002690:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80026b0 <sensor_GetTemperature+0x38>
 8002694:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002698:	eef0 7a66 	vmov.f32	s15, s13
}
 800269c:	eeb0 0a67 	vmov.f32	s0, s15
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	20000220 	.word	0x20000220
 80026ac:	43a50000 	.word	0x43a50000
 80026b0:	457ff000 	.word	0x457ff000

080026b4 <HAL_TIM_PeriodElapsedCallback>:
 * timer[3]: to lcd show sensor time
 * timer[4]: to notify Potentiometer
 * timer[6]: to update graph
 * */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	run_timer();
 80026bc:	f000 f836 	bl	800272c <run_timer>
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <set_timer>:
 * @brief:	turn timer on and set value
 * @para:	i: id of timer
 * 			time: unit is ms
 * @retval:	none
 * */
void set_timer(unsigned i, unsigned int time) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
	timer[i].count = time * FREQUENCY_OF_TIM / 1000.0;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026d8:	fb02 f303 	mul.w	r3, r2, r3
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fd ff11 	bl	8000504 <__aeabi_ui2d>
 80026e2:	f04f 0200 	mov.w	r2, #0
 80026e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002720 <set_timer+0x58>)
 80026e8:	f7fe f8b0 	bl	800084c <__aeabi_ddiv>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4610      	mov	r0, r2
 80026f2:	4619      	mov	r1, r3
 80026f4:	f7fe f992 	bl	8000a1c <__aeabi_d2uiz>
 80026f8:	4602      	mov	r2, r0
 80026fa:	490a      	ldr	r1, [pc, #40]	@ (8002724 <set_timer+0x5c>)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	00db      	lsls	r3, r3, #3
 8002700:	440b      	add	r3, r1
 8002702:	605a      	str	r2, [r3, #4]
	timer[i].state = 1;
 8002704:	4a07      	ldr	r2, [pc, #28]	@ (8002724 <set_timer+0x5c>)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2101      	movs	r1, #1
 800270a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	flag_timer[i] = 0; // Reset flag khi khi ng timer
 800270e:	4a06      	ldr	r2, [pc, #24]	@ (8002728 <set_timer+0x60>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2100      	movs	r1, #0
 8002714:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	408f4000 	.word	0x408f4000
 8002724:	20000240 	.word	0x20000240
 8002728:	2000022c 	.word	0x2000022c

0800272c <run_timer>:
/*
 * @brief:	run all timers that is on
 * @para:	none
 * @retval:	none
 * */
void run_timer(void) {
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
	for (unsigned i = 0; i < NUMBER_OF_TIMER; i++) {
 8002732:	2300      	movs	r3, #0
 8002734:	607b      	str	r3, [r7, #4]
 8002736:	e024      	b.n	8002782 <run_timer+0x56>
		if (timer[i].state) {
 8002738:	4a17      	ldr	r2, [pc, #92]	@ (8002798 <run_timer+0x6c>)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d01b      	beq.n	800277c <run_timer+0x50>
			timer[i].count--;
 8002744:	4a14      	ldr	r2, [pc, #80]	@ (8002798 <run_timer+0x6c>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	4413      	add	r3, r2
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	1e5a      	subs	r2, r3, #1
 8002750:	4911      	ldr	r1, [pc, #68]	@ (8002798 <run_timer+0x6c>)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	440b      	add	r3, r1
 8002758:	605a      	str	r2, [r3, #4]
			if (timer[i].count <= 0) {
 800275a:	4a0f      	ldr	r2, [pc, #60]	@ (8002798 <run_timer+0x6c>)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	4413      	add	r3, r2
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d109      	bne.n	800277c <run_timer+0x50>
				timer[i].state = 0;
 8002768:	4a0b      	ldr	r2, [pc, #44]	@ (8002798 <run_timer+0x6c>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2100      	movs	r1, #0
 800276e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
				flag_timer[i] = 1; // Set flag khi timer ht thi gian
 8002772:	4a0a      	ldr	r2, [pc, #40]	@ (800279c <run_timer+0x70>)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2101      	movs	r1, #1
 8002778:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (unsigned i = 0; i < NUMBER_OF_TIMER; i++) {
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3301      	adds	r3, #1
 8002780:	607b      	str	r3, [r7, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b09      	cmp	r3, #9
 8002786:	d9d7      	bls.n	8002738 <run_timer+0xc>
			}
		}
	}
}
 8002788:	bf00      	nop
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	20000240 	.word	0x20000240
 800279c:	2000022c 	.word	0x2000022c

080027a0 <is_timer_on>:

bool is_timer_on(unsigned i) {
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	return (timer[i].state == 1);
 80027a8:	4a07      	ldr	r2, [pc, #28]	@ (80027c8 <is_timer_on+0x28>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	bf0c      	ite	eq
 80027b4:	2301      	moveq	r3, #1
 80027b6:	2300      	movne	r3, #0
 80027b8:	b2db      	uxtb	r3, r3
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000240 	.word	0x20000240

080027cc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80027d0:	4b17      	ldr	r3, [pc, #92]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027d2:	4a18      	ldr	r2, [pc, #96]	@ (8002834 <MX_SPI1_Init+0x68>)
 80027d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027d6:	4b16      	ldr	r3, [pc, #88]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027de:	4b14      	ldr	r3, [pc, #80]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027e4:	4b12      	ldr	r3, [pc, #72]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027ea:	4b11      	ldr	r3, [pc, #68]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002830 <MX_SPI1_Init+0x64>)
 80027f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <MX_SPI1_Init+0x64>)
 8002800:	2200      	movs	r2, #0
 8002802:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002804:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <MX_SPI1_Init+0x64>)
 8002806:	2200      	movs	r2, #0
 8002808:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800280a:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <MX_SPI1_Init+0x64>)
 800280c:	2200      	movs	r2, #0
 800280e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002810:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <MX_SPI1_Init+0x64>)
 8002812:	2200      	movs	r2, #0
 8002814:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002816:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <MX_SPI1_Init+0x64>)
 8002818:	220a      	movs	r2, #10
 800281a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800281c:	4804      	ldr	r0, [pc, #16]	@ (8002830 <MX_SPI1_Init+0x64>)
 800281e:	f003 ff77 	bl	8006710 <HAL_SPI_Init>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002828:	f7ff fe16 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800282c:	bf00      	nop
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000290 	.word	0x20000290
 8002834:	40013000 	.word	0x40013000

08002838 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08a      	sub	sp, #40	@ 0x28
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002840:	f107 0314 	add.w	r3, r7, #20
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	605a      	str	r2, [r3, #4]
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	60da      	str	r2, [r3, #12]
 800284e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a19      	ldr	r2, [pc, #100]	@ (80028bc <HAL_SPI_MspInit+0x84>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d12b      	bne.n	80028b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	4b18      	ldr	r3, [pc, #96]	@ (80028c0 <HAL_SPI_MspInit+0x88>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	4a17      	ldr	r2, [pc, #92]	@ (80028c0 <HAL_SPI_MspInit+0x88>)
 8002864:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002868:	6453      	str	r3, [r2, #68]	@ 0x44
 800286a:	4b15      	ldr	r3, [pc, #84]	@ (80028c0 <HAL_SPI_MspInit+0x88>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <HAL_SPI_MspInit+0x88>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a10      	ldr	r2, [pc, #64]	@ (80028c0 <HAL_SPI_MspInit+0x88>)
 8002880:	f043 0302 	orr.w	r3, r3, #2
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b0e      	ldr	r3, [pc, #56]	@ (80028c0 <HAL_SPI_MspInit+0x88>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002892:	2338      	movs	r3, #56	@ 0x38
 8002894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002896:	2302      	movs	r3, #2
 8002898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289a:	2300      	movs	r3, #0
 800289c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289e:	2303      	movs	r3, #3
 80028a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028a2:	2305      	movs	r3, #5
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4619      	mov	r1, r3
 80028ac:	4805      	ldr	r0, [pc, #20]	@ (80028c4 <HAL_SPI_MspInit+0x8c>)
 80028ae:	f002 f921 	bl	8004af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80028b2:	bf00      	nop
 80028b4:	3728      	adds	r7, #40	@ 0x28
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40013000 	.word	0x40013000
 80028c0:	40023800 	.word	0x40023800
 80028c4:	40020400 	.word	0x40020400

080028c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	607b      	str	r3, [r7, #4]
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <HAL_MspInit+0x4c>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002914 <HAL_MspInit+0x4c>)
 80028d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028de:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <HAL_MspInit+0x4c>)
 80028e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028e6:	607b      	str	r3, [r7, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	603b      	str	r3, [r7, #0]
 80028ee:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <HAL_MspInit+0x4c>)
 80028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f2:	4a08      	ldr	r2, [pc, #32]	@ (8002914 <HAL_MspInit+0x4c>)
 80028f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028fa:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_MspInit+0x4c>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002902:	603b      	str	r3, [r7, #0]
 8002904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800

08002918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800291c:	bf00      	nop
 800291e:	e7fd      	b.n	800291c <NMI_Handler+0x4>

08002920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002924:	bf00      	nop
 8002926:	e7fd      	b.n	8002924 <HardFault_Handler+0x4>

08002928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800292c:	bf00      	nop
 800292e:	e7fd      	b.n	800292c <MemManage_Handler+0x4>

08002930 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <BusFault_Handler+0x4>

08002938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <UsageFault_Handler+0x4>

08002940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800296e:	f000 ff57 	bl	8003820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800297c:	4802      	ldr	r0, [pc, #8]	@ (8002988 <TIM2_IRQHandler+0x10>)
 800297e:	f004 fd59 	bl	8007434 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	2000031c 	.word	0x2000031c

0800298c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002990:	4802      	ldr	r0, [pc, #8]	@ (800299c <USART1_IRQHandler+0x10>)
 8002992:	f005 fcb9 	bl	8008308 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000414 	.word	0x20000414

080029a0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <DMA2_Stream0_IRQHandler+0x10>)
 80029a6:	f001 fe3b 	bl	8004620 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	200000c4 	.word	0x200000c4

080029b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029bc:	4a14      	ldr	r2, [pc, #80]	@ (8002a10 <_sbrk+0x5c>)
 80029be:	4b15      	ldr	r3, [pc, #84]	@ (8002a14 <_sbrk+0x60>)
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029c8:	4b13      	ldr	r3, [pc, #76]	@ (8002a18 <_sbrk+0x64>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d102      	bne.n	80029d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d0:	4b11      	ldr	r3, [pc, #68]	@ (8002a18 <_sbrk+0x64>)
 80029d2:	4a12      	ldr	r2, [pc, #72]	@ (8002a1c <_sbrk+0x68>)
 80029d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029d6:	4b10      	ldr	r3, [pc, #64]	@ (8002a18 <_sbrk+0x64>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4413      	add	r3, r2
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d207      	bcs.n	80029f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029e4:	f006 fcee 	bl	80093c4 <__errno>
 80029e8:	4603      	mov	r3, r0
 80029ea:	220c      	movs	r2, #12
 80029ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029ee:	f04f 33ff 	mov.w	r3, #4294967295
 80029f2:	e009      	b.n	8002a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029f4:	4b08      	ldr	r3, [pc, #32]	@ (8002a18 <_sbrk+0x64>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029fa:	4b07      	ldr	r3, [pc, #28]	@ (8002a18 <_sbrk+0x64>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4413      	add	r3, r2
 8002a02:	4a05      	ldr	r2, [pc, #20]	@ (8002a18 <_sbrk+0x64>)
 8002a04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a06:	68fb      	ldr	r3, [r7, #12]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20020000 	.word	0x20020000
 8002a14:	00000400 	.word	0x00000400
 8002a18:	200002e8 	.word	0x200002e8
 8002a1c:	200005a8 	.word	0x200005a8

08002a20 <sensor_diplay>:
/*
 * @brief:	update sensor value
 * @para:	none
 * @retval:	none
 * */
void sensor_diplay(){
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af04      	add	r7, sp, #16
	  if(flag_timer[0] == 1){
 8002a26:	4b55      	ldr	r3, [pc, #340]	@ (8002b7c <sensor_diplay+0x15c>)
 8002a28:	881b      	ldrh	r3, [r3, #0]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	f040 8095 	bne.w	8002b5a <sensor_diplay+0x13a>
		  flag_timer[0] = 0; // Reset flag sau khi x l
 8002a30:	4b52      	ldr	r3, [pc, #328]	@ (8002b7c <sensor_diplay+0x15c>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	801a      	strh	r2, [r3, #0]
		  set_timer(0, READ_BUTTON_TIME);
 8002a36:	210a      	movs	r1, #10
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f7ff fe45 	bl	80026c8 <set_timer>
		  ds3231_ReadTime();
 8002a3e:	f7fe fbed 	bl	800121c <ds3231_ReadTime>
		  LCD_show_time(); // Cp nht thi gian ngay sau khi c t DS3231
 8002a42:	f000 f8a9 	bl	8002b98 <LCD_show_time>
		  button_Scan();
 8002a46:	f7fe fb19 	bl	800107c <button_Scan>
		  sensor_Read();
 8002a4a:	f7ff fd55 	bl	80024f8 <sensor_Read>
		  //Check Potentiometer value and send notify
		  if(sensor_GetPotentiometer() >= 4095 * 0.7){
 8002a4e:	f7ff fd6d 	bl	800252c <sensor_GetPotentiometer>
 8002a52:	4603      	mov	r3, r0
 8002a54:	461a      	mov	r2, r3
 8002a56:	f640 3332 	movw	r3, #2866	@ 0xb32
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d937      	bls.n	8002ace <sensor_diplay+0xae>
			  uart_print = 1;
 8002a5e:	4b48      	ldr	r3, [pc, #288]	@ (8002b80 <sensor_diplay+0x160>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	601a      	str	r2, [r3, #0]
			  if(isnotify == 1){
 8002a64:	4b47      	ldr	r3, [pc, #284]	@ (8002b84 <sensor_diplay+0x164>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d11a      	bne.n	8002aa2 <sensor_diplay+0x82>
				  buzzer_SetVolume(volval);
 8002a6c:	4b46      	ldr	r3, [pc, #280]	@ (8002b88 <sensor_diplay+0x168>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fe fb78 	bl	8001168 <buzzer_SetVolume>
				  if(!is_timer_on(4)){
 8002a78:	2004      	movs	r0, #4
 8002a7a:	f7ff fe91 	bl	80027a0 <is_timer_on>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d12a      	bne.n	8002ada <sensor_diplay+0xba>
					  set_timer(4, ONE_SECOND);
 8002a84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002a88:	2004      	movs	r0, #4
 8002a8a:	f7ff fe1d 	bl	80026c8 <set_timer>
					  isnotify = 0;
 8002a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b84 <sensor_diplay+0x164>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
	  				  uart_Rs232SendString("Potentiometer > 70%\n");
 8002a94:	483d      	ldr	r0, [pc, #244]	@ (8002b8c <sensor_diplay+0x16c>)
 8002a96:	f000 fd03 	bl	80034a0 <uart_Rs232SendString>
	  				  uart_Rs232SendString("Please reduce Potentiometer\n\n");
 8002a9a:	483d      	ldr	r0, [pc, #244]	@ (8002b90 <sensor_diplay+0x170>)
 8002a9c:	f000 fd00 	bl	80034a0 <uart_Rs232SendString>
 8002aa0:	e01b      	b.n	8002ada <sensor_diplay+0xba>
				  }
			  }
			  else if(isnotify == 0){
 8002aa2:	4b38      	ldr	r3, [pc, #224]	@ (8002b84 <sensor_diplay+0x164>)
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d117      	bne.n	8002ada <sensor_diplay+0xba>
				  buzzer_SetVolume(0);
 8002aaa:	2000      	movs	r0, #0
 8002aac:	f7fe fb5c 	bl	8001168 <buzzer_SetVolume>
				  if(!is_timer_on(4)){
 8002ab0:	2004      	movs	r0, #4
 8002ab2:	f7ff fe75 	bl	80027a0 <is_timer_on>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10e      	bne.n	8002ada <sensor_diplay+0xba>
					  set_timer(4, ONE_SECOND);
 8002abc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002ac0:	2004      	movs	r0, #4
 8002ac2:	f7ff fe01 	bl	80026c8 <set_timer>
					  isnotify = 1;
 8002ac6:	4b2f      	ldr	r3, [pc, #188]	@ (8002b84 <sensor_diplay+0x164>)
 8002ac8:	2201      	movs	r2, #1
 8002aca:	701a      	strb	r2, [r3, #0]
 8002acc:	e005      	b.n	8002ada <sensor_diplay+0xba>
				  }
			  }
	  	  }
		  else{
			  uart_print = 0;
 8002ace:	4b2c      	ldr	r3, [pc, #176]	@ (8002b80 <sensor_diplay+0x160>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
			  buzzer_SetVolume(0);
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	f7fe fb47 	bl	8001168 <buzzer_SetVolume>
		  }

		  //change volume value
		  if(button_count[11] == 1){
 8002ada:	4b2e      	ldr	r3, [pc, #184]	@ (8002b94 <sensor_diplay+0x174>)
 8002adc:	8adb      	ldrh	r3, [r3, #22]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d11b      	bne.n	8002b1a <sensor_diplay+0xfa>
			  volval += 10;
 8002ae2:	4b29      	ldr	r3, [pc, #164]	@ (8002b88 <sensor_diplay+0x168>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	330a      	adds	r3, #10
 8002ae8:	4a27      	ldr	r2, [pc, #156]	@ (8002b88 <sensor_diplay+0x168>)
 8002aea:	6013      	str	r3, [r2, #0]
			  if(volval > 99){
 8002aec:	4b26      	ldr	r3, [pc, #152]	@ (8002b88 <sensor_diplay+0x168>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b63      	cmp	r3, #99	@ 0x63
 8002af2:	dd02      	ble.n	8002afa <sensor_diplay+0xda>
				  volval = 0;
 8002af4:	4b24      	ldr	r3, [pc, #144]	@ (8002b88 <sensor_diplay+0x168>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
			  }
			  lcd_ShowIntNum(10, 300, volval, 2, BLACK, WHITE, 16);
 8002afa:	4b23      	ldr	r3, [pc, #140]	@ (8002b88 <sensor_diplay+0x168>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	2310      	movs	r3, #16
 8002b02:	9302      	str	r3, [sp, #8]
 8002b04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b08:	9301      	str	r3, [sp, #4]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	2302      	movs	r3, #2
 8002b10:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002b14:	200a      	movs	r0, #10
 8002b16:	f7ff f8d5 	bl	8001cc4 <lcd_ShowIntNum>
		  }
		  if(button_count[15] == 1){
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b94 <sensor_diplay+0x174>)
 8002b1c:	8bdb      	ldrh	r3, [r3, #30]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d11b      	bne.n	8002b5a <sensor_diplay+0x13a>
			  volval -= 10;
 8002b22:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <sensor_diplay+0x168>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	3b0a      	subs	r3, #10
 8002b28:	4a17      	ldr	r2, [pc, #92]	@ (8002b88 <sensor_diplay+0x168>)
 8002b2a:	6013      	str	r3, [r2, #0]
			  if(volval < 0){
 8002b2c:	4b16      	ldr	r3, [pc, #88]	@ (8002b88 <sensor_diplay+0x168>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	da02      	bge.n	8002b3a <sensor_diplay+0x11a>
				  volval = 99;
 8002b34:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <sensor_diplay+0x168>)
 8002b36:	2263      	movs	r2, #99	@ 0x63
 8002b38:	601a      	str	r2, [r3, #0]
			  }
			  lcd_ShowIntNum(10, 300, volval, 2, BLACK, WHITE, 16);
 8002b3a:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <sensor_diplay+0x168>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	2310      	movs	r3, #16
 8002b42:	9302      	str	r3, [sp, #8]
 8002b44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b48:	9301      	str	r3, [sp, #4]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	2302      	movs	r3, #2
 8002b50:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002b54:	200a      	movs	r0, #10
 8002b56:	f7ff f8b5 	bl	8001cc4 <lcd_ShowIntNum>
		  }
	  }
	  //show sensor value to LCD
	  if(flag_timer[3] == 1){
 8002b5a:	4b08      	ldr	r3, [pc, #32]	@ (8002b7c <sensor_diplay+0x15c>)
 8002b5c:	88db      	ldrh	r3, [r3, #6]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d109      	bne.n	8002b76 <sensor_diplay+0x156>
		  flag_timer[3] = 0; // Reset flag sau khi x l
 8002b62:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <sensor_diplay+0x15c>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	80da      	strh	r2, [r3, #6]
		  set_timer(3, LCD_SENSOR_TIME);
 8002b68:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002b6c:	2003      	movs	r0, #3
 8002b6e:	f7ff fdab 	bl	80026c8 <set_timer>
		  LCD_show_sensor();
 8002b72:	f000 f8af 	bl	8002cd4 <LCD_show_sensor>
	  }
}
 8002b76:	bf00      	nop
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	2000022c 	.word	0x2000022c
 8002b80:	20000318 	.word	0x20000318
 8002b84:	20000315 	.word	0x20000315
 8002b88:	20000000 	.word	0x20000000
 8002b8c:	08009cc8 	.word	0x08009cc8
 8002b90:	08009ce0 	.word	0x08009ce0
 8002b94:	20000124 	.word	0x20000124

08002b98 <LCD_show_time>:
/*
 * @brief:	show time on LCD
 * @para:	none
 * @retval:	none
 * */
void LCD_show_time(){
 8002b98:	b5b0      	push	{r4, r5, r7, lr}
 8002b9a:	b0a2      	sub	sp, #136	@ 0x88
 8002b9c:	af04      	add	r7, sp, #16
	char time_str[30];
	char date_str[50];
	
	// Hin th thi gian: HH:MM:SS (font size ln hn, mu xanh dng)
	sprintf(time_str, "%02d:%02d:%02d", ds3231_hours, ds3231_min, ds3231_sec);
 8002b9e:	4b40      	ldr	r3, [pc, #256]	@ (8002ca0 <LCD_show_time+0x108>)
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4b3f      	ldr	r3, [pc, #252]	@ (8002ca4 <LCD_show_time+0x10c>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4b3f      	ldr	r3, [pc, #252]	@ (8002ca8 <LCD_show_time+0x110>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	493d      	ldr	r1, [pc, #244]	@ (8002cac <LCD_show_time+0x114>)
 8002bb8:	f006 fbda 	bl	8009370 <siprintf>
	lcd_ShowStr(10, 10, "Time:", BLACK, WHITE, 16, 0);
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	9302      	str	r3, [sp, #8]
 8002bc0:	2310      	movs	r3, #16
 8002bc2:	9301      	str	r3, [sp, #4]
 8002bc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	4a38      	ldr	r2, [pc, #224]	@ (8002cb0 <LCD_show_time+0x118>)
 8002bce:	210a      	movs	r1, #10
 8002bd0:	200a      	movs	r0, #10
 8002bd2:	f7ff faff 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowStr(70, 10, time_str, BLUE, WHITE, 24, 0);
 8002bd6:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8002bda:	2300      	movs	r3, #0
 8002bdc:	9302      	str	r3, [sp, #8]
 8002bde:	2318      	movs	r3, #24
 8002be0:	9301      	str	r3, [sp, #4]
 8002be2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	231f      	movs	r3, #31
 8002bea:	210a      	movs	r1, #10
 8002bec:	2046      	movs	r0, #70	@ 0x46
 8002bee:	f7ff faf1 	bl	80021d4 <lcd_ShowStr>
	
	// Hin th ngy thng nm + th cng dng: T4, 19/11/2024
	char* day_name[] = {"", "CN", "T2", "T3", "T4", "T5", "T6", "T7"};
 8002bf2:	4b30      	ldr	r3, [pc, #192]	@ (8002cb4 <LCD_show_time+0x11c>)
 8002bf4:	1d3c      	adds	r4, r7, #4
 8002bf6:	461d      	mov	r5, r3
 8002bf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bfc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002c00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(ds3231_day >= 1 && ds3231_day <= 7){
 8002c04:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb8 <LCD_show_time+0x120>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d01b      	beq.n	8002c44 <LCD_show_time+0xac>
 8002c0c:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb8 <LCD_show_time+0x120>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	2b07      	cmp	r3, #7
 8002c12:	d817      	bhi.n	8002c44 <LCD_show_time+0xac>
		sprintf(date_str, "%s, %02d/%02d/20%02d", day_name[ds3231_day], ds3231_date, ds3231_month, ds3231_year);
 8002c14:	4b28      	ldr	r3, [pc, #160]	@ (8002cb8 <LCD_show_time+0x120>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	3378      	adds	r3, #120	@ 0x78
 8002c1c:	443b      	add	r3, r7
 8002c1e:	f853 2c74 	ldr.w	r2, [r3, #-116]
 8002c22:	4b26      	ldr	r3, [pc, #152]	@ (8002cbc <LCD_show_time+0x124>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	461c      	mov	r4, r3
 8002c28:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <LCD_show_time+0x128>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <LCD_show_time+0x12c>)
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002c36:	9301      	str	r3, [sp, #4]
 8002c38:	9100      	str	r1, [sp, #0]
 8002c3a:	4623      	mov	r3, r4
 8002c3c:	4922      	ldr	r1, [pc, #136]	@ (8002cc8 <LCD_show_time+0x130>)
 8002c3e:	f006 fb97 	bl	8009370 <siprintf>
 8002c42:	e00e      	b.n	8002c62 <LCD_show_time+0xca>
	} else {
		sprintf(date_str, "%02d/%02d/20%02d", ds3231_date, ds3231_month, ds3231_year);
 8002c44:	4b1d      	ldr	r3, [pc, #116]	@ (8002cbc <LCD_show_time+0x124>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc0 <LCD_show_time+0x128>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc4 <LCD_show_time+0x12c>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	491b      	ldr	r1, [pc, #108]	@ (8002ccc <LCD_show_time+0x134>)
 8002c5e:	f006 fb87 	bl	8009370 <siprintf>
	}
	lcd_ShowStr(10, 40, "Date:", BLACK, WHITE, 16, 0);
 8002c62:	2300      	movs	r3, #0
 8002c64:	9302      	str	r3, [sp, #8]
 8002c66:	2310      	movs	r3, #16
 8002c68:	9301      	str	r3, [sp, #4]
 8002c6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	2300      	movs	r3, #0
 8002c72:	4a17      	ldr	r2, [pc, #92]	@ (8002cd0 <LCD_show_time+0x138>)
 8002c74:	2128      	movs	r1, #40	@ 0x28
 8002c76:	200a      	movs	r0, #10
 8002c78:	f7ff faac 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowStr(70, 40, date_str, BLUE, WHITE, 16, 0);
 8002c7c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002c80:	2300      	movs	r3, #0
 8002c82:	9302      	str	r3, [sp, #8]
 8002c84:	2310      	movs	r3, #16
 8002c86:	9301      	str	r3, [sp, #4]
 8002c88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	231f      	movs	r3, #31
 8002c90:	2128      	movs	r1, #40	@ 0x28
 8002c92:	2046      	movs	r0, #70	@ 0x46
 8002c94:	f7ff fa9e 	bl	80021d4 <lcd_ShowStr>
}
 8002c98:	bf00      	nop
 8002c9a:	3778      	adds	r7, #120	@ 0x78
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca0:	2000014f 	.word	0x2000014f
 8002ca4:	20000150 	.word	0x20000150
 8002ca8:	20000151 	.word	0x20000151
 8002cac:	08009d00 	.word	0x08009d00
 8002cb0:	08009d10 	.word	0x08009d10
 8002cb4:	08009d6c 	.word	0x08009d6c
 8002cb8:	20000153 	.word	0x20000153
 8002cbc:	20000152 	.word	0x20000152
 8002cc0:	20000154 	.word	0x20000154
 8002cc4:	20000155 	.word	0x20000155
 8002cc8:	08009d18 	.word	0x08009d18
 8002ccc:	08009d30 	.word	0x08009d30
 8002cd0:	08009d44 	.word	0x08009d44

08002cd4 <LCD_show_sensor>:
/*
 * @brief:	show sensor value to screen
 * @para:	none
 * @retval:	none
 * */
void LCD_show_sensor(){
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	ed2d 8b02 	vpush	{d8}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af04      	add	r7, sp, #16
	lcd_ShowStr(10, 100, "Voltage(V):", BLACK, WHITE, 16, 0);
 8002cde:	2300      	movs	r3, #0
 8002ce0:	9302      	str	r3, [sp, #8]
 8002ce2:	2310      	movs	r3, #16
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	2300      	movs	r3, #0
 8002cee:	4a77      	ldr	r2, [pc, #476]	@ (8002ecc <LCD_show_sensor+0x1f8>)
 8002cf0:	2164      	movs	r1, #100	@ 0x64
 8002cf2:	200a      	movs	r0, #10
 8002cf4:	f7ff fa6e 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowFloatNum(130, 100, sensor_GetVoltage(), 4, BLACK, WHITE, 16);
 8002cf8:	f7ff fc26 	bl	8002548 <sensor_GetVoltage>
 8002cfc:	eef0 7a40 	vmov.f32	s15, s0
 8002d00:	2310      	movs	r3, #16
 8002d02:	9301      	str	r3, [sp, #4]
 8002d04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2204      	movs	r2, #4
 8002d0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d12:	2164      	movs	r1, #100	@ 0x64
 8002d14:	2082      	movs	r0, #130	@ 0x82
 8002d16:	f7ff f853 	bl	8001dc0 <lcd_ShowFloatNum>

	lcd_ShowStr(10, 120, "Current(mA):", BLACK, WHITE, 16, 0);
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	9302      	str	r3, [sp, #8]
 8002d1e:	2310      	movs	r3, #16
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	4a69      	ldr	r2, [pc, #420]	@ (8002ed0 <LCD_show_sensor+0x1fc>)
 8002d2c:	2178      	movs	r1, #120	@ 0x78
 8002d2e:	200a      	movs	r0, #10
 8002d30:	f7ff fa50 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowFloatNum(130, 120, sensor_GetCurrent(), 4, BLACK, WHITE, 16);
 8002d34:	f7ff fc44 	bl	80025c0 <sensor_GetCurrent>
 8002d38:	eef0 7a40 	vmov.f32	s15, s0
 8002d3c:	2310      	movs	r3, #16
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	2300      	movs	r3, #0
 8002d48:	2204      	movs	r2, #4
 8002d4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d4e:	2178      	movs	r1, #120	@ 0x78
 8002d50:	2082      	movs	r0, #130	@ 0x82
 8002d52:	f7ff f835 	bl	8001dc0 <lcd_ShowFloatNum>

	lcd_ShowStr(10, 140, "Power(mW):", BLACK, WHITE, 16, 0);
 8002d56:	2300      	movs	r3, #0
 8002d58:	9302      	str	r3, [sp, #8]
 8002d5a:	2310      	movs	r3, #16
 8002d5c:	9301      	str	r3, [sp, #4]
 8002d5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	2300      	movs	r3, #0
 8002d66:	4a5b      	ldr	r2, [pc, #364]	@ (8002ed4 <LCD_show_sensor+0x200>)
 8002d68:	218c      	movs	r1, #140	@ 0x8c
 8002d6a:	200a      	movs	r0, #10
 8002d6c:	f7ff fa32 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowFloatNum(130, 140, sensor_GetCurrent() * sensor_GetVoltage(), 5, BLACK, WHITE, 16);
 8002d70:	f7ff fc26 	bl	80025c0 <sensor_GetCurrent>
 8002d74:	eeb0 8a40 	vmov.f32	s16, s0
 8002d78:	f7ff fbe6 	bl	8002548 <sensor_GetVoltage>
 8002d7c:	eef0 7a40 	vmov.f32	s15, s0
 8002d80:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002d84:	2310      	movs	r3, #16
 8002d86:	9301      	str	r3, [sp, #4]
 8002d88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	2205      	movs	r2, #5
 8002d92:	eeb0 0a67 	vmov.f32	s0, s15
 8002d96:	218c      	movs	r1, #140	@ 0x8c
 8002d98:	2082      	movs	r0, #130	@ 0x82
 8002d9a:	f7ff f811 	bl	8001dc0 <lcd_ShowFloatNum>

	lcd_ShowStr(10, 160, "Light:", BLACK, WHITE, 16, 0);
 8002d9e:	2300      	movs	r3, #0
 8002da0:	9302      	str	r3, [sp, #8]
 8002da2:	2310      	movs	r3, #16
 8002da4:	9301      	str	r3, [sp, #4]
 8002da6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	2300      	movs	r3, #0
 8002dae:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed8 <LCD_show_sensor+0x204>)
 8002db0:	21a0      	movs	r1, #160	@ 0xa0
 8002db2:	200a      	movs	r0, #10
 8002db4:	f7ff fa0e 	bl	80021d4 <lcd_ShowStr>
	if(sensor_GetLight() <= 4095*0.75){
 8002db8:	f7ff fbac 	bl	8002514 <sensor_GetLight>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002dc2:	d20d      	bcs.n	8002de0 <LCD_show_sensor+0x10c>
			lcd_ShowStr(60, 160, "(Strong)", BLACK, WHITE, 16, 0);
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	9302      	str	r3, [sp, #8]
 8002dc8:	2310      	movs	r3, #16
 8002dca:	9301      	str	r3, [sp, #4]
 8002dcc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dd0:	9300      	str	r3, [sp, #0]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	4a41      	ldr	r2, [pc, #260]	@ (8002edc <LCD_show_sensor+0x208>)
 8002dd6:	21a0      	movs	r1, #160	@ 0xa0
 8002dd8:	203c      	movs	r0, #60	@ 0x3c
 8002dda:	f7ff f9fb 	bl	80021d4 <lcd_ShowStr>
 8002dde:	e00c      	b.n	8002dfa <LCD_show_sensor+0x126>
		}
		else{
			lcd_ShowStr(60, 160, "(Weak)  ", BLACK, WHITE, 16, 0);
 8002de0:	2300      	movs	r3, #0
 8002de2:	9302      	str	r3, [sp, #8]
 8002de4:	2310      	movs	r3, #16
 8002de6:	9301      	str	r3, [sp, #4]
 8002de8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	2300      	movs	r3, #0
 8002df0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ee0 <LCD_show_sensor+0x20c>)
 8002df2:	21a0      	movs	r1, #160	@ 0xa0
 8002df4:	203c      	movs	r0, #60	@ 0x3c
 8002df6:	f7ff f9ed 	bl	80021d4 <lcd_ShowStr>
		}
	lcd_ShowIntNum(130, 160, sensor_GetLight(), 4, BLACK, WHITE, 16);
 8002dfa:	f7ff fb8b 	bl	8002514 <sensor_GetLight>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	461a      	mov	r2, r3
 8002e02:	2310      	movs	r3, #16
 8002e04:	9302      	str	r3, [sp, #8]
 8002e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e0a:	9301      	str	r3, [sp, #4]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	2304      	movs	r3, #4
 8002e12:	21a0      	movs	r1, #160	@ 0xa0
 8002e14:	2082      	movs	r0, #130	@ 0x82
 8002e16:	f7fe ff55 	bl	8001cc4 <lcd_ShowIntNum>


	lcd_ShowStr(10, 180, "Poten(Ohm):", BLACK, WHITE, 16, 0);
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	9302      	str	r3, [sp, #8]
 8002e1e:	2310      	movs	r3, #16
 8002e20:	9301      	str	r3, [sp, #4]
 8002e22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	2300      	movs	r3, #0
 8002e2a:	4a2e      	ldr	r2, [pc, #184]	@ (8002ee4 <LCD_show_sensor+0x210>)
 8002e2c:	21b4      	movs	r1, #180	@ 0xb4
 8002e2e:	200a      	movs	r0, #10
 8002e30:	f7ff f9d0 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowIntNum(130, 180, sensor_GetPotentiometer()*100/4095, 2, BLACK, WHITE, 16);
 8002e34:	f7ff fb7a 	bl	800252c <sensor_GetPotentiometer>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	2364      	movs	r3, #100	@ 0x64
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	4a29      	ldr	r2, [pc, #164]	@ (8002ee8 <LCD_show_sensor+0x214>)
 8002e44:	fb82 1203 	smull	r1, r2, r2, r3
 8002e48:	441a      	add	r2, r3
 8002e4a:	12d2      	asrs	r2, r2, #11
 8002e4c:	17db      	asrs	r3, r3, #31
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	2310      	movs	r3, #16
 8002e54:	9302      	str	r3, [sp, #8]
 8002e56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e5a:	9301      	str	r3, [sp, #4]
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	2302      	movs	r3, #2
 8002e62:	21b4      	movs	r1, #180	@ 0xb4
 8002e64:	2082      	movs	r0, #130	@ 0x82
 8002e66:	f7fe ff2d 	bl	8001cc4 <lcd_ShowIntNum>
	lcd_ShowStr(180, 180, "%", BLACK, WHITE, 16, 0);
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9302      	str	r3, [sp, #8]
 8002e6e:	2310      	movs	r3, #16
 8002e70:	9301      	str	r3, [sp, #4]
 8002e72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e76:	9300      	str	r3, [sp, #0]
 8002e78:	2300      	movs	r3, #0
 8002e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8002eec <LCD_show_sensor+0x218>)
 8002e7c:	21b4      	movs	r1, #180	@ 0xb4
 8002e7e:	20b4      	movs	r0, #180	@ 0xb4
 8002e80:	f7ff f9a8 	bl	80021d4 <lcd_ShowStr>

	lcd_ShowStr (10, 200, "Temp(C):", BLACK, WHITE, 16, 0);
 8002e84:	2300      	movs	r3, #0
 8002e86:	9302      	str	r3, [sp, #8]
 8002e88:	2310      	movs	r3, #16
 8002e8a:	9301      	str	r3, [sp, #4]
 8002e8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	2300      	movs	r3, #0
 8002e94:	4a16      	ldr	r2, [pc, #88]	@ (8002ef0 <LCD_show_sensor+0x21c>)
 8002e96:	21c8      	movs	r1, #200	@ 0xc8
 8002e98:	200a      	movs	r0, #10
 8002e9a:	f7ff f99b 	bl	80021d4 <lcd_ShowStr>
	lcd_ShowFloatNum (130, 200, sensor_GetTemperature(), 4, BLACK, WHITE, 16);
 8002e9e:	f7ff fbeb 	bl	8002678 <sensor_GetTemperature>
 8002ea2:	eef0 7a40 	vmov.f32	s15, s0
 8002ea6:	2310      	movs	r3, #16
 8002ea8:	9301      	str	r3, [sp, #4]
 8002eaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	eeb0 0a67 	vmov.f32	s0, s15
 8002eb8:	21c8      	movs	r1, #200	@ 0xc8
 8002eba:	2082      	movs	r0, #130	@ 0x82
 8002ebc:	f7fe ff80 	bl	8001dc0 <lcd_ShowFloatNum>
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	ecbd 8b02 	vpop	{d8}
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	08009d8c 	.word	0x08009d8c
 8002ed0:	08009d98 	.word	0x08009d98
 8002ed4:	08009da8 	.word	0x08009da8
 8002ed8:	08009db4 	.word	0x08009db4
 8002edc:	08009dbc 	.word	0x08009dbc
 8002ee0:	08009dc8 	.word	0x08009dc8
 8002ee4:	08009dd4 	.word	0x08009dd4
 8002ee8:	80080081 	.word	0x80080081
 8002eec:	08009de0 	.word	0x08009de0
 8002ef0:	08009de4 	.word	0x08009de4

08002ef4 <uart_test>:


void uart_test(){
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	ed2d 8b02 	vpush	{d8}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
	if(!is_timer_on(5)){
 8002efe:	2005      	movs	r0, #5
 8002f00:	f7ff fc4e 	bl	80027a0 <is_timer_on>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d17d      	bne.n	8003006 <uart_test+0x112>
			  set_timer(5, ONE_SECOND*5);
 8002f0a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002f0e:	2005      	movs	r0, #5
 8002f10:	f7ff fbda 	bl	80026c8 <set_timer>
			  
			  uart_Rs232SendString("========== SENSOR DATA ==========\r\n");
 8002f14:	483f      	ldr	r0, [pc, #252]	@ (8003014 <uart_test+0x120>)
 8002f16:	f000 fac3 	bl	80034a0 <uart_Rs232SendString>
			  
			  uart_Rs232SendString("Voltage: ");
 8002f1a:	483f      	ldr	r0, [pc, #252]	@ (8003018 <uart_test+0x124>)
 8002f1c:	f000 fac0 	bl	80034a0 <uart_Rs232SendString>
			  int t = sensor_GetVoltage();
 8002f20:	f7ff fb12 	bl	8002548 <sensor_GetVoltage>
 8002f24:	eef0 7a40 	vmov.f32	s15, s0
 8002f28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f2c:	ee17 3a90 	vmov	r3, s15
 8002f30:	607b      	str	r3, [r7, #4]
			  uart_Rs232SendNum(t);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 faca 	bl	80034cc <uart_Rs232SendNum>
			  uart_Rs232SendString(" V\r\n");
 8002f38:	4838      	ldr	r0, [pc, #224]	@ (800301c <uart_test+0x128>)
 8002f3a:	f000 fab1 	bl	80034a0 <uart_Rs232SendString>

			  uart_Rs232SendString("Current: ");
 8002f3e:	4838      	ldr	r0, [pc, #224]	@ (8003020 <uart_test+0x12c>)
 8002f40:	f000 faae 	bl	80034a0 <uart_Rs232SendString>
			  t = sensor_GetCurrent();
 8002f44:	f7ff fb3c 	bl	80025c0 <sensor_GetCurrent>
 8002f48:	eef0 7a40 	vmov.f32	s15, s0
 8002f4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f50:	ee17 3a90 	vmov	r3, s15
 8002f54:	607b      	str	r3, [r7, #4]
			  uart_Rs232SendNum(t);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 fab8 	bl	80034cc <uart_Rs232SendNum>
			  uart_Rs232SendString(" mA\r\n");
 8002f5c:	4831      	ldr	r0, [pc, #196]	@ (8003024 <uart_test+0x130>)
 8002f5e:	f000 fa9f 	bl	80034a0 <uart_Rs232SendString>

			  uart_Rs232SendString("Power: ");
 8002f62:	4831      	ldr	r0, [pc, #196]	@ (8003028 <uart_test+0x134>)
 8002f64:	f000 fa9c 	bl	80034a0 <uart_Rs232SendString>
			  t = sensor_GetCurrent() * sensor_GetVoltage();
 8002f68:	f7ff fb2a 	bl	80025c0 <sensor_GetCurrent>
 8002f6c:	eeb0 8a40 	vmov.f32	s16, s0
 8002f70:	f7ff faea 	bl	8002548 <sensor_GetVoltage>
 8002f74:	eef0 7a40 	vmov.f32	s15, s0
 8002f78:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002f7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f80:	ee17 3a90 	vmov	r3, s15
 8002f84:	607b      	str	r3, [r7, #4]
			  uart_Rs232SendNum(t);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 faa0 	bl	80034cc <uart_Rs232SendNum>
			  uart_Rs232SendString(" mW\r\n");
 8002f8c:	4827      	ldr	r0, [pc, #156]	@ (800302c <uart_test+0x138>)
 8002f8e:	f000 fa87 	bl	80034a0 <uart_Rs232SendString>

			  uart_Rs232SendString("Light: ");
 8002f92:	4827      	ldr	r0, [pc, #156]	@ (8003030 <uart_test+0x13c>)
 8002f94:	f000 fa84 	bl	80034a0 <uart_Rs232SendString>
			  t = sensor_GetLight();
 8002f98:	f7ff fabc 	bl	8002514 <sensor_GetLight>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	607b      	str	r3, [r7, #4]
			  uart_Rs232SendNum(t);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fa93 	bl	80034cc <uart_Rs232SendNum>
			  uart_Rs232SendString("\r\n");
 8002fa6:	4823      	ldr	r0, [pc, #140]	@ (8003034 <uart_test+0x140>)
 8002fa8:	f000 fa7a 	bl	80034a0 <uart_Rs232SendString>

			  uart_Rs232SendString("Potentiometer: ");
 8002fac:	4822      	ldr	r0, [pc, #136]	@ (8003038 <uart_test+0x144>)
 8002fae:	f000 fa77 	bl	80034a0 <uart_Rs232SendString>
			  t = sensor_GetPotentiometer()*100/4095;
 8002fb2:	f7ff fabb 	bl	800252c <sensor_GetPotentiometer>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	461a      	mov	r2, r3
 8002fba:	2364      	movs	r3, #100	@ 0x64
 8002fbc:	fb02 f303 	mul.w	r3, r2, r3
 8002fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800303c <uart_test+0x148>)
 8002fc2:	fb82 1203 	smull	r1, r2, r2, r3
 8002fc6:	441a      	add	r2, r3
 8002fc8:	12d2      	asrs	r2, r2, #11
 8002fca:	17db      	asrs	r3, r3, #31
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	607b      	str	r3, [r7, #4]
			  uart_Rs232SendNum(t);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 fa7b 	bl	80034cc <uart_Rs232SendNum>
			  uart_Rs232SendString(" %\r\n");
 8002fd6:	481a      	ldr	r0, [pc, #104]	@ (8003040 <uart_test+0x14c>)
 8002fd8:	f000 fa62 	bl	80034a0 <uart_Rs232SendString>

			  uart_Rs232SendString("Temperature: ");
 8002fdc:	4819      	ldr	r0, [pc, #100]	@ (8003044 <uart_test+0x150>)
 8002fde:	f000 fa5f 	bl	80034a0 <uart_Rs232SendString>
			  t = sensor_GetTemperature();
 8002fe2:	f7ff fb49 	bl	8002678 <sensor_GetTemperature>
 8002fe6:	eef0 7a40 	vmov.f32	s15, s0
 8002fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fee:	ee17 3a90 	vmov	r3, s15
 8002ff2:	607b      	str	r3, [r7, #4]
			  uart_Rs232SendNum(t);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fa69 	bl	80034cc <uart_Rs232SendNum>
			  uart_Rs232SendString(" C\r\n");
 8002ffa:	4813      	ldr	r0, [pc, #76]	@ (8003048 <uart_test+0x154>)
 8002ffc:	f000 fa50 	bl	80034a0 <uart_Rs232SendString>
			  
			  uart_Rs232SendString("=================================\r\n\r\n");
 8003000:	4812      	ldr	r0, [pc, #72]	@ (800304c <uart_test+0x158>)
 8003002:	f000 fa4d 	bl	80034a0 <uart_Rs232SendString>
		  }
}
 8003006:	bf00      	nop
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	ecbd 8b02 	vpop	{d8}
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	08009df0 	.word	0x08009df0
 8003018:	08009e14 	.word	0x08009e14
 800301c:	08009e20 	.word	0x08009e20
 8003020:	08009e28 	.word	0x08009e28
 8003024:	08009e34 	.word	0x08009e34
 8003028:	08009e3c 	.word	0x08009e3c
 800302c:	08009e44 	.word	0x08009e44
 8003030:	08009e4c 	.word	0x08009e4c
 8003034:	08009e54 	.word	0x08009e54
 8003038:	08009e58 	.word	0x08009e58
 800303c:	80080081 	.word	0x80080081
 8003040:	08009e68 	.word	0x08009e68
 8003044:	08009e70 	.word	0x08009e70
 8003048:	08009e80 	.word	0x08009e80
 800304c:	08009e88 	.word	0x08009e88

08003050 <drawGraph>:


void drawGraph() {
 8003050:	b590      	push	{r4, r7, lr}
 8003052:	b08b      	sub	sp, #44	@ 0x2c
 8003054:	af04      	add	r7, sp, #16
    // Xa vng biu 
    lcd_Fill(GRAPH_X_START, GRAPH_Y_START, GRAPH_X_START + GRAPH_WIDTH, GRAPH_Y_START + GRAPH_HEIGHT, BACKGROUND_COLOR);
 8003056:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8003060:	22dc      	movs	r2, #220	@ 0xdc
 8003062:	21f0      	movs	r1, #240	@ 0xf0
 8003064:	2014      	movs	r0, #20
 8003066:	f7fe fc39 	bl	80018dc <lcd_Fill>

    // V khung biu 
    lcd_DrawRectangle(GRAPH_X_START, GRAPH_Y_START, GRAPH_X_START + GRAPH_WIDTH, GRAPH_Y_START + GRAPH_HEIGHT, LINE_COLOR);
 800306a:	231f      	movs	r3, #31
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8003072:	22dc      	movs	r2, #220	@ 0xdc
 8003074:	21f0      	movs	r1, #240	@ 0xf0
 8003076:	2014      	movs	r0, #20
 8003078:	f7fe fd01 	bl	8001a7e <lcd_DrawRectangle>

    // V cc im trn biu 
    for (uint8_t i = 0; i < numPoints - 1; i++) {
 800307c:	2300      	movs	r3, #0
 800307e:	75fb      	strb	r3, [r7, #23]
 8003080:	e04b      	b.n	800311a <drawGraph+0xca>
        uint16_t x1 = GRAPH_X_START + (i * GRAPH_WIDTH) / MAX_POINTS;
 8003082:	7dfb      	ldrb	r3, [r7, #23]
 8003084:	b29b      	uxth	r3, r3
 8003086:	461a      	mov	r2, r3
 8003088:	0092      	lsls	r2, r2, #2
 800308a:	4413      	add	r3, r2
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	b29b      	uxth	r3, r3
 8003090:	3314      	adds	r3, #20
 8003092:	82bb      	strh	r3, [r7, #20]
        uint16_t y1 = GRAPH_Y_START + GRAPH_HEIGHT - (currentValues[i] * GRAPH_HEIGHT) / (4096 * 20) ; // Chun ha gi tr
 8003094:	7dfb      	ldrb	r3, [r7, #23]
 8003096:	4a34      	ldr	r2, [pc, #208]	@ (8003168 <drawGraph+0x118>)
 8003098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800309c:	461a      	mov	r2, r3
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4a31      	ldr	r2, [pc, #196]	@ (800316c <drawGraph+0x11c>)
 80030a8:	fb82 1203 	smull	r1, r2, r2, r3
 80030ac:	13d2      	asrs	r2, r2, #15
 80030ae:	17db      	asrs	r3, r3, #31
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80030b8:	827b      	strh	r3, [r7, #18]
        uint16_t x2 = GRAPH_X_START + ((i + 1) * GRAPH_WIDTH) / MAX_POINTS;
 80030ba:	7dfb      	ldrb	r3, [r7, #23]
 80030bc:	3301      	adds	r3, #1
 80030be:	b29b      	uxth	r3, r3
 80030c0:	461a      	mov	r2, r3
 80030c2:	0092      	lsls	r2, r2, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3314      	adds	r3, #20
 80030cc:	823b      	strh	r3, [r7, #16]
        uint16_t y2 = GRAPH_Y_START + GRAPH_HEIGHT - (currentValues[i + 1] * GRAPH_HEIGHT) / (4096 * 20);
 80030ce:	7dfb      	ldrb	r3, [r7, #23]
 80030d0:	3301      	adds	r3, #1
 80030d2:	4a25      	ldr	r2, [pc, #148]	@ (8003168 <drawGraph+0x118>)
 80030d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030d8:	461a      	mov	r2, r3
 80030da:	4613      	mov	r3, r2
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	1a9b      	subs	r3, r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4a22      	ldr	r2, [pc, #136]	@ (800316c <drawGraph+0x11c>)
 80030e4:	fb82 1203 	smull	r1, r2, r2, r3
 80030e8:	13d2      	asrs	r2, r2, #15
 80030ea:	17db      	asrs	r3, r3, #31
 80030ec:	1a9b      	subs	r3, r3, r2
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80030f4:	81fb      	strh	r3, [r7, #14]

        lcd_DrawLine(x1, y1, x2, y2, LINE_COLOR); // V ng ni gia 2 im
 80030f6:	89fb      	ldrh	r3, [r7, #14]
 80030f8:	8a3a      	ldrh	r2, [r7, #16]
 80030fa:	8a79      	ldrh	r1, [r7, #18]
 80030fc:	8ab8      	ldrh	r0, [r7, #20]
 80030fe:	241f      	movs	r4, #31
 8003100:	9400      	str	r4, [sp, #0]
 8003102:	f7fe fc38 	bl	8001976 <lcd_DrawLine>
        lcd_DrawPoint(x1, y1, POINT_COLOR);      // Hin th im
 8003106:	8a79      	ldrh	r1, [r7, #18]
 8003108:	8abb      	ldrh	r3, [r7, #20]
 800310a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800310e:	4618      	mov	r0, r3
 8003110:	f7fe fc1a 	bl	8001948 <lcd_DrawPoint>
    for (uint8_t i = 0; i < numPoints - 1; i++) {
 8003114:	7dfb      	ldrb	r3, [r7, #23]
 8003116:	3301      	adds	r3, #1
 8003118:	75fb      	strb	r3, [r7, #23]
 800311a:	7dfa      	ldrb	r2, [r7, #23]
 800311c:	4b14      	ldr	r3, [pc, #80]	@ (8003170 <drawGraph+0x120>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	3b01      	subs	r3, #1
 8003122:	429a      	cmp	r2, r3
 8003124:	dbad      	blt.n	8003082 <drawGraph+0x32>
    }

    // Hin th gi tr ti im cui cng
    if (numPoints > 0) {
 8003126:	4b12      	ldr	r3, [pc, #72]	@ (8003170 <drawGraph+0x120>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d018      	beq.n	8003160 <drawGraph+0x110>
        char str[10];
        sprintf(str, "%d mA", currentValues[numPoints - 1]); // Gi tr cui cng
 800312e:	4b10      	ldr	r3, [pc, #64]	@ (8003170 <drawGraph+0x120>)
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	3b01      	subs	r3, #1
 8003134:	4a0c      	ldr	r2, [pc, #48]	@ (8003168 <drawGraph+0x118>)
 8003136:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800313a:	461a      	mov	r2, r3
 800313c:	1d3b      	adds	r3, r7, #4
 800313e:	490d      	ldr	r1, [pc, #52]	@ (8003174 <drawGraph+0x124>)
 8003140:	4618      	mov	r0, r3
 8003142:	f006 f915 	bl	8009370 <siprintf>
        lcd_ShowStr(GRAPH_X_START + GRAPH_WIDTH + 10, GRAPH_Y_START + 10, str, BLACK, WHITE, 12, 0);
 8003146:	1d3a      	adds	r2, r7, #4
 8003148:	2300      	movs	r3, #0
 800314a:	9302      	str	r3, [sp, #8]
 800314c:	230c      	movs	r3, #12
 800314e:	9301      	str	r3, [sp, #4]
 8003150:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	2300      	movs	r3, #0
 8003158:	21fa      	movs	r1, #250	@ 0xfa
 800315a:	20e6      	movs	r0, #230	@ 0xe6
 800315c:	f7ff f83a 	bl	80021d4 <lcd_ShowStr>
    }
}
 8003160:	bf00      	nop
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	bd90      	pop	{r4, r7, pc}
 8003168:	200002ec 	.word	0x200002ec
 800316c:	66666667 	.word	0x66666667
 8003170:	20000314 	.word	0x20000314
 8003174:	08009eb0 	.word	0x08009eb0

08003178 <updateGraph>:

void updateGraph() {
 8003178:	b580      	push	{r7, lr}
 800317a:	ed2d 8b02 	vpush	{d8}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
    // c gi tr dng in
    uint16_t power = sensor_GetCurrent()*sensor_GetVoltage();
 8003182:	f7ff fa1d 	bl	80025c0 <sensor_GetCurrent>
 8003186:	eeb0 8a40 	vmov.f32	s16, s0
 800318a:	f7ff f9dd 	bl	8002548 <sensor_GetVoltage>
 800318e:	eef0 7a40 	vmov.f32	s15, s0
 8003192:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003196:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800319a:	ee17 3a90 	vmov	r3, s15
 800319e:	80bb      	strh	r3, [r7, #4]

    // Lu gi tr vo mng
    if (numPoints < MAX_POINTS) {
 80031a0:	4b16      	ldr	r3, [pc, #88]	@ (80031fc <updateGraph+0x84>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b13      	cmp	r3, #19
 80031a6:	d80b      	bhi.n	80031c0 <updateGraph+0x48>
        currentValues[numPoints++] = power;
 80031a8:	4b14      	ldr	r3, [pc, #80]	@ (80031fc <updateGraph+0x84>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	1c5a      	adds	r2, r3, #1
 80031ae:	b2d1      	uxtb	r1, r2
 80031b0:	4a12      	ldr	r2, [pc, #72]	@ (80031fc <updateGraph+0x84>)
 80031b2:	7011      	strb	r1, [r2, #0]
 80031b4:	4619      	mov	r1, r3
 80031b6:	4a12      	ldr	r2, [pc, #72]	@ (8003200 <updateGraph+0x88>)
 80031b8:	88bb      	ldrh	r3, [r7, #4]
 80031ba:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 80031be:	e014      	b.n	80031ea <updateGraph+0x72>
    } else {
        // Nu y, dch cc gi tr sang tri
        for (uint8_t i = 1; i < MAX_POINTS; i++) {
 80031c0:	2301      	movs	r3, #1
 80031c2:	71fb      	strb	r3, [r7, #7]
 80031c4:	e00b      	b.n	80031de <updateGraph+0x66>
            currentValues[i - 1] = currentValues[i];
 80031c6:	79fa      	ldrb	r2, [r7, #7]
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	490c      	ldr	r1, [pc, #48]	@ (8003200 <updateGraph+0x88>)
 80031ce:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80031d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003200 <updateGraph+0x88>)
 80031d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t i = 1; i < MAX_POINTS; i++) {
 80031d8:	79fb      	ldrb	r3, [r7, #7]
 80031da:	3301      	adds	r3, #1
 80031dc:	71fb      	strb	r3, [r7, #7]
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	2b13      	cmp	r3, #19
 80031e2:	d9f0      	bls.n	80031c6 <updateGraph+0x4e>
        }
        currentValues[MAX_POINTS - 1] = power;
 80031e4:	4a06      	ldr	r2, [pc, #24]	@ (8003200 <updateGraph+0x88>)
 80031e6:	88bb      	ldrh	r3, [r7, #4]
 80031e8:	84d3      	strh	r3, [r2, #38]	@ 0x26
    }

    // V li biu 
    drawGraph();
 80031ea:	f7ff ff31 	bl	8003050 <drawGraph>
}
 80031ee:	bf00      	nop
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	ecbd 8b02 	vpop	{d8}
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	20000314 	.word	0x20000314
 8003200:	200002ec 	.word	0x200002ec

08003204 <system_loop>:


void system_loop(void) {
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
	sensor_diplay();
 8003208:	f7ff fc0a 	bl	8002a20 <sensor_diplay>
	// fsm_clock(); // Tt fsm_clock  khng b nhp nhy v conflict
	if(uart_print == 0) uart_test();
 800320c:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <system_loop+0x34>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d101      	bne.n	8003218 <system_loop+0x14>
 8003214:	f7ff fe6e 	bl	8002ef4 <uart_test>
	if(flag_timer[6] == 1){
 8003218:	4b08      	ldr	r3, [pc, #32]	@ (800323c <system_loop+0x38>)
 800321a:	899b      	ldrh	r3, [r3, #12]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d109      	bne.n	8003234 <system_loop+0x30>
		flag_timer[6] = 0; // Reset flag sau khi x l
 8003220:	4b06      	ldr	r3, [pc, #24]	@ (800323c <system_loop+0x38>)
 8003222:	2200      	movs	r2, #0
 8003224:	819a      	strh	r2, [r3, #12]
		set_timer(6, 3000);
 8003226:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800322a:	2006      	movs	r0, #6
 800322c:	f7ff fa4c 	bl	80026c8 <set_timer>
		updateGraph();
 8003230:	f7ff ffa2 	bl	8003178 <updateGraph>
	}

}
 8003234:	bf00      	nop
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20000318 	.word	0x20000318
 800323c:	2000022c 	.word	0x2000022c

08003240 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003244:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <SystemInit+0x20>)
 8003246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800324a:	4a05      	ldr	r2, [pc, #20]	@ (8003260 <SystemInit+0x20>)
 800324c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003254:	bf00      	nop
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	e000ed00 	.word	0xe000ed00

08003264 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800326a:	f107 0308 	add.w	r3, r7, #8
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	605a      	str	r2, [r3, #4]
 8003274:	609a      	str	r2, [r3, #8]
 8003276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003278:	463b      	mov	r3, r7
 800327a:	2200      	movs	r2, #0
 800327c:	601a      	str	r2, [r3, #0]
 800327e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003280:	4b1d      	ldr	r3, [pc, #116]	@ (80032f8 <MX_TIM2_Init+0x94>)
 8003282:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003286:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8003288:	4b1b      	ldr	r3, [pc, #108]	@ (80032f8 <MX_TIM2_Init+0x94>)
 800328a:	f240 3247 	movw	r2, #839	@ 0x347
 800328e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003290:	4b19      	ldr	r3, [pc, #100]	@ (80032f8 <MX_TIM2_Init+0x94>)
 8003292:	2200      	movs	r2, #0
 8003294:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003296:	4b18      	ldr	r3, [pc, #96]	@ (80032f8 <MX_TIM2_Init+0x94>)
 8003298:	2263      	movs	r2, #99	@ 0x63
 800329a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800329c:	4b16      	ldr	r3, [pc, #88]	@ (80032f8 <MX_TIM2_Init+0x94>)
 800329e:	2200      	movs	r2, #0
 80032a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032a2:	4b15      	ldr	r3, [pc, #84]	@ (80032f8 <MX_TIM2_Init+0x94>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032a8:	4813      	ldr	r0, [pc, #76]	@ (80032f8 <MX_TIM2_Init+0x94>)
 80032aa:	f003 fee1 	bl	8007070 <HAL_TIM_Base_Init>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80032b4:	f7ff f8d0 	bl	8002458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032be:	f107 0308 	add.w	r3, r7, #8
 80032c2:	4619      	mov	r1, r3
 80032c4:	480c      	ldr	r0, [pc, #48]	@ (80032f8 <MX_TIM2_Init+0x94>)
 80032c6:	f004 fa7f 	bl	80077c8 <HAL_TIM_ConfigClockSource>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80032d0:	f7ff f8c2 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032d4:	2300      	movs	r3, #0
 80032d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d8:	2300      	movs	r3, #0
 80032da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032dc:	463b      	mov	r3, r7
 80032de:	4619      	mov	r1, r3
 80032e0:	4805      	ldr	r0, [pc, #20]	@ (80032f8 <MX_TIM2_Init+0x94>)
 80032e2:	f004 fe71 	bl	8007fc8 <HAL_TIMEx_MasterConfigSynchronization>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80032ec:	f7ff f8b4 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80032f0:	bf00      	nop
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	2000031c 	.word	0x2000031c

080032fc <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003302:	1d3b      	adds	r3, r7, #4
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
 8003310:	615a      	str	r2, [r3, #20]
 8003312:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003314:	4b1e      	ldr	r3, [pc, #120]	@ (8003390 <MX_TIM13_Init+0x94>)
 8003316:	4a1f      	ldr	r2, [pc, #124]	@ (8003394 <MX_TIM13_Init+0x98>)
 8003318:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 800331a:	4b1d      	ldr	r3, [pc, #116]	@ (8003390 <MX_TIM13_Init+0x94>)
 800331c:	f240 3247 	movw	r2, #839	@ 0x347
 8003320:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003322:	4b1b      	ldr	r3, [pc, #108]	@ (8003390 <MX_TIM13_Init+0x94>)
 8003324:	2200      	movs	r2, #0
 8003326:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003328:	4b19      	ldr	r3, [pc, #100]	@ (8003390 <MX_TIM13_Init+0x94>)
 800332a:	2263      	movs	r2, #99	@ 0x63
 800332c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800332e:	4b18      	ldr	r3, [pc, #96]	@ (8003390 <MX_TIM13_Init+0x94>)
 8003330:	2200      	movs	r2, #0
 8003332:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003334:	4b16      	ldr	r3, [pc, #88]	@ (8003390 <MX_TIM13_Init+0x94>)
 8003336:	2200      	movs	r2, #0
 8003338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800333a:	4815      	ldr	r0, [pc, #84]	@ (8003390 <MX_TIM13_Init+0x94>)
 800333c:	f003 fe98 	bl	8007070 <HAL_TIM_Base_Init>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8003346:	f7ff f887 	bl	8002458 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800334a:	4811      	ldr	r0, [pc, #68]	@ (8003390 <MX_TIM13_Init+0x94>)
 800334c:	f003 ff50 	bl	80071f0 <HAL_TIM_PWM_Init>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8003356:	f7ff f87f 	bl	8002458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800335a:	2360      	movs	r3, #96	@ 0x60
 800335c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800336a:	1d3b      	adds	r3, r7, #4
 800336c:	2200      	movs	r2, #0
 800336e:	4619      	mov	r1, r3
 8003370:	4807      	ldr	r0, [pc, #28]	@ (8003390 <MX_TIM13_Init+0x94>)
 8003372:	f004 f967 	bl	8007644 <HAL_TIM_PWM_ConfigChannel>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 800337c:	f7ff f86c 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8003380:	4803      	ldr	r0, [pc, #12]	@ (8003390 <MX_TIM13_Init+0x94>)
 8003382:	f000 f845 	bl	8003410 <HAL_TIM_MspPostInit>

}
 8003386:	bf00      	nop
 8003388:	3720      	adds	r7, #32
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	20000364 	.word	0x20000364
 8003394:	40001c00 	.word	0x40001c00

08003398 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033a8:	d116      	bne.n	80033d8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	4b16      	ldr	r3, [pc, #88]	@ (8003408 <HAL_TIM_Base_MspInit+0x70>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	4a15      	ldr	r2, [pc, #84]	@ (8003408 <HAL_TIM_Base_MspInit+0x70>)
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ba:	4b13      	ldr	r3, [pc, #76]	@ (8003408 <HAL_TIM_Base_MspInit+0x70>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033c6:	2200      	movs	r2, #0
 80033c8:	2100      	movs	r1, #0
 80033ca:	201c      	movs	r0, #28
 80033cc:	f000 ff59 	bl	8004282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80033d0:	201c      	movs	r0, #28
 80033d2:	f000 ff72 	bl	80042ba <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80033d6:	e012      	b.n	80033fe <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a0b      	ldr	r2, [pc, #44]	@ (800340c <HAL_TIM_Base_MspInit+0x74>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d10d      	bne.n	80033fe <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	60bb      	str	r3, [r7, #8]
 80033e6:	4b08      	ldr	r3, [pc, #32]	@ (8003408 <HAL_TIM_Base_MspInit+0x70>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	4a07      	ldr	r2, [pc, #28]	@ (8003408 <HAL_TIM_Base_MspInit+0x70>)
 80033ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80033f2:	4b05      	ldr	r3, [pc, #20]	@ (8003408 <HAL_TIM_Base_MspInit+0x70>)
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	68bb      	ldr	r3, [r7, #8]
}
 80033fe:	bf00      	nop
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40023800 	.word	0x40023800
 800340c:	40001c00 	.word	0x40001c00

08003410 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003418:	f107 030c 	add.w	r3, r7, #12
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	605a      	str	r2, [r3, #4]
 8003422:	609a      	str	r2, [r3, #8]
 8003424:	60da      	str	r2, [r3, #12]
 8003426:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a12      	ldr	r2, [pc, #72]	@ (8003478 <HAL_TIM_MspPostInit+0x68>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d11e      	bne.n	8003470 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003432:	2300      	movs	r3, #0
 8003434:	60bb      	str	r3, [r7, #8]
 8003436:	4b11      	ldr	r3, [pc, #68]	@ (800347c <HAL_TIM_MspPostInit+0x6c>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	4a10      	ldr	r2, [pc, #64]	@ (800347c <HAL_TIM_MspPostInit+0x6c>)
 800343c:	f043 0320 	orr.w	r3, r3, #32
 8003440:	6313      	str	r3, [r2, #48]	@ 0x30
 8003442:	4b0e      	ldr	r3, [pc, #56]	@ (800347c <HAL_TIM_MspPostInit+0x6c>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003446:	f003 0320 	and.w	r3, r3, #32
 800344a:	60bb      	str	r3, [r7, #8]
 800344c:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800344e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003452:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003454:	2302      	movs	r3, #2
 8003456:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345c:	2300      	movs	r3, #0
 800345e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003460:	2309      	movs	r3, #9
 8003462:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003464:	f107 030c 	add.w	r3, r7, #12
 8003468:	4619      	mov	r1, r3
 800346a:	4805      	ldr	r0, [pc, #20]	@ (8003480 <HAL_TIM_MspPostInit+0x70>)
 800346c:	f001 fb42 	bl	8004af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003470:	bf00      	nop
 8003472:	3720      	adds	r7, #32
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40001c00 	.word	0x40001c00
 800347c:	40023800 	.word	0x40023800
 8003480:	40021400 	.word	0x40021400

08003484 <uart_init_rs232>:
#include <string.h>

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003488:	2201      	movs	r2, #1
 800348a:	4903      	ldr	r1, [pc, #12]	@ (8003498 <uart_init_rs232+0x14>)
 800348c:	4803      	ldr	r0, [pc, #12]	@ (800349c <uart_init_rs232+0x18>)
 800348e:	f004 ff0a 	bl	80082a6 <HAL_UART_Receive_IT>
}
 8003492:	bf00      	nop
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	200003ac 	.word	0x200003ac
 800349c:	20000414 	.word	0x20000414

080034a0 <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, str, strlen((char*)str), 1000);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f7fc fe91 	bl	80001d0 <strlen>
 80034ae:	4603      	mov	r3, r0
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4803      	ldr	r0, [pc, #12]	@ (80034c8 <uart_Rs232SendString+0x28>)
 80034ba:	f004 fe62 	bl	8008182 <HAL_UART_Transmit>
}
 80034be:	bf00      	nop
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	20000414 	.word	0x20000414

080034cc <uart_Rs232SendNum>:

void uart_Rs232SendBytes(uint8_t* bytes, uint16_t size){
	HAL_UART_Transmit(&huart1, bytes, size, 1000);
}

void uart_Rs232SendNum(uint32_t num){
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
	if(num == 0){
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d103      	bne.n	80034e2 <uart_Rs232SendNum+0x16>
		uart_Rs232SendString("0");
 80034da:	4824      	ldr	r0, [pc, #144]	@ (800356c <uart_Rs232SendNum+0xa0>)
 80034dc:	f7ff ffe0 	bl	80034a0 <uart_Rs232SendString>
		return;
 80034e0:	e040      	b.n	8003564 <uart_Rs232SendNum+0x98>
	}
    uint8_t num_flag = 0;
 80034e2:	2300      	movs	r3, #0
 80034e4:	73fb      	strb	r3, [r7, #15]
    int i;
	if(num < 0) uart_Rs232SendString("-");
    for(i = 10; i > 0; i--)
 80034e6:	230a      	movs	r3, #10
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	e038      	b.n	800355e <uart_Rs232SendNum+0x92>
    {
        if((num / mypow(10, i-1)) != 0)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	3b01      	subs	r3, #1
 80034f0:	4619      	mov	r1, r3
 80034f2:	200a      	movs	r0, #10
 80034f4:	f7fe fbca 	bl	8001c8c <mypow>
 80034f8:	4603      	mov	r3, r0
 80034fa:	461a      	mov	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4293      	cmp	r3, r2
 8003500:	d315      	bcc.n	800352e <uart_Rs232SendNum+0x62>
        {
            num_flag = 1;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
            sprintf((void*)msg,"%d",num/mypow(10, i-1));
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	3b01      	subs	r3, #1
 800350a:	4619      	mov	r1, r3
 800350c:	200a      	movs	r0, #10
 800350e:	f7fe fbbd 	bl	8001c8c <mypow>
 8003512:	4603      	mov	r3, r0
 8003514:	461a      	mov	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	fbb3 f3f2 	udiv	r3, r3, r2
 800351c:	461a      	mov	r2, r3
 800351e:	4914      	ldr	r1, [pc, #80]	@ (8003570 <uart_Rs232SendNum+0xa4>)
 8003520:	4814      	ldr	r0, [pc, #80]	@ (8003574 <uart_Rs232SendNum+0xa8>)
 8003522:	f005 ff25 	bl	8009370 <siprintf>
            uart_Rs232SendString(msg);
 8003526:	4813      	ldr	r0, [pc, #76]	@ (8003574 <uart_Rs232SendNum+0xa8>)
 8003528:	f7ff ffba 	bl	80034a0 <uart_Rs232SendString>
 800352c:	e005      	b.n	800353a <uart_Rs232SendNum+0x6e>
        }
        else
        {
            if(num_flag != 0)
 800352e:	7bfb      	ldrb	r3, [r7, #15]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <uart_Rs232SendNum+0x6e>
            	uart_Rs232SendString("0");
 8003534:	480d      	ldr	r0, [pc, #52]	@ (800356c <uart_Rs232SendNum+0xa0>)
 8003536:	f7ff ffb3 	bl	80034a0 <uart_Rs232SendString>
        }
        num %= mypow(10, i-1);
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	3b01      	subs	r3, #1
 800353e:	4619      	mov	r1, r3
 8003540:	200a      	movs	r0, #10
 8003542:	f7fe fba3 	bl	8001c8c <mypow>
 8003546:	4603      	mov	r3, r0
 8003548:	461a      	mov	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003550:	fb01 f202 	mul.w	r2, r1, r2
 8003554:	1a9b      	subs	r3, r3, r2
 8003556:	607b      	str	r3, [r7, #4]
    for(i = 10; i > 0; i--)
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	3b01      	subs	r3, #1
 800355c:	60bb      	str	r3, [r7, #8]
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	dcc3      	bgt.n	80034ec <uart_Rs232SendNum+0x20>
    }
}
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	08009eb8 	.word	0x08009eb8
 8003570:	08009ebc 	.word	0x08009ebc
 8003574:	200003b0 	.word	0x200003b0

08003578 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a08      	ldr	r2, [pc, #32]	@ (80035a8 <HAL_UART_RxCpltCallback+0x30>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d10a      	bne.n	80035a0 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 800358a:	230a      	movs	r3, #10
 800358c:	2201      	movs	r2, #1
 800358e:	4907      	ldr	r1, [pc, #28]	@ (80035ac <HAL_UART_RxCpltCallback+0x34>)
 8003590:	4807      	ldr	r0, [pc, #28]	@ (80035b0 <HAL_UART_RxCpltCallback+0x38>)
 8003592:	f004 fdf6 	bl	8008182 <HAL_UART_Transmit>

		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003596:	2201      	movs	r2, #1
 8003598:	4904      	ldr	r1, [pc, #16]	@ (80035ac <HAL_UART_RxCpltCallback+0x34>)
 800359a:	4805      	ldr	r0, [pc, #20]	@ (80035b0 <HAL_UART_RxCpltCallback+0x38>)
 800359c:	f004 fe83 	bl	80082a6 <HAL_UART_Receive_IT>
	}
}
 80035a0:	bf00      	nop
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40011000 	.word	0x40011000
 80035ac:	200003ac 	.word	0x200003ac
 80035b0:	20000414 	.word	0x20000414

080035b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80035b8:	4b11      	ldr	r3, [pc, #68]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035ba:	4a12      	ldr	r2, [pc, #72]	@ (8003604 <MX_USART1_UART_Init+0x50>)
 80035bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035be:	4b10      	ldr	r3, [pc, #64]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80035c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035d8:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035da:	220c      	movs	r2, #12
 80035dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035de:	4b08      	ldr	r3, [pc, #32]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e4:	4b06      	ldr	r3, [pc, #24]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035ea:	4805      	ldr	r0, [pc, #20]	@ (8003600 <MX_USART1_UART_Init+0x4c>)
 80035ec:	f004 fd7c 	bl	80080e8 <HAL_UART_Init>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80035f6:	f7fe ff2f 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	20000414 	.word	0x20000414
 8003604:	40011000 	.word	0x40011000

08003608 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08a      	sub	sp, #40	@ 0x28
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003610:	f107 0314 	add.w	r3, r7, #20
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	609a      	str	r2, [r3, #8]
 800361c:	60da      	str	r2, [r3, #12]
 800361e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a1d      	ldr	r2, [pc, #116]	@ (800369c <HAL_UART_MspInit+0x94>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d134      	bne.n	8003694 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
 800362e:	4b1c      	ldr	r3, [pc, #112]	@ (80036a0 <HAL_UART_MspInit+0x98>)
 8003630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003632:	4a1b      	ldr	r2, [pc, #108]	@ (80036a0 <HAL_UART_MspInit+0x98>)
 8003634:	f043 0310 	orr.w	r3, r3, #16
 8003638:	6453      	str	r3, [r2, #68]	@ 0x44
 800363a:	4b19      	ldr	r3, [pc, #100]	@ (80036a0 <HAL_UART_MspInit+0x98>)
 800363c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363e:	f003 0310 	and.w	r3, r3, #16
 8003642:	613b      	str	r3, [r7, #16]
 8003644:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003646:	2300      	movs	r3, #0
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	4b15      	ldr	r3, [pc, #84]	@ (80036a0 <HAL_UART_MspInit+0x98>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364e:	4a14      	ldr	r2, [pc, #80]	@ (80036a0 <HAL_UART_MspInit+0x98>)
 8003650:	f043 0301 	orr.w	r3, r3, #1
 8003654:	6313      	str	r3, [r2, #48]	@ 0x30
 8003656:	4b12      	ldr	r3, [pc, #72]	@ (80036a0 <HAL_UART_MspInit+0x98>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	60fb      	str	r3, [r7, #12]
 8003660:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003662:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003668:	2302      	movs	r3, #2
 800366a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366c:	2300      	movs	r3, #0
 800366e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003670:	2303      	movs	r3, #3
 8003672:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003674:	2307      	movs	r3, #7
 8003676:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003678:	f107 0314 	add.w	r3, r7, #20
 800367c:	4619      	mov	r1, r3
 800367e:	4809      	ldr	r0, [pc, #36]	@ (80036a4 <HAL_UART_MspInit+0x9c>)
 8003680:	f001 fa38 	bl	8004af4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003684:	2200      	movs	r2, #0
 8003686:	2100      	movs	r1, #0
 8003688:	2025      	movs	r0, #37	@ 0x25
 800368a:	f000 fdfa 	bl	8004282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800368e:	2025      	movs	r0, #37	@ 0x25
 8003690:	f000 fe13 	bl	80042ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003694:	bf00      	nop
 8003696:	3728      	adds	r7, #40	@ 0x28
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40011000 	.word	0x40011000
 80036a0:	40023800 	.word	0x40023800
 80036a4:	40020000 	.word	0x40020000

080036a8 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 80036b2:	79fb      	ldrb	r3, [r7, #7]
 80036b4:	091b      	lsrs	r3, r3, #4
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	461a      	mov	r2, r3
 80036ba:	0092      	lsls	r2, r2, #2
 80036bc:	4413      	add	r3, r2
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	4413      	add	r3, r2
 80036cc:	b2db      	uxtb	r3, r3
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
	...

080036dc <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4603      	mov	r3, r0
 80036e4:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80036e6:	79fb      	ldrb	r3, [r7, #7]
 80036e8:	4a0e      	ldr	r2, [pc, #56]	@ (8003724 <DEC2BCD+0x48>)
 80036ea:	fba2 2303 	umull	r2, r3, r2, r3
 80036ee:	08db      	lsrs	r3, r3, #3
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	b25b      	sxtb	r3, r3
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	b258      	sxtb	r0, r3
 80036f8:	79fa      	ldrb	r2, [r7, #7]
 80036fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003724 <DEC2BCD+0x48>)
 80036fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003700:	08d9      	lsrs	r1, r3, #3
 8003702:	460b      	mov	r3, r1
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	440b      	add	r3, r1
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	b2db      	uxtb	r3, r3
 800370e:	b25b      	sxtb	r3, r3
 8003710:	4303      	orrs	r3, r0
 8003712:	b25b      	sxtb	r3, r3
 8003714:	b2db      	uxtb	r3, r3
}
 8003716:	4618      	mov	r0, r3
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	cccccccd 	.word	0xcccccccd

08003728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003728:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003760 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800372c:	480d      	ldr	r0, [pc, #52]	@ (8003764 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800372e:	490e      	ldr	r1, [pc, #56]	@ (8003768 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003730:	4a0e      	ldr	r2, [pc, #56]	@ (800376c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003734:	e002      	b.n	800373c <LoopCopyDataInit>

08003736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800373a:	3304      	adds	r3, #4

0800373c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800373c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800373e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003740:	d3f9      	bcc.n	8003736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003742:	4a0b      	ldr	r2, [pc, #44]	@ (8003770 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003744:	4c0b      	ldr	r4, [pc, #44]	@ (8003774 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003748:	e001      	b.n	800374e <LoopFillZerobss>

0800374a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800374a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800374c:	3204      	adds	r2, #4

0800374e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800374e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003750:	d3fb      	bcc.n	800374a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003752:	f7ff fd75 	bl	8003240 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003756:	f005 fe3b 	bl	80093d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800375a:	f7fe fdd1 	bl	8002300 <main>
  bx  lr    
 800375e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003760:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003768:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800376c:	0800ceac 	.word	0x0800ceac
  ldr r2, =_sbss
 8003770:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8003774:	200005a4 	.word	0x200005a4

08003778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003778:	e7fe      	b.n	8003778 <ADC_IRQHandler>
	...

0800377c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003780:	4b0e      	ldr	r3, [pc, #56]	@ (80037bc <HAL_Init+0x40>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a0d      	ldr	r2, [pc, #52]	@ (80037bc <HAL_Init+0x40>)
 8003786:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800378a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <HAL_Init+0x40>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a0a      	ldr	r2, [pc, #40]	@ (80037bc <HAL_Init+0x40>)
 8003792:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003796:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003798:	4b08      	ldr	r3, [pc, #32]	@ (80037bc <HAL_Init+0x40>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a07      	ldr	r2, [pc, #28]	@ (80037bc <HAL_Init+0x40>)
 800379e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037a4:	2003      	movs	r0, #3
 80037a6:	f000 fd61 	bl	800426c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037aa:	200f      	movs	r0, #15
 80037ac:	f000 f808 	bl	80037c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037b0:	f7ff f88a 	bl	80028c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	40023c00 	.word	0x40023c00

080037c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037c8:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <HAL_InitTick+0x54>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <HAL_InitTick+0x58>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	4619      	mov	r1, r3
 80037d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037da:	fbb2 f3f3 	udiv	r3, r2, r3
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 fd79 	bl	80042d6 <HAL_SYSTICK_Config>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e00e      	b.n	800380c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b0f      	cmp	r3, #15
 80037f2:	d80a      	bhi.n	800380a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037f4:	2200      	movs	r2, #0
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	f04f 30ff 	mov.w	r0, #4294967295
 80037fc:	f000 fd41 	bl	8004282 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003800:	4a06      	ldr	r2, [pc, #24]	@ (800381c <HAL_InitTick+0x5c>)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	e000      	b.n	800380c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
}
 800380c:	4618      	mov	r0, r3
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	20000004 	.word	0x20000004
 8003818:	2000000c 	.word	0x2000000c
 800381c:	20000008 	.word	0x20000008

08003820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003824:	4b06      	ldr	r3, [pc, #24]	@ (8003840 <HAL_IncTick+0x20>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	461a      	mov	r2, r3
 800382a:	4b06      	ldr	r3, [pc, #24]	@ (8003844 <HAL_IncTick+0x24>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4413      	add	r3, r2
 8003830:	4a04      	ldr	r2, [pc, #16]	@ (8003844 <HAL_IncTick+0x24>)
 8003832:	6013      	str	r3, [r2, #0]
}
 8003834:	bf00      	nop
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	2000000c 	.word	0x2000000c
 8003844:	20000458 	.word	0x20000458

08003848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return uwTick;
 800384c:	4b03      	ldr	r3, [pc, #12]	@ (800385c <HAL_GetTick+0x14>)
 800384e:	681b      	ldr	r3, [r3, #0]
}
 8003850:	4618      	mov	r0, r3
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	20000458 	.word	0x20000458

08003860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003868:	f7ff ffee 	bl	8003848 <HAL_GetTick>
 800386c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003878:	d005      	beq.n	8003886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800387a:	4b0a      	ldr	r3, [pc, #40]	@ (80038a4 <HAL_Delay+0x44>)
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4413      	add	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003886:	bf00      	nop
 8003888:	f7ff ffde 	bl	8003848 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	429a      	cmp	r2, r3
 8003896:	d8f7      	bhi.n	8003888 <HAL_Delay+0x28>
  {
  }
}
 8003898:	bf00      	nop
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	2000000c 	.word	0x2000000c

080038a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038b0:	2300      	movs	r3, #0
 80038b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e033      	b.n	8003926 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7fd fb38 	bl	8000f3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038de:	f003 0310 	and.w	r3, r3, #16
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d118      	bne.n	8003918 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038ee:	f023 0302 	bic.w	r3, r3, #2
 80038f2:	f043 0202 	orr.w	r2, r3, #2
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 fa68 	bl	8003dd0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	f023 0303 	bic.w	r3, r3, #3
 800390e:	f043 0201 	orr.w	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	641a      	str	r2, [r3, #64]	@ 0x40
 8003916:	e001      	b.n	800391c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003924:	7bfb      	ldrb	r3, [r7, #15]
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <HAL_ADC_Start_DMA+0x1e>
 800394a:	2302      	movs	r3, #2
 800394c:	e0e9      	b.n	8003b22 <HAL_ADC_Start_DMA+0x1f2>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	2b01      	cmp	r3, #1
 8003962:	d018      	beq.n	8003996 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003974:	4b6d      	ldr	r3, [pc, #436]	@ (8003b2c <HAL_ADC_Start_DMA+0x1fc>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a6d      	ldr	r2, [pc, #436]	@ (8003b30 <HAL_ADC_Start_DMA+0x200>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	0c9a      	lsrs	r2, r3, #18
 8003980:	4613      	mov	r3, r2
 8003982:	005b      	lsls	r3, r3, #1
 8003984:	4413      	add	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003988:	e002      	b.n	8003990 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	3b01      	subs	r3, #1
 800398e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f9      	bne.n	800398a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a4:	d107      	bne.n	80039b6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	f040 80a1 	bne.w	8003b08 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80039ce:	f023 0301 	bic.w	r3, r3, #1
 80039d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d007      	beq.n	80039f8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80039f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a04:	d106      	bne.n	8003a14 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a0a:	f023 0206 	bic.w	r2, r3, #6
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	645a      	str	r2, [r3, #68]	@ 0x44
 8003a12:	e002      	b.n	8003a1a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a22:	4b44      	ldr	r3, [pc, #272]	@ (8003b34 <HAL_ADC_Start_DMA+0x204>)
 8003a24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a2a:	4a43      	ldr	r2, [pc, #268]	@ (8003b38 <HAL_ADC_Start_DMA+0x208>)
 8003a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a32:	4a42      	ldr	r2, [pc, #264]	@ (8003b3c <HAL_ADC_Start_DMA+0x20c>)
 8003a34:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a3a:	4a41      	ldr	r2, [pc, #260]	@ (8003b40 <HAL_ADC_Start_DMA+0x210>)
 8003a3c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003a46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003a56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	334c      	adds	r3, #76	@ 0x4c
 8003a72:	4619      	mov	r1, r3
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f000 fce8 	bl	800444c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d12a      	bne.n	8003ade <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8003b44 <HAL_ADC_Start_DMA+0x214>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d015      	beq.n	8003abe <HAL_ADC_Start_DMA+0x18e>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a2c      	ldr	r2, [pc, #176]	@ (8003b48 <HAL_ADC_Start_DMA+0x218>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d105      	bne.n	8003aa8 <HAL_ADC_Start_DMA+0x178>
 8003a9c:	4b25      	ldr	r3, [pc, #148]	@ (8003b34 <HAL_ADC_Start_DMA+0x204>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 031f 	and.w	r3, r3, #31
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00a      	beq.n	8003abe <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a27      	ldr	r2, [pc, #156]	@ (8003b4c <HAL_ADC_Start_DMA+0x21c>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d136      	bne.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
 8003ab2:	4b20      	ldr	r3, [pc, #128]	@ (8003b34 <HAL_ADC_Start_DMA+0x204>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 0310 	and.w	r3, r3, #16
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d130      	bne.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d129      	bne.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003ada:	609a      	str	r2, [r3, #8]
 8003adc:	e020      	b.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a18      	ldr	r2, [pc, #96]	@ (8003b44 <HAL_ADC_Start_DMA+0x214>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d11b      	bne.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d114      	bne.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003b04:	609a      	str	r2, [r3, #8]
 8003b06:	e00b      	b.n	8003b20 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0c:	f043 0210 	orr.w	r2, r3, #16
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b18:	f043 0201 	orr.w	r2, r3, #1
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3718      	adds	r7, #24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000004 	.word	0x20000004
 8003b30:	431bde83 	.word	0x431bde83
 8003b34:	40012300 	.word	0x40012300
 8003b38:	08003fc9 	.word	0x08003fc9
 8003b3c:	08004083 	.word	0x08004083
 8003b40:	0800409f 	.word	0x0800409f
 8003b44:	40012000 	.word	0x40012000
 8003b48:	40012100 	.word	0x40012100
 8003b4c:	40012200 	.word	0x40012200

08003b50 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_ADC_ConfigChannel+0x1c>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e105      	b.n	8003db4 <HAL_ADC_ConfigChannel+0x228>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b09      	cmp	r3, #9
 8003bb6:	d925      	bls.n	8003c04 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68d9      	ldr	r1, [r3, #12]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
 8003bcc:	3b1e      	subs	r3, #30
 8003bce:	2207      	movs	r2, #7
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	400a      	ands	r2, r1
 8003bdc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68d9      	ldr	r1, [r3, #12]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	4618      	mov	r0, r3
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	4403      	add	r3, r0
 8003bf6:	3b1e      	subs	r3, #30
 8003bf8:	409a      	lsls	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	60da      	str	r2, [r3, #12]
 8003c02:	e022      	b.n	8003c4a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6919      	ldr	r1, [r3, #16]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	461a      	mov	r2, r3
 8003c12:	4613      	mov	r3, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	2207      	movs	r2, #7
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	400a      	ands	r2, r1
 8003c26:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6919      	ldr	r1, [r3, #16]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	4618      	mov	r0, r3
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	005b      	lsls	r3, r3, #1
 8003c3e:	4403      	add	r3, r0
 8003c40:	409a      	lsls	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b06      	cmp	r3, #6
 8003c50:	d824      	bhi.n	8003c9c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	3b05      	subs	r3, #5
 8003c64:	221f      	movs	r2, #31
 8003c66:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	400a      	ands	r2, r1
 8003c72:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	4618      	mov	r0, r3
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	3b05      	subs	r3, #5
 8003c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c9a:	e04c      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b0c      	cmp	r3, #12
 8003ca2:	d824      	bhi.n	8003cee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3b23      	subs	r3, #35	@ 0x23
 8003cb6:	221f      	movs	r2, #31
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43da      	mvns	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	400a      	ands	r2, r1
 8003cc4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685a      	ldr	r2, [r3, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4413      	add	r3, r2
 8003cde:	3b23      	subs	r3, #35	@ 0x23
 8003ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cec:	e023      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	3b41      	subs	r3, #65	@ 0x41
 8003d00:	221f      	movs	r2, #31
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43da      	mvns	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	400a      	ands	r2, r1
 8003d0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	3b41      	subs	r3, #65	@ 0x41
 8003d2a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d36:	4b22      	ldr	r3, [pc, #136]	@ (8003dc0 <HAL_ADC_ConfigChannel+0x234>)
 8003d38:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a21      	ldr	r2, [pc, #132]	@ (8003dc4 <HAL_ADC_ConfigChannel+0x238>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d109      	bne.n	8003d58 <HAL_ADC_ConfigChannel+0x1cc>
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b12      	cmp	r3, #18
 8003d4a:	d105      	bne.n	8003d58 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a19      	ldr	r2, [pc, #100]	@ (8003dc4 <HAL_ADC_ConfigChannel+0x238>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d123      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x21e>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b10      	cmp	r3, #16
 8003d68:	d003      	beq.n	8003d72 <HAL_ADC_ConfigChannel+0x1e6>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b11      	cmp	r3, #17
 8003d70:	d11b      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d111      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d86:	4b10      	ldr	r3, [pc, #64]	@ (8003dc8 <HAL_ADC_ConfigChannel+0x23c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a10      	ldr	r2, [pc, #64]	@ (8003dcc <HAL_ADC_ConfigChannel+0x240>)
 8003d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d90:	0c9a      	lsrs	r2, r3, #18
 8003d92:	4613      	mov	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d9c:	e002      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	3b01      	subs	r3, #1
 8003da2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f9      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	40012300 	.word	0x40012300
 8003dc4:	40012000 	.word	0x40012000
 8003dc8:	20000004 	.word	0x20000004
 8003dcc:	431bde83 	.word	0x431bde83

08003dd0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dd8:	4b79      	ldr	r3, [pc, #484]	@ (8003fc0 <ADC_Init+0x1f0>)
 8003dda:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6859      	ldr	r1, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	021a      	lsls	r2, r3, #8
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003e28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6899      	ldr	r1, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e62:	4a58      	ldr	r2, [pc, #352]	@ (8003fc4 <ADC_Init+0x1f4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d022      	beq.n	8003eae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6899      	ldr	r1, [r3, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6899      	ldr	r1, [r3, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	609a      	str	r2, [r3, #8]
 8003eac:	e00f      	b.n	8003ece <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ebc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003ecc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0202 	bic.w	r2, r2, #2
 8003edc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6899      	ldr	r1, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	7e1b      	ldrb	r3, [r3, #24]
 8003ee8:	005a      	lsls	r2, r3, #1
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01b      	beq.n	8003f34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003f1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6859      	ldr	r1, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f26:	3b01      	subs	r3, #1
 8003f28:	035a      	lsls	r2, r3, #13
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	605a      	str	r2, [r3, #4]
 8003f32:	e007      	b.n	8003f44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	051a      	lsls	r2, r3, #20
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6899      	ldr	r1, [r3, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f86:	025a      	lsls	r2, r3, #9
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6899      	ldr	r1, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	029a      	lsls	r2, r3, #10
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	609a      	str	r2, [r3, #8]
}
 8003fb4:	bf00      	nop
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	40012300 	.word	0x40012300
 8003fc4:	0f000001 	.word	0x0f000001

08003fc8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d13c      	bne.n	800405c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d12b      	bne.n	8004054 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004000:	2b00      	cmp	r3, #0
 8004002:	d127      	bne.n	8004054 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800400a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800400e:	2b00      	cmp	r3, #0
 8004010:	d006      	beq.n	8004020 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800401c:	2b00      	cmp	r3, #0
 800401e:	d119      	bne.n	8004054 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0220 	bic.w	r2, r2, #32
 800402e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004034:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004040:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d105      	bne.n	8004054 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	f043 0201 	orr.w	r2, r3, #1
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f7ff fd7b 	bl	8003b50 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800405a:	e00e      	b.n	800407a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004060:	f003 0310 	and.w	r3, r3, #16
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f7ff fd85 	bl	8003b78 <HAL_ADC_ErrorCallback>
}
 800406e:	e004      	b.n	800407a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	4798      	blx	r3
}
 800407a:	bf00      	nop
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f7ff fd67 	bl	8003b64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004096:	bf00      	nop
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b084      	sub	sp, #16
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040aa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2240      	movs	r2, #64	@ 0x40
 80040b0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b6:	f043 0204 	orr.w	r2, r3, #4
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f7ff fd5a 	bl	8003b78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040c4:	bf00      	nop
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004110 <__NVIC_SetPriorityGrouping+0x44>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040e8:	4013      	ands	r3, r2
 80040ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040fe:	4a04      	ldr	r2, [pc, #16]	@ (8004110 <__NVIC_SetPriorityGrouping+0x44>)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	60d3      	str	r3, [r2, #12]
}
 8004104:	bf00      	nop
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr
 8004110:	e000ed00 	.word	0xe000ed00

08004114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004118:	4b04      	ldr	r3, [pc, #16]	@ (800412c <__NVIC_GetPriorityGrouping+0x18>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	0a1b      	lsrs	r3, r3, #8
 800411e:	f003 0307 	and.w	r3, r3, #7
}
 8004122:	4618      	mov	r0, r3
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	e000ed00 	.word	0xe000ed00

08004130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800413a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800413e:	2b00      	cmp	r3, #0
 8004140:	db0b      	blt.n	800415a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	f003 021f 	and.w	r2, r3, #31
 8004148:	4907      	ldr	r1, [pc, #28]	@ (8004168 <__NVIC_EnableIRQ+0x38>)
 800414a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	2001      	movs	r0, #1
 8004152:	fa00 f202 	lsl.w	r2, r0, r2
 8004156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800415a:	bf00      	nop
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	e000e100 	.word	0xe000e100

0800416c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	4603      	mov	r3, r0
 8004174:	6039      	str	r1, [r7, #0]
 8004176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417c:	2b00      	cmp	r3, #0
 800417e:	db0a      	blt.n	8004196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	b2da      	uxtb	r2, r3
 8004184:	490c      	ldr	r1, [pc, #48]	@ (80041b8 <__NVIC_SetPriority+0x4c>)
 8004186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418a:	0112      	lsls	r2, r2, #4
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	440b      	add	r3, r1
 8004190:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004194:	e00a      	b.n	80041ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	b2da      	uxtb	r2, r3
 800419a:	4908      	ldr	r1, [pc, #32]	@ (80041bc <__NVIC_SetPriority+0x50>)
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	3b04      	subs	r3, #4
 80041a4:	0112      	lsls	r2, r2, #4
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	440b      	add	r3, r1
 80041aa:	761a      	strb	r2, [r3, #24]
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	e000e100 	.word	0xe000e100
 80041bc:	e000ed00 	.word	0xe000ed00

080041c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b089      	sub	sp, #36	@ 0x24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f1c3 0307 	rsb	r3, r3, #7
 80041da:	2b04      	cmp	r3, #4
 80041dc:	bf28      	it	cs
 80041de:	2304      	movcs	r3, #4
 80041e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	3304      	adds	r3, #4
 80041e6:	2b06      	cmp	r3, #6
 80041e8:	d902      	bls.n	80041f0 <NVIC_EncodePriority+0x30>
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	3b03      	subs	r3, #3
 80041ee:	e000      	b.n	80041f2 <NVIC_EncodePriority+0x32>
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041f4:	f04f 32ff 	mov.w	r2, #4294967295
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	43da      	mvns	r2, r3
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	401a      	ands	r2, r3
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004208:	f04f 31ff 	mov.w	r1, #4294967295
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	fa01 f303 	lsl.w	r3, r1, r3
 8004212:	43d9      	mvns	r1, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004218:	4313      	orrs	r3, r2
         );
}
 800421a:	4618      	mov	r0, r3
 800421c:	3724      	adds	r7, #36	@ 0x24
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
	...

08004228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	3b01      	subs	r3, #1
 8004234:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004238:	d301      	bcc.n	800423e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800423a:	2301      	movs	r3, #1
 800423c:	e00f      	b.n	800425e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800423e:	4a0a      	ldr	r2, [pc, #40]	@ (8004268 <SysTick_Config+0x40>)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3b01      	subs	r3, #1
 8004244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004246:	210f      	movs	r1, #15
 8004248:	f04f 30ff 	mov.w	r0, #4294967295
 800424c:	f7ff ff8e 	bl	800416c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004250:	4b05      	ldr	r3, [pc, #20]	@ (8004268 <SysTick_Config+0x40>)
 8004252:	2200      	movs	r2, #0
 8004254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004256:	4b04      	ldr	r3, [pc, #16]	@ (8004268 <SysTick_Config+0x40>)
 8004258:	2207      	movs	r2, #7
 800425a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	e000e010 	.word	0xe000e010

0800426c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f7ff ff29 	bl	80040cc <__NVIC_SetPriorityGrouping>
}
 800427a:	bf00      	nop
 800427c:	3708      	adds	r7, #8
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004282:	b580      	push	{r7, lr}
 8004284:	b086      	sub	sp, #24
 8004286:	af00      	add	r7, sp, #0
 8004288:	4603      	mov	r3, r0
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	607a      	str	r2, [r7, #4]
 800428e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004294:	f7ff ff3e 	bl	8004114 <__NVIC_GetPriorityGrouping>
 8004298:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68b9      	ldr	r1, [r7, #8]
 800429e:	6978      	ldr	r0, [r7, #20]
 80042a0:	f7ff ff8e 	bl	80041c0 <NVIC_EncodePriority>
 80042a4:	4602      	mov	r2, r0
 80042a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042aa:	4611      	mov	r1, r2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7ff ff5d 	bl	800416c <__NVIC_SetPriority>
}
 80042b2:	bf00      	nop
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b082      	sub	sp, #8
 80042be:	af00      	add	r7, sp, #0
 80042c0:	4603      	mov	r3, r0
 80042c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7ff ff31 	bl	8004130 <__NVIC_EnableIRQ>
}
 80042ce:	bf00      	nop
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	b082      	sub	sp, #8
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f7ff ffa2 	bl	8004228 <SysTick_Config>
 80042e4:	4603      	mov	r3, r0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042fc:	f7ff faa4 	bl	8003848 <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d101      	bne.n	800430c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e099      	b.n	8004440 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0201 	bic.w	r2, r2, #1
 800432a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800432c:	e00f      	b.n	800434e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800432e:	f7ff fa8b 	bl	8003848 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b05      	cmp	r3, #5
 800433a:	d908      	bls.n	800434e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2220      	movs	r2, #32
 8004340:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2203      	movs	r2, #3
 8004346:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e078      	b.n	8004440 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1e8      	bne.n	800432e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	4b38      	ldr	r3, [pc, #224]	@ (8004448 <HAL_DMA_Init+0x158>)
 8004368:	4013      	ands	r3, r2
 800436a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800437a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004386:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004392:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	4313      	orrs	r3, r2
 800439e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d107      	bne.n	80043b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	4313      	orrs	r3, r2
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	f023 0307 	bic.w	r3, r3, #7
 80043ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d117      	bne.n	8004412 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00e      	beq.n	8004412 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 fb01 	bl	80049fc <DMA_CheckFifoParam>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d008      	beq.n	8004412 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2240      	movs	r2, #64	@ 0x40
 8004404:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800440e:	2301      	movs	r3, #1
 8004410:	e016      	b.n	8004440 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 fab8 	bl	8004990 <DMA_CalcBaseAndBitshift>
 8004420:	4603      	mov	r3, r0
 8004422:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004428:	223f      	movs	r2, #63	@ 0x3f
 800442a:	409a      	lsls	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	f010803f 	.word	0xf010803f

0800444c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004462:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_DMA_Start_IT+0x26>
 800446e:	2302      	movs	r3, #2
 8004470:	e040      	b.n	80044f4 <HAL_DMA_Start_IT+0xa8>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b01      	cmp	r3, #1
 8004484:	d12f      	bne.n	80044e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2202      	movs	r2, #2
 800448a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	68b9      	ldr	r1, [r7, #8]
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 fa4a 	bl	8004934 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a4:	223f      	movs	r2, #63	@ 0x3f
 80044a6:	409a      	lsls	r2, r3
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 0216 	orr.w	r2, r2, #22
 80044ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d007      	beq.n	80044d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0208 	orr.w	r2, r2, #8
 80044d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0201 	orr.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	e005      	b.n	80044f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80044ee:	2302      	movs	r3, #2
 80044f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80044f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004508:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800450a:	f7ff f99d 	bl	8003848 <HAL_GetTick>
 800450e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b02      	cmp	r3, #2
 800451a:	d008      	beq.n	800452e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2280      	movs	r2, #128	@ 0x80
 8004520:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e052      	b.n	80045d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 0216 	bic.w	r2, r2, #22
 800453c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695a      	ldr	r2, [r3, #20]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800454c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d103      	bne.n	800455e <HAL_DMA_Abort+0x62>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800455a:	2b00      	cmp	r3, #0
 800455c:	d007      	beq.n	800456e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 0208 	bic.w	r2, r2, #8
 800456c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0201 	bic.w	r2, r2, #1
 800457c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800457e:	e013      	b.n	80045a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004580:	f7ff f962 	bl	8003848 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b05      	cmp	r3, #5
 800458c:	d90c      	bls.n	80045a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2220      	movs	r2, #32
 8004592:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2203      	movs	r2, #3
 8004598:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e015      	b.n	80045d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1e4      	bne.n	8004580 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ba:	223f      	movs	r2, #63	@ 0x3f
 80045bc:	409a      	lsls	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d004      	beq.n	80045fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2280      	movs	r2, #128	@ 0x80
 80045f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e00c      	b.n	8004614 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2205      	movs	r2, #5
 80045fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f022 0201 	bic.w	r2, r2, #1
 8004610:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800462c:	4b8e      	ldr	r3, [pc, #568]	@ (8004868 <HAL_DMA_IRQHandler+0x248>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a8e      	ldr	r2, [pc, #568]	@ (800486c <HAL_DMA_IRQHandler+0x24c>)
 8004632:	fba2 2303 	umull	r2, r3, r2, r3
 8004636:	0a9b      	lsrs	r3, r3, #10
 8004638:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800464a:	2208      	movs	r2, #8
 800464c:	409a      	lsls	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	4013      	ands	r3, r2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d01a      	beq.n	800468c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0304 	and.w	r3, r3, #4
 8004660:	2b00      	cmp	r3, #0
 8004662:	d013      	beq.n	800468c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0204 	bic.w	r2, r2, #4
 8004672:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004678:	2208      	movs	r2, #8
 800467a:	409a      	lsls	r2, r3
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004684:	f043 0201 	orr.w	r2, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004690:	2201      	movs	r2, #1
 8004692:	409a      	lsls	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	4013      	ands	r3, r2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d012      	beq.n	80046c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00b      	beq.n	80046c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ae:	2201      	movs	r2, #1
 80046b0:	409a      	lsls	r2, r3
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ba:	f043 0202 	orr.w	r2, r3, #2
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c6:	2204      	movs	r2, #4
 80046c8:	409a      	lsls	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d012      	beq.n	80046f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00b      	beq.n	80046f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e4:	2204      	movs	r2, #4
 80046e6:	409a      	lsls	r2, r3
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f0:	f043 0204 	orr.w	r2, r3, #4
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046fc:	2210      	movs	r2, #16
 80046fe:	409a      	lsls	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4013      	ands	r3, r2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d043      	beq.n	8004790 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0308 	and.w	r3, r3, #8
 8004712:	2b00      	cmp	r3, #0
 8004714:	d03c      	beq.n	8004790 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471a:	2210      	movs	r2, #16
 800471c:	409a      	lsls	r2, r3
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d018      	beq.n	8004762 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d108      	bne.n	8004750 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004742:	2b00      	cmp	r3, #0
 8004744:	d024      	beq.n	8004790 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	4798      	blx	r3
 800474e:	e01f      	b.n	8004790 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004754:	2b00      	cmp	r3, #0
 8004756:	d01b      	beq.n	8004790 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	4798      	blx	r3
 8004760:	e016      	b.n	8004790 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800476c:	2b00      	cmp	r3, #0
 800476e:	d107      	bne.n	8004780 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0208 	bic.w	r2, r2, #8
 800477e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004784:	2b00      	cmp	r3, #0
 8004786:	d003      	beq.n	8004790 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004794:	2220      	movs	r2, #32
 8004796:	409a      	lsls	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	4013      	ands	r3, r2
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 808f 	beq.w	80048c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0310 	and.w	r3, r3, #16
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 8087 	beq.w	80048c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b6:	2220      	movs	r2, #32
 80047b8:	409a      	lsls	r2, r3
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b05      	cmp	r3, #5
 80047c8:	d136      	bne.n	8004838 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f022 0216 	bic.w	r2, r2, #22
 80047d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695a      	ldr	r2, [r3, #20]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d103      	bne.n	80047fa <HAL_DMA_IRQHandler+0x1da>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d007      	beq.n	800480a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0208 	bic.w	r2, r2, #8
 8004808:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480e:	223f      	movs	r2, #63	@ 0x3f
 8004810:	409a      	lsls	r2, r3
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800482a:	2b00      	cmp	r3, #0
 800482c:	d07e      	beq.n	800492c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	4798      	blx	r3
        }
        return;
 8004836:	e079      	b.n	800492c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d01d      	beq.n	8004882 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10d      	bne.n	8004870 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004858:	2b00      	cmp	r3, #0
 800485a:	d031      	beq.n	80048c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	4798      	blx	r3
 8004864:	e02c      	b.n	80048c0 <HAL_DMA_IRQHandler+0x2a0>
 8004866:	bf00      	nop
 8004868:	20000004 	.word	0x20000004
 800486c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004874:	2b00      	cmp	r3, #0
 8004876:	d023      	beq.n	80048c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4798      	blx	r3
 8004880:	e01e      	b.n	80048c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10f      	bne.n	80048b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f022 0210 	bic.w	r2, r2, #16
 800489e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d032      	beq.n	800492e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d022      	beq.n	800491a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2205      	movs	r2, #5
 80048d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 0201 	bic.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	3301      	adds	r3, #1
 80048f0:	60bb      	str	r3, [r7, #8]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d307      	bcc.n	8004908 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1f2      	bne.n	80048ec <HAL_DMA_IRQHandler+0x2cc>
 8004906:	e000      	b.n	800490a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004908:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491e:	2b00      	cmp	r3, #0
 8004920:	d005      	beq.n	800492e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	4798      	blx	r3
 800492a:	e000      	b.n	800492e <HAL_DMA_IRQHandler+0x30e>
        return;
 800492c:	bf00      	nop
    }
  }
}
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004950:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	2b40      	cmp	r3, #64	@ 0x40
 8004960:	d108      	bne.n	8004974 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004972:	e007      	b.n	8004984 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	60da      	str	r2, [r3, #12]
}
 8004984:	bf00      	nop
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	b2db      	uxtb	r3, r3
 800499e:	3b10      	subs	r3, #16
 80049a0:	4a14      	ldr	r2, [pc, #80]	@ (80049f4 <DMA_CalcBaseAndBitshift+0x64>)
 80049a2:	fba2 2303 	umull	r2, r3, r2, r3
 80049a6:	091b      	lsrs	r3, r3, #4
 80049a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80049aa:	4a13      	ldr	r2, [pc, #76]	@ (80049f8 <DMA_CalcBaseAndBitshift+0x68>)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4413      	add	r3, r2
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	461a      	mov	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b03      	cmp	r3, #3
 80049bc:	d909      	bls.n	80049d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80049c6:	f023 0303 	bic.w	r3, r3, #3
 80049ca:	1d1a      	adds	r2, r3, #4
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80049d0:	e007      	b.n	80049e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80049da:	f023 0303 	bic.w	r3, r3, #3
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3714      	adds	r7, #20
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	aaaaaaab 	.word	0xaaaaaaab
 80049f8:	0800ce60 	.word	0x0800ce60

080049fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a04:	2300      	movs	r3, #0
 8004a06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d11f      	bne.n	8004a56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b03      	cmp	r3, #3
 8004a1a:	d856      	bhi.n	8004aca <DMA_CheckFifoParam+0xce>
 8004a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a24 <DMA_CheckFifoParam+0x28>)
 8004a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a22:	bf00      	nop
 8004a24:	08004a35 	.word	0x08004a35
 8004a28:	08004a47 	.word	0x08004a47
 8004a2c:	08004a35 	.word	0x08004a35
 8004a30:	08004acb 	.word	0x08004acb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d046      	beq.n	8004ace <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a44:	e043      	b.n	8004ace <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a4e:	d140      	bne.n	8004ad2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a54:	e03d      	b.n	8004ad2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a5e:	d121      	bne.n	8004aa4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	d837      	bhi.n	8004ad6 <DMA_CheckFifoParam+0xda>
 8004a66:	a201      	add	r2, pc, #4	@ (adr r2, 8004a6c <DMA_CheckFifoParam+0x70>)
 8004a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6c:	08004a7d 	.word	0x08004a7d
 8004a70:	08004a83 	.word	0x08004a83
 8004a74:	08004a7d 	.word	0x08004a7d
 8004a78:	08004a95 	.word	0x08004a95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a80:	e030      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d025      	beq.n	8004ada <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a92:	e022      	b.n	8004ada <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a98:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a9c:	d11f      	bne.n	8004ade <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004aa2:	e01c      	b.n	8004ade <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d903      	bls.n	8004ab2 <DMA_CheckFifoParam+0xb6>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b03      	cmp	r3, #3
 8004aae:	d003      	beq.n	8004ab8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ab0:	e018      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8004ab6:	e015      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00e      	beq.n	8004ae2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ac8:	e00b      	b.n	8004ae2 <DMA_CheckFifoParam+0xe6>
      break;
 8004aca:	bf00      	nop
 8004acc:	e00a      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ace:	bf00      	nop
 8004ad0:	e008      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ad2:	bf00      	nop
 8004ad4:	e006      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ad6:	bf00      	nop
 8004ad8:	e004      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ada:	bf00      	nop
 8004adc:	e002      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004ade:	bf00      	nop
 8004ae0:	e000      	b.n	8004ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ae2:	bf00      	nop
    }
  } 
  
  return status; 
 8004ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop

08004af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b089      	sub	sp, #36	@ 0x24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b06:	2300      	movs	r3, #0
 8004b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	e16b      	b.n	8004de8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b10:	2201      	movs	r2, #1
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	fa02 f303 	lsl.w	r3, r2, r3
 8004b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4013      	ands	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	f040 815a 	bne.w	8004de2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d005      	beq.n	8004b46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d130      	bne.n	8004ba8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	2203      	movs	r2, #3
 8004b52:	fa02 f303 	lsl.w	r3, r2, r3
 8004b56:	43db      	mvns	r3, r3
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	68da      	ldr	r2, [r3, #12]
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	43db      	mvns	r3, r3
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	091b      	lsrs	r3, r3, #4
 8004b92:	f003 0201 	and.w	r2, r3, #1
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d017      	beq.n	8004be4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	2203      	movs	r2, #3
 8004bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc4:	43db      	mvns	r3, r3
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 0303 	and.w	r3, r3, #3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d123      	bne.n	8004c38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	08da      	lsrs	r2, r3, #3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	3208      	adds	r2, #8
 8004bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	220f      	movs	r2, #15
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	43db      	mvns	r3, r3
 8004c0e:	69ba      	ldr	r2, [r7, #24]
 8004c10:	4013      	ands	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	691a      	ldr	r2, [r3, #16]
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f003 0307 	and.w	r3, r3, #7
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	08da      	lsrs	r2, r3, #3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	3208      	adds	r2, #8
 8004c32:	69b9      	ldr	r1, [r7, #24]
 8004c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	2203      	movs	r2, #3
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 0203 	and.w	r2, r3, #3
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80b4 	beq.w	8004de2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	4b60      	ldr	r3, [pc, #384]	@ (8004e00 <HAL_GPIO_Init+0x30c>)
 8004c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c82:	4a5f      	ldr	r2, [pc, #380]	@ (8004e00 <HAL_GPIO_Init+0x30c>)
 8004c84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c8a:	4b5d      	ldr	r3, [pc, #372]	@ (8004e00 <HAL_GPIO_Init+0x30c>)
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c96:	4a5b      	ldr	r2, [pc, #364]	@ (8004e04 <HAL_GPIO_Init+0x310>)
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	089b      	lsrs	r3, r3, #2
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	f003 0303 	and.w	r3, r3, #3
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	220f      	movs	r2, #15
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a52      	ldr	r2, [pc, #328]	@ (8004e08 <HAL_GPIO_Init+0x314>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d02b      	beq.n	8004d1a <HAL_GPIO_Init+0x226>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a51      	ldr	r2, [pc, #324]	@ (8004e0c <HAL_GPIO_Init+0x318>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d025      	beq.n	8004d16 <HAL_GPIO_Init+0x222>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a50      	ldr	r2, [pc, #320]	@ (8004e10 <HAL_GPIO_Init+0x31c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d01f      	beq.n	8004d12 <HAL_GPIO_Init+0x21e>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a4f      	ldr	r2, [pc, #316]	@ (8004e14 <HAL_GPIO_Init+0x320>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d019      	beq.n	8004d0e <HAL_GPIO_Init+0x21a>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a4e      	ldr	r2, [pc, #312]	@ (8004e18 <HAL_GPIO_Init+0x324>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d013      	beq.n	8004d0a <HAL_GPIO_Init+0x216>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a4d      	ldr	r2, [pc, #308]	@ (8004e1c <HAL_GPIO_Init+0x328>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d00d      	beq.n	8004d06 <HAL_GPIO_Init+0x212>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a4c      	ldr	r2, [pc, #304]	@ (8004e20 <HAL_GPIO_Init+0x32c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d007      	beq.n	8004d02 <HAL_GPIO_Init+0x20e>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a4b      	ldr	r2, [pc, #300]	@ (8004e24 <HAL_GPIO_Init+0x330>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <HAL_GPIO_Init+0x20a>
 8004cfa:	2307      	movs	r3, #7
 8004cfc:	e00e      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004cfe:	2308      	movs	r3, #8
 8004d00:	e00c      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d02:	2306      	movs	r3, #6
 8004d04:	e00a      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d06:	2305      	movs	r3, #5
 8004d08:	e008      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d0a:	2304      	movs	r3, #4
 8004d0c:	e006      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e004      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d12:	2302      	movs	r3, #2
 8004d14:	e002      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d16:	2301      	movs	r3, #1
 8004d18:	e000      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	69fa      	ldr	r2, [r7, #28]
 8004d1e:	f002 0203 	and.w	r2, r2, #3
 8004d22:	0092      	lsls	r2, r2, #2
 8004d24:	4093      	lsls	r3, r2
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d2c:	4935      	ldr	r1, [pc, #212]	@ (8004e04 <HAL_GPIO_Init+0x310>)
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	089b      	lsrs	r3, r3, #2
 8004d32:	3302      	adds	r3, #2
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	43db      	mvns	r3, r3
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	4013      	ands	r3, r2
 8004d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d5e:	4a32      	ldr	r2, [pc, #200]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d64:	4b30      	ldr	r3, [pc, #192]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	43db      	mvns	r3, r3
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	4013      	ands	r3, r2
 8004d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d88:	4a27      	ldr	r2, [pc, #156]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d8e:	4b26      	ldr	r3, [pc, #152]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	43db      	mvns	r3, r3
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004db2:	4a1d      	ldr	r2, [pc, #116]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004db8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	43db      	mvns	r3, r3
 8004dc2:	69ba      	ldr	r2, [r7, #24]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ddc:	4a12      	ldr	r2, [pc, #72]	@ (8004e28 <HAL_GPIO_Init+0x334>)
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	3301      	adds	r3, #1
 8004de6:	61fb      	str	r3, [r7, #28]
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	2b0f      	cmp	r3, #15
 8004dec:	f67f ae90 	bls.w	8004b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	3724      	adds	r7, #36	@ 0x24
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	40023800 	.word	0x40023800
 8004e04:	40013800 	.word	0x40013800
 8004e08:	40020000 	.word	0x40020000
 8004e0c:	40020400 	.word	0x40020400
 8004e10:	40020800 	.word	0x40020800
 8004e14:	40020c00 	.word	0x40020c00
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	40021400 	.word	0x40021400
 8004e20:	40021800 	.word	0x40021800
 8004e24:	40021c00 	.word	0x40021c00
 8004e28:	40013c00 	.word	0x40013c00

08004e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	460b      	mov	r3, r1
 8004e36:	807b      	strh	r3, [r7, #2]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e3c:	787b      	ldrb	r3, [r7, #1]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e42:	887a      	ldrh	r2, [r7, #2]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e48:	e003      	b.n	8004e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e4a:	887b      	ldrh	r3, [r7, #2]
 8004e4c:	041a      	lsls	r2, r3, #16
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	619a      	str	r2, [r3, #24]
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
	...

08004e60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e12b      	b.n	80050ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fc fc30 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	@ 0x24
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0201 	bic.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004eb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ec2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ec4:	f001 fbfc 	bl	80066c0 <HAL_RCC_GetPCLK1Freq>
 8004ec8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	4a81      	ldr	r2, [pc, #516]	@ (80050d4 <HAL_I2C_Init+0x274>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d807      	bhi.n	8004ee4 <HAL_I2C_Init+0x84>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4a80      	ldr	r2, [pc, #512]	@ (80050d8 <HAL_I2C_Init+0x278>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	bf94      	ite	ls
 8004edc:	2301      	movls	r3, #1
 8004ede:	2300      	movhi	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	e006      	b.n	8004ef2 <HAL_I2C_Init+0x92>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4a7d      	ldr	r2, [pc, #500]	@ (80050dc <HAL_I2C_Init+0x27c>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	bf94      	ite	ls
 8004eec:	2301      	movls	r3, #1
 8004eee:	2300      	movhi	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e0e7      	b.n	80050ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4a78      	ldr	r2, [pc, #480]	@ (80050e0 <HAL_I2C_Init+0x280>)
 8004efe:	fba2 2303 	umull	r2, r3, r2, r3
 8004f02:	0c9b      	lsrs	r3, r3, #18
 8004f04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	4a6a      	ldr	r2, [pc, #424]	@ (80050d4 <HAL_I2C_Init+0x274>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d802      	bhi.n	8004f34 <HAL_I2C_Init+0xd4>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	3301      	adds	r3, #1
 8004f32:	e009      	b.n	8004f48 <HAL_I2C_Init+0xe8>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	4a69      	ldr	r2, [pc, #420]	@ (80050e4 <HAL_I2C_Init+0x284>)
 8004f40:	fba2 2303 	umull	r2, r3, r2, r3
 8004f44:	099b      	lsrs	r3, r3, #6
 8004f46:	3301      	adds	r3, #1
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	495c      	ldr	r1, [pc, #368]	@ (80050d4 <HAL_I2C_Init+0x274>)
 8004f64:	428b      	cmp	r3, r1
 8004f66:	d819      	bhi.n	8004f9c <HAL_I2C_Init+0x13c>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	1e59      	subs	r1, r3, #1
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f76:	1c59      	adds	r1, r3, #1
 8004f78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f7c:	400b      	ands	r3, r1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00a      	beq.n	8004f98 <HAL_I2C_Init+0x138>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1e59      	subs	r1, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f90:	3301      	adds	r3, #1
 8004f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f96:	e051      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	e04f      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d111      	bne.n	8004fc8 <HAL_I2C_Init+0x168>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	1e58      	subs	r0, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6859      	ldr	r1, [r3, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	440b      	add	r3, r1
 8004fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	bf0c      	ite	eq
 8004fc0:	2301      	moveq	r3, #1
 8004fc2:	2300      	movne	r3, #0
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	e012      	b.n	8004fee <HAL_I2C_Init+0x18e>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	1e58      	subs	r0, r3, #1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6859      	ldr	r1, [r3, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	440b      	add	r3, r1
 8004fd6:	0099      	lsls	r1, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fde:	3301      	adds	r3, #1
 8004fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	bf0c      	ite	eq
 8004fe8:	2301      	moveq	r3, #1
 8004fea:	2300      	movne	r3, #0
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_I2C_Init+0x196>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e022      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10e      	bne.n	800501c <HAL_I2C_Init+0x1bc>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	1e58      	subs	r0, r3, #1
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6859      	ldr	r1, [r3, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	440b      	add	r3, r1
 800500c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005010:	3301      	adds	r3, #1
 8005012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800501a:	e00f      	b.n	800503c <HAL_I2C_Init+0x1dc>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1e58      	subs	r0, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6859      	ldr	r1, [r3, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	0099      	lsls	r1, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005032:	3301      	adds	r3, #1
 8005034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005038:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	6809      	ldr	r1, [r1, #0]
 8005040:	4313      	orrs	r3, r2
 8005042:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69da      	ldr	r2, [r3, #28]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800506a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6911      	ldr	r1, [r2, #16]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	68d2      	ldr	r2, [r2, #12]
 8005076:	4311      	orrs	r1, r2
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	430b      	orrs	r3, r1
 800507e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695a      	ldr	r2, [r3, #20]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0201 	orr.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	000186a0 	.word	0x000186a0
 80050d8:	001e847f 	.word	0x001e847f
 80050dc:	003d08ff 	.word	0x003d08ff
 80050e0:	431bde83 	.word	0x431bde83
 80050e4:	10624dd3 	.word	0x10624dd3

080050e8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	4608      	mov	r0, r1
 80050f2:	4611      	mov	r1, r2
 80050f4:	461a      	mov	r2, r3
 80050f6:	4603      	mov	r3, r0
 80050f8:	817b      	strh	r3, [r7, #10]
 80050fa:	460b      	mov	r3, r1
 80050fc:	813b      	strh	r3, [r7, #8]
 80050fe:	4613      	mov	r3, r2
 8005100:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005102:	f7fe fba1 	bl	8003848 <HAL_GetTick>
 8005106:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b20      	cmp	r3, #32
 8005112:	f040 80d9 	bne.w	80052c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	2319      	movs	r3, #25
 800511c:	2201      	movs	r2, #1
 800511e:	496d      	ldr	r1, [pc, #436]	@ (80052d4 <HAL_I2C_Mem_Write+0x1ec>)
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 fc7f 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800512c:	2302      	movs	r3, #2
 800512e:	e0cc      	b.n	80052ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005136:	2b01      	cmp	r3, #1
 8005138:	d101      	bne.n	800513e <HAL_I2C_Mem_Write+0x56>
 800513a:	2302      	movs	r3, #2
 800513c:	e0c5      	b.n	80052ca <HAL_I2C_Mem_Write+0x1e2>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b01      	cmp	r3, #1
 8005152:	d007      	beq.n	8005164 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0201 	orr.w	r2, r2, #1
 8005162:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005172:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2221      	movs	r2, #33	@ 0x21
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2240      	movs	r2, #64	@ 0x40
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a3a      	ldr	r2, [r7, #32]
 800518e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005194:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	4a4d      	ldr	r2, [pc, #308]	@ (80052d8 <HAL_I2C_Mem_Write+0x1f0>)
 80051a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051a6:	88f8      	ldrh	r0, [r7, #6]
 80051a8:	893a      	ldrh	r2, [r7, #8]
 80051aa:	8979      	ldrh	r1, [r7, #10]
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	9301      	str	r3, [sp, #4]
 80051b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	4603      	mov	r3, r0
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f000 fab6 	bl	8005728 <I2C_RequestMemoryWrite>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d052      	beq.n	8005268 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e081      	b.n	80052ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 fd00 	bl	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00d      	beq.n	80051f2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051da:	2b04      	cmp	r3, #4
 80051dc:	d107      	bne.n	80051ee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e06b      	b.n	80052ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f6:	781a      	ldrb	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520c:	3b01      	subs	r3, #1
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29a      	uxth	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	f003 0304 	and.w	r3, r3, #4
 800522c:	2b04      	cmp	r3, #4
 800522e:	d11b      	bne.n	8005268 <HAL_I2C_Mem_Write+0x180>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005234:	2b00      	cmp	r3, #0
 8005236:	d017      	beq.n	8005268 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523c:	781a      	ldrb	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1aa      	bne.n	80051c6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fcec 	bl	8005c52 <I2C_WaitOnBTFFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00d      	beq.n	800529c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005284:	2b04      	cmp	r3, #4
 8005286:	d107      	bne.n	8005298 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005296:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e016      	b.n	80052ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80052c4:	2300      	movs	r3, #0
 80052c6:	e000      	b.n	80052ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80052c8:	2302      	movs	r3, #2
  }
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3718      	adds	r7, #24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	00100002 	.word	0x00100002
 80052d8:	ffff0000 	.word	0xffff0000

080052dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08c      	sub	sp, #48	@ 0x30
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	4608      	mov	r0, r1
 80052e6:	4611      	mov	r1, r2
 80052e8:	461a      	mov	r2, r3
 80052ea:	4603      	mov	r3, r0
 80052ec:	817b      	strh	r3, [r7, #10]
 80052ee:	460b      	mov	r3, r1
 80052f0:	813b      	strh	r3, [r7, #8]
 80052f2:	4613      	mov	r3, r2
 80052f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052f6:	f7fe faa7 	bl	8003848 <HAL_GetTick>
 80052fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b20      	cmp	r3, #32
 8005306:	f040 8208 	bne.w	800571a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	2319      	movs	r3, #25
 8005310:	2201      	movs	r2, #1
 8005312:	497b      	ldr	r1, [pc, #492]	@ (8005500 <HAL_I2C_Mem_Read+0x224>)
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fb85 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005320:	2302      	movs	r3, #2
 8005322:	e1fb      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800532a:	2b01      	cmp	r3, #1
 800532c:	d101      	bne.n	8005332 <HAL_I2C_Mem_Read+0x56>
 800532e:	2302      	movs	r3, #2
 8005330:	e1f4      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b01      	cmp	r3, #1
 8005346:	d007      	beq.n	8005358 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f042 0201 	orr.w	r2, r2, #1
 8005356:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005366:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2222      	movs	r2, #34	@ 0x22
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2240      	movs	r2, #64	@ 0x40
 8005374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005382:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005388:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	4a5b      	ldr	r2, [pc, #364]	@ (8005504 <HAL_I2C_Mem_Read+0x228>)
 8005398:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800539a:	88f8      	ldrh	r0, [r7, #6]
 800539c:	893a      	ldrh	r2, [r7, #8]
 800539e:	8979      	ldrh	r1, [r7, #10]
 80053a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a2:	9301      	str	r3, [sp, #4]
 80053a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	4603      	mov	r3, r0
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 fa52 	bl	8005854 <I2C_RequestMemoryRead>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e1b0      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d113      	bne.n	80053ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053c2:	2300      	movs	r3, #0
 80053c4:	623b      	str	r3, [r7, #32]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	623b      	str	r3, [r7, #32]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	623b      	str	r3, [r7, #32]
 80053d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053e6:	601a      	str	r2, [r3, #0]
 80053e8:	e184      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d11b      	bne.n	800542a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005400:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005402:	2300      	movs	r3, #0
 8005404:	61fb      	str	r3, [r7, #28]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	695b      	ldr	r3, [r3, #20]
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	61fb      	str	r3, [r7, #28]
 8005416:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005426:	601a      	str	r2, [r3, #0]
 8005428:	e164      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800542e:	2b02      	cmp	r3, #2
 8005430:	d11b      	bne.n	800546a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005440:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005450:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	61bb      	str	r3, [r7, #24]
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	e144      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800546a:	2300      	movs	r3, #0
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005480:	e138      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005486:	2b03      	cmp	r3, #3
 8005488:	f200 80f1 	bhi.w	800566e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005490:	2b01      	cmp	r3, #1
 8005492:	d123      	bne.n	80054dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005496:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	f000 fc1b 	bl	8005cd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e139      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691a      	ldr	r2, [r3, #16]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ba:	1c5a      	adds	r2, r3, #1
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c4:	3b01      	subs	r3, #1
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	3b01      	subs	r3, #1
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054da:	e10b      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d14e      	bne.n	8005582 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ea:	2200      	movs	r2, #0
 80054ec:	4906      	ldr	r1, [pc, #24]	@ (8005508 <HAL_I2C_Mem_Read+0x22c>)
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 fa98 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d008      	beq.n	800550c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e10e      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
 80054fe:	bf00      	nop
 8005500:	00100002 	.word	0x00100002
 8005504:	ffff0000 	.word	0xffff0000
 8005508:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800551a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691a      	ldr	r2, [r3, #16]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	b2d2      	uxtb	r2, r2
 8005528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005538:	3b01      	subs	r3, #1
 800553a:	b29a      	uxth	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29a      	uxth	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	691a      	ldr	r2, [r3, #16]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	1c5a      	adds	r2, r3, #1
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005576:	b29b      	uxth	r3, r3
 8005578:	3b01      	subs	r3, #1
 800557a:	b29a      	uxth	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005580:	e0b8      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005588:	2200      	movs	r2, #0
 800558a:	4966      	ldr	r1, [pc, #408]	@ (8005724 <HAL_I2C_Mem_Read+0x448>)
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f000 fa49 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e0bf      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	691a      	ldr	r2, [r3, #16]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	b2d2      	uxtb	r2, r2
 80055b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e4:	2200      	movs	r2, #0
 80055e6:	494f      	ldr	r1, [pc, #316]	@ (8005724 <HAL_I2C_Mem_Read+0x448>)
 80055e8:	68f8      	ldr	r0, [r7, #12]
 80055ea:	f000 fa1b 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d001      	beq.n	80055f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e091      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	691a      	ldr	r2, [r3, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29a      	uxth	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	691a      	ldr	r2, [r3, #16]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005644:	b2d2      	uxtb	r2, r2
 8005646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	1c5a      	adds	r2, r3, #1
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005656:	3b01      	subs	r3, #1
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005662:	b29b      	uxth	r3, r3
 8005664:	3b01      	subs	r3, #1
 8005666:	b29a      	uxth	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800566c:	e042      	b.n	80056f4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800566e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005670:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f000 fb2e 	bl	8005cd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e04c      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	691a      	ldr	r2, [r3, #16]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568c:	b2d2      	uxtb	r2, r2
 800568e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005694:	1c5a      	adds	r2, r3, #1
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569e:	3b01      	subs	r3, #1
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d118      	bne.n	80056f4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056cc:	b2d2      	uxtb	r2, r2
 80056ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	3b01      	subs	r3, #1
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f47f aec2 	bne.w	8005482 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2220      	movs	r2, #32
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005716:	2300      	movs	r3, #0
 8005718:	e000      	b.n	800571c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800571a:	2302      	movs	r3, #2
  }
}
 800571c:	4618      	mov	r0, r3
 800571e:	3728      	adds	r7, #40	@ 0x28
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	00010004 	.word	0x00010004

08005728 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b088      	sub	sp, #32
 800572c:	af02      	add	r7, sp, #8
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	4608      	mov	r0, r1
 8005732:	4611      	mov	r1, r2
 8005734:	461a      	mov	r2, r3
 8005736:	4603      	mov	r3, r0
 8005738:	817b      	strh	r3, [r7, #10]
 800573a:	460b      	mov	r3, r1
 800573c:	813b      	strh	r3, [r7, #8]
 800573e:	4613      	mov	r3, r2
 8005740:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005750:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	2200      	movs	r2, #0
 800575a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 f960 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00d      	beq.n	8005786 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005778:	d103      	bne.n	8005782 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005780:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e05f      	b.n	8005846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005786:	897b      	ldrh	r3, [r7, #10]
 8005788:	b2db      	uxtb	r3, r3
 800578a:	461a      	mov	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005794:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	6a3a      	ldr	r2, [r7, #32]
 800579a:	492d      	ldr	r1, [pc, #180]	@ (8005850 <I2C_RequestMemoryWrite+0x128>)
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f998 	bl	8005ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d001      	beq.n	80057ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e04c      	b.n	8005846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ac:	2300      	movs	r3, #0
 80057ae:	617b      	str	r3, [r7, #20]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	617b      	str	r3, [r7, #20]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057c4:	6a39      	ldr	r1, [r7, #32]
 80057c6:	68f8      	ldr	r0, [r7, #12]
 80057c8:	f000 fa02 	bl	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00d      	beq.n	80057ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d107      	bne.n	80057ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e02b      	b.n	8005846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057ee:	88fb      	ldrh	r3, [r7, #6]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d105      	bne.n	8005800 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057f4:	893b      	ldrh	r3, [r7, #8]
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	611a      	str	r2, [r3, #16]
 80057fe:	e021      	b.n	8005844 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005800:	893b      	ldrh	r3, [r7, #8]
 8005802:	0a1b      	lsrs	r3, r3, #8
 8005804:	b29b      	uxth	r3, r3
 8005806:	b2da      	uxtb	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800580e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005810:	6a39      	ldr	r1, [r7, #32]
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 f9dc 	bl	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00d      	beq.n	800583a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005822:	2b04      	cmp	r3, #4
 8005824:	d107      	bne.n	8005836 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005834:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e005      	b.n	8005846 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800583a:	893b      	ldrh	r3, [r7, #8]
 800583c:	b2da      	uxtb	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3718      	adds	r7, #24
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	00010002 	.word	0x00010002

08005854 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af02      	add	r7, sp, #8
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	4608      	mov	r0, r1
 800585e:	4611      	mov	r1, r2
 8005860:	461a      	mov	r2, r3
 8005862:	4603      	mov	r3, r0
 8005864:	817b      	strh	r3, [r7, #10]
 8005866:	460b      	mov	r3, r1
 8005868:	813b      	strh	r3, [r7, #8]
 800586a:	4613      	mov	r3, r2
 800586c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800587c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800588c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800588e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	2200      	movs	r2, #0
 8005896:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f8c2 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00d      	beq.n	80058c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058b4:	d103      	bne.n	80058be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e0aa      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058c2:	897b      	ldrh	r3, [r7, #10]
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	461a      	mov	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d4:	6a3a      	ldr	r2, [r7, #32]
 80058d6:	4952      	ldr	r1, [pc, #328]	@ (8005a20 <I2C_RequestMemoryRead+0x1cc>)
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f8fa 	bl	8005ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e097      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058e8:	2300      	movs	r3, #0
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	617b      	str	r3, [r7, #20]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005900:	6a39      	ldr	r1, [r7, #32]
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 f964 	bl	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00d      	beq.n	800592a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005912:	2b04      	cmp	r3, #4
 8005914:	d107      	bne.n	8005926 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005924:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e076      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800592a:	88fb      	ldrh	r3, [r7, #6]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d105      	bne.n	800593c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005930:	893b      	ldrh	r3, [r7, #8]
 8005932:	b2da      	uxtb	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	611a      	str	r2, [r3, #16]
 800593a:	e021      	b.n	8005980 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800593c:	893b      	ldrh	r3, [r7, #8]
 800593e:	0a1b      	lsrs	r3, r3, #8
 8005940:	b29b      	uxth	r3, r3
 8005942:	b2da      	uxtb	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800594a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800594c:	6a39      	ldr	r1, [r7, #32]
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f93e 	bl	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00d      	beq.n	8005976 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595e:	2b04      	cmp	r3, #4
 8005960:	d107      	bne.n	8005972 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005970:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e050      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005976:	893b      	ldrh	r3, [r7, #8]
 8005978:	b2da      	uxtb	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005982:	6a39      	ldr	r1, [r7, #32]
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f000 f923 	bl	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00d      	beq.n	80059ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005994:	2b04      	cmp	r3, #4
 8005996:	d107      	bne.n	80059a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e035      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	6a3b      	ldr	r3, [r7, #32]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 f82b 	bl	8005a24 <I2C_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00d      	beq.n	80059f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e2:	d103      	bne.n	80059ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e013      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059f0:	897b      	ldrh	r3, [r7, #10]
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	f043 0301 	orr.w	r3, r3, #1
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a02:	6a3a      	ldr	r2, [r7, #32]
 8005a04:	4906      	ldr	r1, [pc, #24]	@ (8005a20 <I2C_RequestMemoryRead+0x1cc>)
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f000 f863 	bl	8005ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e000      	b.n	8005a18 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3718      	adds	r7, #24
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	00010002 	.word	0x00010002

08005a24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	4613      	mov	r3, r2
 8005a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a34:	e025      	b.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3c:	d021      	beq.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3e:	f7fd ff03 	bl	8003848 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d302      	bcc.n	8005a54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d116      	bne.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a6e:	f043 0220 	orr.w	r2, r3, #32
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e023      	b.n	8005aca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d10d      	bne.n	8005aa8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	43da      	mvns	r2, r3
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	4013      	ands	r3, r2
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	bf0c      	ite	eq
 8005a9e:	2301      	moveq	r3, #1
 8005aa0:	2300      	movne	r3, #0
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	e00c      	b.n	8005ac2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	43da      	mvns	r2, r3
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	bf0c      	ite	eq
 8005aba:	2301      	moveq	r3, #1
 8005abc:	2300      	movne	r3, #0
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	79fb      	ldrb	r3, [r7, #7]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d0b6      	beq.n	8005a36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b084      	sub	sp, #16
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	60f8      	str	r0, [r7, #12]
 8005ada:	60b9      	str	r1, [r7, #8]
 8005adc:	607a      	str	r2, [r7, #4]
 8005ade:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ae0:	e051      	b.n	8005b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005af0:	d123      	bne.n	8005b3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005b0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2220      	movs	r2, #32
 8005b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b26:	f043 0204 	orr.w	r2, r3, #4
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e046      	b.n	8005bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b40:	d021      	beq.n	8005b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b42:	f7fd fe81 	bl	8003848 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d302      	bcc.n	8005b58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d116      	bne.n	8005b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b72:	f043 0220 	orr.w	r2, r3, #32
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e020      	b.n	8005bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	0c1b      	lsrs	r3, r3, #16
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d10c      	bne.n	8005baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	43da      	mvns	r2, r3
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	bf14      	ite	ne
 8005ba2:	2301      	movne	r3, #1
 8005ba4:	2300      	moveq	r3, #0
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	e00b      	b.n	8005bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	43da      	mvns	r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	bf14      	ite	ne
 8005bbc:	2301      	movne	r3, #1
 8005bbe:	2300      	moveq	r3, #0
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d18d      	bne.n	8005ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bdc:	e02d      	b.n	8005c3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 f8ce 	bl	8005d80 <I2C_IsAcknowledgeFailed>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e02d      	b.n	8005c4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf4:	d021      	beq.n	8005c3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf6:	f7fd fe27 	bl	8003848 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d302      	bcc.n	8005c0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d116      	bne.n	8005c3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2220      	movs	r2, #32
 8005c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c26:	f043 0220 	orr.w	r2, r3, #32
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e007      	b.n	8005c4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c44:	2b80      	cmp	r3, #128	@ 0x80
 8005c46:	d1ca      	bne.n	8005bde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b084      	sub	sp, #16
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c5e:	e02d      	b.n	8005cbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 f88d 	bl	8005d80 <I2C_IsAcknowledgeFailed>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d001      	beq.n	8005c70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e02d      	b.n	8005ccc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c76:	d021      	beq.n	8005cbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c78:	f7fd fde6 	bl	8003848 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d302      	bcc.n	8005c8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d116      	bne.n	8005cbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca8:	f043 0220 	orr.w	r2, r3, #32
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e007      	b.n	8005ccc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	f003 0304 	and.w	r3, r3, #4
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	d1ca      	bne.n	8005c60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ce0:	e042      	b.n	8005d68 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	f003 0310 	and.w	r3, r3, #16
 8005cec:	2b10      	cmp	r3, #16
 8005cee:	d119      	bne.n	8005d24 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0210 	mvn.w	r2, #16
 8005cf8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2220      	movs	r2, #32
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e029      	b.n	8005d78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d24:	f7fd fd90 	bl	8003848 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	68ba      	ldr	r2, [r7, #8]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d302      	bcc.n	8005d3a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d116      	bne.n	8005d68 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d54:	f043 0220 	orr.w	r2, r3, #32
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e007      	b.n	8005d78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d72:	2b40      	cmp	r3, #64	@ 0x40
 8005d74:	d1b5      	bne.n	8005ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d96:	d11b      	bne.n	8005dd0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005da0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbc:	f043 0204 	orr.w	r2, r3, #4
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e000      	b.n	8005dd2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
	...

08005de0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e267      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d075      	beq.n	8005eea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dfe:	4b88      	ldr	r3, [pc, #544]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f003 030c 	and.w	r3, r3, #12
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d00c      	beq.n	8005e24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e0a:	4b85      	ldr	r3, [pc, #532]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e12:	2b08      	cmp	r3, #8
 8005e14:	d112      	bne.n	8005e3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e16:	4b82      	ldr	r3, [pc, #520]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e22:	d10b      	bne.n	8005e3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e24:	4b7e      	ldr	r3, [pc, #504]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d05b      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x108>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d157      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e242      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e44:	d106      	bne.n	8005e54 <HAL_RCC_OscConfig+0x74>
 8005e46:	4b76      	ldr	r3, [pc, #472]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a75      	ldr	r2, [pc, #468]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	e01d      	b.n	8005e90 <HAL_RCC_OscConfig+0xb0>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e5c:	d10c      	bne.n	8005e78 <HAL_RCC_OscConfig+0x98>
 8005e5e:	4b70      	ldr	r3, [pc, #448]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a6f      	ldr	r2, [pc, #444]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e68:	6013      	str	r3, [r2, #0]
 8005e6a:	4b6d      	ldr	r3, [pc, #436]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a6c      	ldr	r2, [pc, #432]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	e00b      	b.n	8005e90 <HAL_RCC_OscConfig+0xb0>
 8005e78:	4b69      	ldr	r3, [pc, #420]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a68      	ldr	r2, [pc, #416]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e82:	6013      	str	r3, [r2, #0]
 8005e84:	4b66      	ldr	r3, [pc, #408]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a65      	ldr	r2, [pc, #404]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d013      	beq.n	8005ec0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e98:	f7fd fcd6 	bl	8003848 <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ea0:	f7fd fcd2 	bl	8003848 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b64      	cmp	r3, #100	@ 0x64
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e207      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eb2:	4b5b      	ldr	r3, [pc, #364]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0xc0>
 8005ebe:	e014      	b.n	8005eea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec0:	f7fd fcc2 	bl	8003848 <HAL_GetTick>
 8005ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ec6:	e008      	b.n	8005eda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ec8:	f7fd fcbe 	bl	8003848 <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	2b64      	cmp	r3, #100	@ 0x64
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e1f3      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eda:	4b51      	ldr	r3, [pc, #324]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1f0      	bne.n	8005ec8 <HAL_RCC_OscConfig+0xe8>
 8005ee6:	e000      	b.n	8005eea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d063      	beq.n	8005fbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f003 030c 	and.w	r3, r3, #12
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00b      	beq.n	8005f1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f02:	4b47      	ldr	r3, [pc, #284]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f0a:	2b08      	cmp	r3, #8
 8005f0c:	d11c      	bne.n	8005f48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f0e:	4b44      	ldr	r3, [pc, #272]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d116      	bne.n	8005f48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f1a:	4b41      	ldr	r3, [pc, #260]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <HAL_RCC_OscConfig+0x152>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d001      	beq.n	8005f32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e1c7      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f32:	4b3b      	ldr	r3, [pc, #236]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	00db      	lsls	r3, r3, #3
 8005f40:	4937      	ldr	r1, [pc, #220]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f46:	e03a      	b.n	8005fbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d020      	beq.n	8005f92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f50:	4b34      	ldr	r3, [pc, #208]	@ (8006024 <HAL_RCC_OscConfig+0x244>)
 8005f52:	2201      	movs	r2, #1
 8005f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f56:	f7fd fc77 	bl	8003848 <HAL_GetTick>
 8005f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f5e:	f7fd fc73 	bl	8003848 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e1a8      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f70:	4b2b      	ldr	r3, [pc, #172]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0f0      	beq.n	8005f5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f7c:	4b28      	ldr	r3, [pc, #160]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	00db      	lsls	r3, r3, #3
 8005f8a:	4925      	ldr	r1, [pc, #148]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	600b      	str	r3, [r1, #0]
 8005f90:	e015      	b.n	8005fbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f92:	4b24      	ldr	r3, [pc, #144]	@ (8006024 <HAL_RCC_OscConfig+0x244>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f98:	f7fd fc56 	bl	8003848 <HAL_GetTick>
 8005f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f9e:	e008      	b.n	8005fb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fa0:	f7fd fc52 	bl	8003848 <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d901      	bls.n	8005fb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e187      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1f0      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0308 	and.w	r3, r3, #8
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d036      	beq.n	8006038 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d016      	beq.n	8006000 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fd2:	4b15      	ldr	r3, [pc, #84]	@ (8006028 <HAL_RCC_OscConfig+0x248>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd8:	f7fd fc36 	bl	8003848 <HAL_GetTick>
 8005fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fde:	e008      	b.n	8005ff2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fe0:	f7fd fc32 	bl	8003848 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d901      	bls.n	8005ff2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e167      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8006020 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d0f0      	beq.n	8005fe0 <HAL_RCC_OscConfig+0x200>
 8005ffe:	e01b      	b.n	8006038 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006000:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <HAL_RCC_OscConfig+0x248>)
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006006:	f7fd fc1f 	bl	8003848 <HAL_GetTick>
 800600a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800600c:	e00e      	b.n	800602c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800600e:	f7fd fc1b 	bl	8003848 <HAL_GetTick>
 8006012:	4602      	mov	r2, r0
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	2b02      	cmp	r3, #2
 800601a:	d907      	bls.n	800602c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e150      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
 8006020:	40023800 	.word	0x40023800
 8006024:	42470000 	.word	0x42470000
 8006028:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800602c:	4b88      	ldr	r3, [pc, #544]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800602e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006030:	f003 0302 	and.w	r3, r3, #2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1ea      	bne.n	800600e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0304 	and.w	r3, r3, #4
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 8097 	beq.w	8006174 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006046:	2300      	movs	r3, #0
 8006048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800604a:	4b81      	ldr	r3, [pc, #516]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800604c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800604e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10f      	bne.n	8006076 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006056:	2300      	movs	r3, #0
 8006058:	60bb      	str	r3, [r7, #8]
 800605a:	4b7d      	ldr	r3, [pc, #500]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	4a7c      	ldr	r2, [pc, #496]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 8006060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006064:	6413      	str	r3, [r2, #64]	@ 0x40
 8006066:	4b7a      	ldr	r3, [pc, #488]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 8006068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800606e:	60bb      	str	r3, [r7, #8]
 8006070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006072:	2301      	movs	r3, #1
 8006074:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006076:	4b77      	ldr	r3, [pc, #476]	@ (8006254 <HAL_RCC_OscConfig+0x474>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800607e:	2b00      	cmp	r3, #0
 8006080:	d118      	bne.n	80060b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006082:	4b74      	ldr	r3, [pc, #464]	@ (8006254 <HAL_RCC_OscConfig+0x474>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a73      	ldr	r2, [pc, #460]	@ (8006254 <HAL_RCC_OscConfig+0x474>)
 8006088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800608c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800608e:	f7fd fbdb 	bl	8003848 <HAL_GetTick>
 8006092:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006094:	e008      	b.n	80060a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006096:	f7fd fbd7 	bl	8003848 <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d901      	bls.n	80060a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e10c      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a8:	4b6a      	ldr	r3, [pc, #424]	@ (8006254 <HAL_RCC_OscConfig+0x474>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d0f0      	beq.n	8006096 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d106      	bne.n	80060ca <HAL_RCC_OscConfig+0x2ea>
 80060bc:	4b64      	ldr	r3, [pc, #400]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060c0:	4a63      	ldr	r2, [pc, #396]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060c2:	f043 0301 	orr.w	r3, r3, #1
 80060c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c8:	e01c      	b.n	8006104 <HAL_RCC_OscConfig+0x324>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	2b05      	cmp	r3, #5
 80060d0:	d10c      	bne.n	80060ec <HAL_RCC_OscConfig+0x30c>
 80060d2:	4b5f      	ldr	r3, [pc, #380]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d6:	4a5e      	ldr	r2, [pc, #376]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060d8:	f043 0304 	orr.w	r3, r3, #4
 80060dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80060de:	4b5c      	ldr	r3, [pc, #368]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e2:	4a5b      	ldr	r2, [pc, #364]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060e4:	f043 0301 	orr.w	r3, r3, #1
 80060e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80060ea:	e00b      	b.n	8006104 <HAL_RCC_OscConfig+0x324>
 80060ec:	4b58      	ldr	r3, [pc, #352]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f0:	4a57      	ldr	r2, [pc, #348]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060f2:	f023 0301 	bic.w	r3, r3, #1
 80060f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80060f8:	4b55      	ldr	r3, [pc, #340]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060fc:	4a54      	ldr	r2, [pc, #336]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80060fe:	f023 0304 	bic.w	r3, r3, #4
 8006102:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d015      	beq.n	8006138 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800610c:	f7fd fb9c 	bl	8003848 <HAL_GetTick>
 8006110:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006112:	e00a      	b.n	800612a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006114:	f7fd fb98 	bl	8003848 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006122:	4293      	cmp	r3, r2
 8006124:	d901      	bls.n	800612a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e0cb      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800612a:	4b49      	ldr	r3, [pc, #292]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800612c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0ee      	beq.n	8006114 <HAL_RCC_OscConfig+0x334>
 8006136:	e014      	b.n	8006162 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006138:	f7fd fb86 	bl	8003848 <HAL_GetTick>
 800613c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800613e:	e00a      	b.n	8006156 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006140:	f7fd fb82 	bl	8003848 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800614e:	4293      	cmp	r3, r2
 8006150:	d901      	bls.n	8006156 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e0b5      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006156:	4b3e      	ldr	r3, [pc, #248]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 8006158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1ee      	bne.n	8006140 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006162:	7dfb      	ldrb	r3, [r7, #23]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d105      	bne.n	8006174 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006168:	4b39      	ldr	r3, [pc, #228]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800616a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616c:	4a38      	ldr	r2, [pc, #224]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800616e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006172:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 80a1 	beq.w	80062c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800617e:	4b34      	ldr	r3, [pc, #208]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f003 030c 	and.w	r3, r3, #12
 8006186:	2b08      	cmp	r3, #8
 8006188:	d05c      	beq.n	8006244 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	2b02      	cmp	r3, #2
 8006190:	d141      	bne.n	8006216 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006192:	4b31      	ldr	r3, [pc, #196]	@ (8006258 <HAL_RCC_OscConfig+0x478>)
 8006194:	2200      	movs	r2, #0
 8006196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006198:	f7fd fb56 	bl	8003848 <HAL_GetTick>
 800619c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800619e:	e008      	b.n	80061b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061a0:	f7fd fb52 	bl	8003848 <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d901      	bls.n	80061b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e087      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061b2:	4b27      	ldr	r3, [pc, #156]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1f0      	bne.n	80061a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	69da      	ldr	r2, [r3, #28]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a1b      	ldr	r3, [r3, #32]
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061cc:	019b      	lsls	r3, r3, #6
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	085b      	lsrs	r3, r3, #1
 80061d6:	3b01      	subs	r3, #1
 80061d8:	041b      	lsls	r3, r3, #16
 80061da:	431a      	orrs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e0:	061b      	lsls	r3, r3, #24
 80061e2:	491b      	ldr	r1, [pc, #108]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006258 <HAL_RCC_OscConfig+0x478>)
 80061ea:	2201      	movs	r2, #1
 80061ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ee:	f7fd fb2b 	bl	8003848 <HAL_GetTick>
 80061f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061f4:	e008      	b.n	8006208 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f6:	f7fd fb27 	bl	8003848 <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e05c      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006208:	4b11      	ldr	r3, [pc, #68]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0f0      	beq.n	80061f6 <HAL_RCC_OscConfig+0x416>
 8006214:	e054      	b.n	80062c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006216:	4b10      	ldr	r3, [pc, #64]	@ (8006258 <HAL_RCC_OscConfig+0x478>)
 8006218:	2200      	movs	r2, #0
 800621a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800621c:	f7fd fb14 	bl	8003848 <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006222:	e008      	b.n	8006236 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006224:	f7fd fb10 	bl	8003848 <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e045      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006236:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <HAL_RCC_OscConfig+0x470>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1f0      	bne.n	8006224 <HAL_RCC_OscConfig+0x444>
 8006242:	e03d      	b.n	80062c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d107      	bne.n	800625c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e038      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
 8006250:	40023800 	.word	0x40023800
 8006254:	40007000 	.word	0x40007000
 8006258:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800625c:	4b1b      	ldr	r3, [pc, #108]	@ (80062cc <HAL_RCC_OscConfig+0x4ec>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d028      	beq.n	80062bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006274:	429a      	cmp	r2, r3
 8006276:	d121      	bne.n	80062bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006282:	429a      	cmp	r2, r3
 8006284:	d11a      	bne.n	80062bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800628c:	4013      	ands	r3, r2
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006292:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006294:	4293      	cmp	r3, r2
 8006296:	d111      	bne.n	80062bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a2:	085b      	lsrs	r3, r3, #1
 80062a4:	3b01      	subs	r3, #1
 80062a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d107      	bne.n	80062bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d001      	beq.n	80062c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e000      	b.n	80062c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	40023800 	.word	0x40023800

080062d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0cc      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062e4:	4b68      	ldr	r3, [pc, #416]	@ (8006488 <HAL_RCC_ClockConfig+0x1b8>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0307 	and.w	r3, r3, #7
 80062ec:	683a      	ldr	r2, [r7, #0]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d90c      	bls.n	800630c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062f2:	4b65      	ldr	r3, [pc, #404]	@ (8006488 <HAL_RCC_ClockConfig+0x1b8>)
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	b2d2      	uxtb	r2, r2
 80062f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062fa:	4b63      	ldr	r3, [pc, #396]	@ (8006488 <HAL_RCC_ClockConfig+0x1b8>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0307 	and.w	r3, r3, #7
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	429a      	cmp	r2, r3
 8006306:	d001      	beq.n	800630c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e0b8      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 0302 	and.w	r3, r3, #2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d020      	beq.n	800635a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0304 	and.w	r3, r3, #4
 8006320:	2b00      	cmp	r3, #0
 8006322:	d005      	beq.n	8006330 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006324:	4b59      	ldr	r3, [pc, #356]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	4a58      	ldr	r2, [pc, #352]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 800632a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800632e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0308 	and.w	r3, r3, #8
 8006338:	2b00      	cmp	r3, #0
 800633a:	d005      	beq.n	8006348 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800633c:	4b53      	ldr	r3, [pc, #332]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	4a52      	ldr	r2, [pc, #328]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006342:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006346:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006348:	4b50      	ldr	r3, [pc, #320]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	494d      	ldr	r1, [pc, #308]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006356:	4313      	orrs	r3, r2
 8006358:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d044      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d107      	bne.n	800637e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636e:	4b47      	ldr	r3, [pc, #284]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d119      	bne.n	80063ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e07f      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	2b02      	cmp	r3, #2
 8006384:	d003      	beq.n	800638e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800638a:	2b03      	cmp	r3, #3
 800638c:	d107      	bne.n	800639e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800638e:	4b3f      	ldr	r3, [pc, #252]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d109      	bne.n	80063ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e06f      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800639e:	4b3b      	ldr	r3, [pc, #236]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e067      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063ae:	4b37      	ldr	r3, [pc, #220]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f023 0203 	bic.w	r2, r3, #3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	4934      	ldr	r1, [pc, #208]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063c0:	f7fd fa42 	bl	8003848 <HAL_GetTick>
 80063c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063c6:	e00a      	b.n	80063de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c8:	f7fd fa3e 	bl	8003848 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e04f      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063de:	4b2b      	ldr	r3, [pc, #172]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 020c 	and.w	r2, r3, #12
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d1eb      	bne.n	80063c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063f0:	4b25      	ldr	r3, [pc, #148]	@ (8006488 <HAL_RCC_ClockConfig+0x1b8>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0307 	and.w	r3, r3, #7
 80063f8:	683a      	ldr	r2, [r7, #0]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d20c      	bcs.n	8006418 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063fe:	4b22      	ldr	r3, [pc, #136]	@ (8006488 <HAL_RCC_ClockConfig+0x1b8>)
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	b2d2      	uxtb	r2, r2
 8006404:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006406:	4b20      	ldr	r3, [pc, #128]	@ (8006488 <HAL_RCC_ClockConfig+0x1b8>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0307 	and.w	r3, r3, #7
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	429a      	cmp	r2, r3
 8006412:	d001      	beq.n	8006418 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e032      	b.n	800647e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0304 	and.w	r3, r3, #4
 8006420:	2b00      	cmp	r3, #0
 8006422:	d008      	beq.n	8006436 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006424:	4b19      	ldr	r3, [pc, #100]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	4916      	ldr	r1, [pc, #88]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006432:	4313      	orrs	r3, r2
 8006434:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 0308 	and.w	r3, r3, #8
 800643e:	2b00      	cmp	r3, #0
 8006440:	d009      	beq.n	8006456 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006442:	4b12      	ldr	r3, [pc, #72]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	490e      	ldr	r1, [pc, #56]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 8006452:	4313      	orrs	r3, r2
 8006454:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006456:	f000 f821 	bl	800649c <HAL_RCC_GetSysClockFreq>
 800645a:	4602      	mov	r2, r0
 800645c:	4b0b      	ldr	r3, [pc, #44]	@ (800648c <HAL_RCC_ClockConfig+0x1bc>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	091b      	lsrs	r3, r3, #4
 8006462:	f003 030f 	and.w	r3, r3, #15
 8006466:	490a      	ldr	r1, [pc, #40]	@ (8006490 <HAL_RCC_ClockConfig+0x1c0>)
 8006468:	5ccb      	ldrb	r3, [r1, r3]
 800646a:	fa22 f303 	lsr.w	r3, r2, r3
 800646e:	4a09      	ldr	r2, [pc, #36]	@ (8006494 <HAL_RCC_ClockConfig+0x1c4>)
 8006470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006472:	4b09      	ldr	r3, [pc, #36]	@ (8006498 <HAL_RCC_ClockConfig+0x1c8>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4618      	mov	r0, r3
 8006478:	f7fd f9a2 	bl	80037c0 <HAL_InitTick>

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	40023c00 	.word	0x40023c00
 800648c:	40023800 	.word	0x40023800
 8006490:	0800ce48 	.word	0x0800ce48
 8006494:	20000004 	.word	0x20000004
 8006498:	20000008 	.word	0x20000008

0800649c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800649c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064a0:	b094      	sub	sp, #80	@ 0x50
 80064a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80064a4:	2300      	movs	r3, #0
 80064a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a8:	2300      	movs	r3, #0
 80064aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064ac:	2300      	movs	r3, #0
 80064ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064b4:	4b79      	ldr	r3, [pc, #484]	@ (800669c <HAL_RCC_GetSysClockFreq+0x200>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f003 030c 	and.w	r3, r3, #12
 80064bc:	2b08      	cmp	r3, #8
 80064be:	d00d      	beq.n	80064dc <HAL_RCC_GetSysClockFreq+0x40>
 80064c0:	2b08      	cmp	r3, #8
 80064c2:	f200 80e1 	bhi.w	8006688 <HAL_RCC_GetSysClockFreq+0x1ec>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_RCC_GetSysClockFreq+0x34>
 80064ca:	2b04      	cmp	r3, #4
 80064cc:	d003      	beq.n	80064d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80064ce:	e0db      	b.n	8006688 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064d0:	4b73      	ldr	r3, [pc, #460]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80064d2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80064d4:	e0db      	b.n	800668e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064d6:	4b73      	ldr	r3, [pc, #460]	@ (80066a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80064d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064da:	e0d8      	b.n	800668e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064dc:	4b6f      	ldr	r3, [pc, #444]	@ (800669c <HAL_RCC_GetSysClockFreq+0x200>)
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064e6:	4b6d      	ldr	r3, [pc, #436]	@ (800669c <HAL_RCC_GetSysClockFreq+0x200>)
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d063      	beq.n	80065ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064f2:	4b6a      	ldr	r3, [pc, #424]	@ (800669c <HAL_RCC_GetSysClockFreq+0x200>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	099b      	lsrs	r3, r3, #6
 80064f8:	2200      	movs	r2, #0
 80064fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006504:	633b      	str	r3, [r7, #48]	@ 0x30
 8006506:	2300      	movs	r3, #0
 8006508:	637b      	str	r3, [r7, #52]	@ 0x34
 800650a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800650e:	4622      	mov	r2, r4
 8006510:	462b      	mov	r3, r5
 8006512:	f04f 0000 	mov.w	r0, #0
 8006516:	f04f 0100 	mov.w	r1, #0
 800651a:	0159      	lsls	r1, r3, #5
 800651c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006520:	0150      	lsls	r0, r2, #5
 8006522:	4602      	mov	r2, r0
 8006524:	460b      	mov	r3, r1
 8006526:	4621      	mov	r1, r4
 8006528:	1a51      	subs	r1, r2, r1
 800652a:	6139      	str	r1, [r7, #16]
 800652c:	4629      	mov	r1, r5
 800652e:	eb63 0301 	sbc.w	r3, r3, r1
 8006532:	617b      	str	r3, [r7, #20]
 8006534:	f04f 0200 	mov.w	r2, #0
 8006538:	f04f 0300 	mov.w	r3, #0
 800653c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006540:	4659      	mov	r1, fp
 8006542:	018b      	lsls	r3, r1, #6
 8006544:	4651      	mov	r1, sl
 8006546:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800654a:	4651      	mov	r1, sl
 800654c:	018a      	lsls	r2, r1, #6
 800654e:	4651      	mov	r1, sl
 8006550:	ebb2 0801 	subs.w	r8, r2, r1
 8006554:	4659      	mov	r1, fp
 8006556:	eb63 0901 	sbc.w	r9, r3, r1
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	f04f 0300 	mov.w	r3, #0
 8006562:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006566:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800656a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800656e:	4690      	mov	r8, r2
 8006570:	4699      	mov	r9, r3
 8006572:	4623      	mov	r3, r4
 8006574:	eb18 0303 	adds.w	r3, r8, r3
 8006578:	60bb      	str	r3, [r7, #8]
 800657a:	462b      	mov	r3, r5
 800657c:	eb49 0303 	adc.w	r3, r9, r3
 8006580:	60fb      	str	r3, [r7, #12]
 8006582:	f04f 0200 	mov.w	r2, #0
 8006586:	f04f 0300 	mov.w	r3, #0
 800658a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800658e:	4629      	mov	r1, r5
 8006590:	024b      	lsls	r3, r1, #9
 8006592:	4621      	mov	r1, r4
 8006594:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006598:	4621      	mov	r1, r4
 800659a:	024a      	lsls	r2, r1, #9
 800659c:	4610      	mov	r0, r2
 800659e:	4619      	mov	r1, r3
 80065a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065a2:	2200      	movs	r2, #0
 80065a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065ac:	f7fa faa6 	bl	8000afc <__aeabi_uldivmod>
 80065b0:	4602      	mov	r2, r0
 80065b2:	460b      	mov	r3, r1
 80065b4:	4613      	mov	r3, r2
 80065b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065b8:	e058      	b.n	800666c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065ba:	4b38      	ldr	r3, [pc, #224]	@ (800669c <HAL_RCC_GetSysClockFreq+0x200>)
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	099b      	lsrs	r3, r3, #6
 80065c0:	2200      	movs	r2, #0
 80065c2:	4618      	mov	r0, r3
 80065c4:	4611      	mov	r1, r2
 80065c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065ca:	623b      	str	r3, [r7, #32]
 80065cc:	2300      	movs	r3, #0
 80065ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80065d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065d4:	4642      	mov	r2, r8
 80065d6:	464b      	mov	r3, r9
 80065d8:	f04f 0000 	mov.w	r0, #0
 80065dc:	f04f 0100 	mov.w	r1, #0
 80065e0:	0159      	lsls	r1, r3, #5
 80065e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065e6:	0150      	lsls	r0, r2, #5
 80065e8:	4602      	mov	r2, r0
 80065ea:	460b      	mov	r3, r1
 80065ec:	4641      	mov	r1, r8
 80065ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80065f2:	4649      	mov	r1, r9
 80065f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80065f8:	f04f 0200 	mov.w	r2, #0
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006604:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006608:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800660c:	ebb2 040a 	subs.w	r4, r2, sl
 8006610:	eb63 050b 	sbc.w	r5, r3, fp
 8006614:	f04f 0200 	mov.w	r2, #0
 8006618:	f04f 0300 	mov.w	r3, #0
 800661c:	00eb      	lsls	r3, r5, #3
 800661e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006622:	00e2      	lsls	r2, r4, #3
 8006624:	4614      	mov	r4, r2
 8006626:	461d      	mov	r5, r3
 8006628:	4643      	mov	r3, r8
 800662a:	18e3      	adds	r3, r4, r3
 800662c:	603b      	str	r3, [r7, #0]
 800662e:	464b      	mov	r3, r9
 8006630:	eb45 0303 	adc.w	r3, r5, r3
 8006634:	607b      	str	r3, [r7, #4]
 8006636:	f04f 0200 	mov.w	r2, #0
 800663a:	f04f 0300 	mov.w	r3, #0
 800663e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006642:	4629      	mov	r1, r5
 8006644:	028b      	lsls	r3, r1, #10
 8006646:	4621      	mov	r1, r4
 8006648:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800664c:	4621      	mov	r1, r4
 800664e:	028a      	lsls	r2, r1, #10
 8006650:	4610      	mov	r0, r2
 8006652:	4619      	mov	r1, r3
 8006654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006656:	2200      	movs	r2, #0
 8006658:	61bb      	str	r3, [r7, #24]
 800665a:	61fa      	str	r2, [r7, #28]
 800665c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006660:	f7fa fa4c 	bl	8000afc <__aeabi_uldivmod>
 8006664:	4602      	mov	r2, r0
 8006666:	460b      	mov	r3, r1
 8006668:	4613      	mov	r3, r2
 800666a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800666c:	4b0b      	ldr	r3, [pc, #44]	@ (800669c <HAL_RCC_GetSysClockFreq+0x200>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	0c1b      	lsrs	r3, r3, #16
 8006672:	f003 0303 	and.w	r3, r3, #3
 8006676:	3301      	adds	r3, #1
 8006678:	005b      	lsls	r3, r3, #1
 800667a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800667c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800667e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006680:	fbb2 f3f3 	udiv	r3, r2, r3
 8006684:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006686:	e002      	b.n	800668e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006688:	4b05      	ldr	r3, [pc, #20]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800668a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800668c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800668e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006690:	4618      	mov	r0, r3
 8006692:	3750      	adds	r7, #80	@ 0x50
 8006694:	46bd      	mov	sp, r7
 8006696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800669a:	bf00      	nop
 800669c:	40023800 	.word	0x40023800
 80066a0:	00f42400 	.word	0x00f42400
 80066a4:	007a1200 	.word	0x007a1200

080066a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066a8:	b480      	push	{r7}
 80066aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066ac:	4b03      	ldr	r3, [pc, #12]	@ (80066bc <HAL_RCC_GetHCLKFreq+0x14>)
 80066ae:	681b      	ldr	r3, [r3, #0]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	20000004 	.word	0x20000004

080066c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066c4:	f7ff fff0 	bl	80066a8 <HAL_RCC_GetHCLKFreq>
 80066c8:	4602      	mov	r2, r0
 80066ca:	4b05      	ldr	r3, [pc, #20]	@ (80066e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	0a9b      	lsrs	r3, r3, #10
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	4903      	ldr	r1, [pc, #12]	@ (80066e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066d6:	5ccb      	ldrb	r3, [r1, r3]
 80066d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066dc:	4618      	mov	r0, r3
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40023800 	.word	0x40023800
 80066e4:	0800ce58 	.word	0x0800ce58

080066e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80066ec:	f7ff ffdc 	bl	80066a8 <HAL_RCC_GetHCLKFreq>
 80066f0:	4602      	mov	r2, r0
 80066f2:	4b05      	ldr	r3, [pc, #20]	@ (8006708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	0b5b      	lsrs	r3, r3, #13
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	4903      	ldr	r1, [pc, #12]	@ (800670c <HAL_RCC_GetPCLK2Freq+0x24>)
 80066fe:	5ccb      	ldrb	r3, [r1, r3]
 8006700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006704:	4618      	mov	r0, r3
 8006706:	bd80      	pop	{r7, pc}
 8006708:	40023800 	.word	0x40023800
 800670c:	0800ce58 	.word	0x0800ce58

08006710 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e07b      	b.n	800681a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006726:	2b00      	cmp	r3, #0
 8006728:	d108      	bne.n	800673c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006732:	d009      	beq.n	8006748 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	61da      	str	r2, [r3, #28]
 800673a:	e005      	b.n	8006748 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d106      	bne.n	8006768 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f7fc f868 	bl	8002838 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800677e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006790:	431a      	orrs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800679a:	431a      	orrs	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	431a      	orrs	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	431a      	orrs	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067b8:	431a      	orrs	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067cc:	ea42 0103 	orr.w	r1, r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	0c1b      	lsrs	r3, r3, #16
 80067e6:	f003 0104 	and.w	r1, r3, #4
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ee:	f003 0210 	and.w	r2, r3, #16
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	69da      	ldr	r2, [r3, #28]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006808:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b088      	sub	sp, #32
 8006826:	af02      	add	r7, sp, #8
 8006828:	60f8      	str	r0, [r7, #12]
 800682a:	60b9      	str	r1, [r7, #8]
 800682c:	603b      	str	r3, [r7, #0]
 800682e:	4613      	mov	r3, r2
 8006830:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800683e:	d112      	bne.n	8006866 <HAL_SPI_Receive+0x44>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d10e      	bne.n	8006866 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2204      	movs	r2, #4
 800684c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006850:	88fa      	ldrh	r2, [r7, #6]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	68b9      	ldr	r1, [r7, #8]
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 f8f1 	bl	8006a44 <HAL_SPI_TransmitReceive>
 8006862:	4603      	mov	r3, r0
 8006864:	e0ea      	b.n	8006a3c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800686c:	2b01      	cmp	r3, #1
 800686e:	d101      	bne.n	8006874 <HAL_SPI_Receive+0x52>
 8006870:	2302      	movs	r3, #2
 8006872:	e0e3      	b.n	8006a3c <HAL_SPI_Receive+0x21a>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800687c:	f7fc ffe4 	bl	8003848 <HAL_GetTick>
 8006880:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006888:	b2db      	uxtb	r3, r3
 800688a:	2b01      	cmp	r3, #1
 800688c:	d002      	beq.n	8006894 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800688e:	2302      	movs	r3, #2
 8006890:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006892:	e0ca      	b.n	8006a2a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d002      	beq.n	80068a0 <HAL_SPI_Receive+0x7e>
 800689a:	88fb      	ldrh	r3, [r7, #6]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d102      	bne.n	80068a6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068a4:	e0c1      	b.n	8006a2a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2204      	movs	r2, #4
 80068aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	88fa      	ldrh	r2, [r7, #6]
 80068be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	88fa      	ldrh	r2, [r7, #6]
 80068c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068ec:	d10f      	bne.n	800690e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800690c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006918:	2b40      	cmp	r3, #64	@ 0x40
 800691a:	d007      	beq.n	800692c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800692a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d162      	bne.n	80069fa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006934:	e02e      	b.n	8006994 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b01      	cmp	r3, #1
 8006942:	d115      	bne.n	8006970 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f103 020c 	add.w	r2, r3, #12
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006950:	7812      	ldrb	r2, [r2, #0]
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695a:	1c5a      	adds	r2, r3, #1
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800696e:	e011      	b.n	8006994 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006970:	f7fc ff6a 	bl	8003848 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	429a      	cmp	r2, r3
 800697e:	d803      	bhi.n	8006988 <HAL_SPI_Receive+0x166>
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006986:	d102      	bne.n	800698e <HAL_SPI_Receive+0x16c>
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d102      	bne.n	8006994 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006992:	e04a      	b.n	8006a2a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006998:	b29b      	uxth	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1cb      	bne.n	8006936 <HAL_SPI_Receive+0x114>
 800699e:	e031      	b.n	8006a04 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d113      	bne.n	80069d6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68da      	ldr	r2, [r3, #12]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b8:	b292      	uxth	r2, r2
 80069ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c0:	1c9a      	adds	r2, r3, #2
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069d4:	e011      	b.n	80069fa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069d6:	f7fc ff37 	bl	8003848 <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d803      	bhi.n	80069ee <HAL_SPI_Receive+0x1cc>
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ec:	d102      	bne.n	80069f4 <HAL_SPI_Receive+0x1d2>
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d102      	bne.n	80069fa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80069f8:	e017      	b.n	8006a2a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1cd      	bne.n	80069a0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	6839      	ldr	r1, [r7, #0]
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 fa45 	bl	8006e98 <SPI_EndRxTransaction>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d002      	beq.n	8006a1a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2220      	movs	r2, #32
 8006a18:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	75fb      	strb	r3, [r7, #23]
 8006a26:	e000      	b.n	8006a2a <HAL_SPI_Receive+0x208>
  }

error :
 8006a28:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b08c      	sub	sp, #48	@ 0x30
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
 8006a50:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a52:	2301      	movs	r3, #1
 8006a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d101      	bne.n	8006a6a <HAL_SPI_TransmitReceive+0x26>
 8006a66:	2302      	movs	r3, #2
 8006a68:	e18a      	b.n	8006d80 <HAL_SPI_TransmitReceive+0x33c>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a72:	f7fc fee9 	bl	8003848 <HAL_GetTick>
 8006a76:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006a88:	887b      	ldrh	r3, [r7, #2]
 8006a8a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d00f      	beq.n	8006ab4 <HAL_SPI_TransmitReceive+0x70>
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a9a:	d107      	bne.n	8006aac <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d103      	bne.n	8006aac <HAL_SPI_TransmitReceive+0x68>
 8006aa4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006aa8:	2b04      	cmp	r3, #4
 8006aaa:	d003      	beq.n	8006ab4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006aac:	2302      	movs	r3, #2
 8006aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006ab2:	e15b      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d005      	beq.n	8006ac6 <HAL_SPI_TransmitReceive+0x82>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <HAL_SPI_TransmitReceive+0x82>
 8006ac0:	887b      	ldrh	r3, [r7, #2]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d103      	bne.n	8006ace <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006acc:	e14e      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	d003      	beq.n	8006ae2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2205      	movs	r2, #5
 8006ade:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	887a      	ldrh	r2, [r7, #2]
 8006af2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	887a      	ldrh	r2, [r7, #2]
 8006af8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	887a      	ldrh	r2, [r7, #2]
 8006b04:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	887a      	ldrh	r2, [r7, #2]
 8006b0a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b22:	2b40      	cmp	r3, #64	@ 0x40
 8006b24:	d007      	beq.n	8006b36 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b3e:	d178      	bne.n	8006c32 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <HAL_SPI_TransmitReceive+0x10a>
 8006b48:	8b7b      	ldrh	r3, [r7, #26]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d166      	bne.n	8006c1c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b52:	881a      	ldrh	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5e:	1c9a      	adds	r2, r3, #2
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b72:	e053      	b.n	8006c1c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d11b      	bne.n	8006bba <HAL_SPI_TransmitReceive+0x176>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d016      	beq.n	8006bba <HAL_SPI_TransmitReceive+0x176>
 8006b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d113      	bne.n	8006bba <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b96:	881a      	ldrh	r2, [r3, #0]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba2:	1c9a      	adds	r2, r3, #2
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d119      	bne.n	8006bfc <HAL_SPI_TransmitReceive+0x1b8>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d014      	beq.n	8006bfc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bdc:	b292      	uxth	r2, r2
 8006bde:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be4:	1c9a      	adds	r2, r3, #2
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006bfc:	f7fc fe24 	bl	8003848 <HAL_GetTick>
 8006c00:	4602      	mov	r2, r0
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d807      	bhi.n	8006c1c <HAL_SPI_TransmitReceive+0x1d8>
 8006c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c12:	d003      	beq.n	8006c1c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8006c1a:	e0a7      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1a6      	bne.n	8006b74 <HAL_SPI_TransmitReceive+0x130>
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1a1      	bne.n	8006b74 <HAL_SPI_TransmitReceive+0x130>
 8006c30:	e07c      	b.n	8006d2c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d002      	beq.n	8006c40 <HAL_SPI_TransmitReceive+0x1fc>
 8006c3a:	8b7b      	ldrh	r3, [r7, #26]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d16b      	bne.n	8006d18 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	330c      	adds	r3, #12
 8006c4a:	7812      	ldrb	r2, [r2, #0]
 8006c4c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c52:	1c5a      	adds	r2, r3, #1
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c66:	e057      	b.n	8006d18 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	f003 0302 	and.w	r3, r3, #2
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d11c      	bne.n	8006cb0 <HAL_SPI_TransmitReceive+0x26c>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d017      	beq.n	8006cb0 <HAL_SPI_TransmitReceive+0x26c>
 8006c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d114      	bne.n	8006cb0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	330c      	adds	r3, #12
 8006c90:	7812      	ldrb	r2, [r2, #0]
 8006c92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c98:	1c5a      	adds	r2, r3, #1
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cac:	2300      	movs	r3, #0
 8006cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d119      	bne.n	8006cf2 <HAL_SPI_TransmitReceive+0x2ae>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d014      	beq.n	8006cf2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd2:	b2d2      	uxtb	r2, r2
 8006cd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cda:	1c5a      	adds	r2, r3, #1
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cf2:	f7fc fda9 	bl	8003848 <HAL_GetTick>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfa:	1ad3      	subs	r3, r2, r3
 8006cfc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d803      	bhi.n	8006d0a <HAL_SPI_TransmitReceive+0x2c6>
 8006d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d08:	d102      	bne.n	8006d10 <HAL_SPI_TransmitReceive+0x2cc>
 8006d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d103      	bne.n	8006d18 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8006d16:	e029      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1a2      	bne.n	8006c68 <HAL_SPI_TransmitReceive+0x224>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d19d      	bne.n	8006c68 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d2e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f000 f917 	bl	8006f64 <SPI_EndRxTxTransaction>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d006      	beq.n	8006d4a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2220      	movs	r2, #32
 8006d46:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006d48:	e010      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10b      	bne.n	8006d6a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	e000      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006d6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006d7c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3730      	adds	r7, #48	@ 0x30
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	4613      	mov	r3, r2
 8006d96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d98:	f7fc fd56 	bl	8003848 <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da0:	1a9b      	subs	r3, r3, r2
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	4413      	add	r3, r2
 8006da6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006da8:	f7fc fd4e 	bl	8003848 <HAL_GetTick>
 8006dac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006dae:	4b39      	ldr	r3, [pc, #228]	@ (8006e94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	015b      	lsls	r3, r3, #5
 8006db4:	0d1b      	lsrs	r3, r3, #20
 8006db6:	69fa      	ldr	r2, [r7, #28]
 8006db8:	fb02 f303 	mul.w	r3, r2, r3
 8006dbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dbe:	e054      	b.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc6:	d050      	beq.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006dc8:	f7fc fd3e 	bl	8003848 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	69fa      	ldr	r2, [r7, #28]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d902      	bls.n	8006dde <SPI_WaitFlagStateUntilTimeout+0x56>
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d13d      	bne.n	8006e5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006dec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006df6:	d111      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e00:	d004      	beq.n	8006e0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e0a:	d107      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e24:	d10f      	bne.n	8006e46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e017      	b.n	8006e8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	689a      	ldr	r2, [r3, #8]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	4013      	ands	r3, r2
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	bf0c      	ite	eq
 8006e7a:	2301      	moveq	r3, #1
 8006e7c:	2300      	movne	r3, #0
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	461a      	mov	r2, r3
 8006e82:	79fb      	ldrb	r3, [r7, #7]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d19b      	bne.n	8006dc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3720      	adds	r7, #32
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	20000004 	.word	0x20000004

08006e98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af02      	add	r7, sp, #8
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006eac:	d111      	bne.n	8006ed2 <SPI_EndRxTransaction+0x3a>
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eb6:	d004      	beq.n	8006ec2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ec0:	d107      	bne.n	8006ed2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ed0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006eda:	d12a      	bne.n	8006f32 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ee4:	d012      	beq.n	8006f0c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2200      	movs	r2, #0
 8006eee:	2180      	movs	r1, #128	@ 0x80
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f7ff ff49 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d02d      	beq.n	8006f58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f00:	f043 0220 	orr.w	r2, r3, #32
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e026      	b.n	8006f5a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2200      	movs	r2, #0
 8006f14:	2101      	movs	r1, #1
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f7ff ff36 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d01a      	beq.n	8006f58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f26:	f043 0220 	orr.w	r2, r3, #32
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e013      	b.n	8006f5a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f7ff ff23 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d007      	beq.n	8006f58 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f4c:	f043 0220 	orr.w	r2, r3, #32
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e000      	b.n	8006f5a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006f70:	4b1b      	ldr	r3, [pc, #108]	@ (8006fe0 <SPI_EndRxTxTransaction+0x7c>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a1b      	ldr	r2, [pc, #108]	@ (8006fe4 <SPI_EndRxTxTransaction+0x80>)
 8006f76:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7a:	0d5b      	lsrs	r3, r3, #21
 8006f7c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006f80:	fb02 f303 	mul.w	r3, r2, r3
 8006f84:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f8e:	d112      	bne.n	8006fb6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	2200      	movs	r2, #0
 8006f98:	2180      	movs	r1, #128	@ 0x80
 8006f9a:	68f8      	ldr	r0, [r7, #12]
 8006f9c:	f7ff fef4 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d016      	beq.n	8006fd4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006faa:	f043 0220 	orr.w	r2, r3, #32
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e00f      	b.n	8006fd6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00a      	beq.n	8006fd2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fcc:	2b80      	cmp	r3, #128	@ 0x80
 8006fce:	d0f2      	beq.n	8006fb6 <SPI_EndRxTxTransaction+0x52>
 8006fd0:	e000      	b.n	8006fd4 <SPI_EndRxTxTransaction+0x70>
        break;
 8006fd2:	bf00      	nop
  }

  return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3718      	adds	r7, #24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	20000004 	.word	0x20000004
 8006fe4:	165e9f81 	.word	0x165e9f81

08006fe8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e034      	b.n	8007068 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b00      	cmp	r3, #0
 8007008:	d106      	bne.n	8007018 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f7fa fa2c 	bl	8001470 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	3308      	adds	r3, #8
 8007020:	4619      	mov	r1, r3
 8007022:	4610      	mov	r0, r2
 8007024:	f002 f8d4 	bl	80091d0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6818      	ldr	r0, [r3, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	461a      	mov	r2, r3
 8007032:	68b9      	ldr	r1, [r7, #8]
 8007034:	f002 f91e 	bl	8009274 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6858      	ldr	r0, [r3, #4]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007044:	6879      	ldr	r1, [r7, #4]
 8007046:	f002 f953 	bl	80092f0 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	6892      	ldr	r2, [r2, #8]
 8007052:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	6892      	ldr	r2, [r2, #8]
 800705e:	f041 0101 	orr.w	r1, r1, #1
 8007062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	4618      	mov	r0, r3
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e041      	b.n	8007106 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f7fc f97e 	bl	8003398 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	3304      	adds	r3, #4
 80070ac:	4619      	mov	r1, r3
 80070ae:	4610      	mov	r0, r2
 80070b0:	f000 fc7a 	bl	80079a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007110:	b480      	push	{r7}
 8007112:	b085      	sub	sp, #20
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b01      	cmp	r3, #1
 8007122:	d001      	beq.n	8007128 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e04e      	b.n	80071c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2202      	movs	r2, #2
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f042 0201 	orr.w	r2, r2, #1
 800713e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a23      	ldr	r2, [pc, #140]	@ (80071d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d022      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007152:	d01d      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a1f      	ldr	r2, [pc, #124]	@ (80071d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d018      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a1e      	ldr	r2, [pc, #120]	@ (80071dc <HAL_TIM_Base_Start_IT+0xcc>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d013      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a1c      	ldr	r2, [pc, #112]	@ (80071e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d00e      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a1b      	ldr	r2, [pc, #108]	@ (80071e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d009      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a19      	ldr	r2, [pc, #100]	@ (80071e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d004      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0x80>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a18      	ldr	r2, [pc, #96]	@ (80071ec <HAL_TIM_Base_Start_IT+0xdc>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d111      	bne.n	80071b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	f003 0307 	and.w	r3, r3, #7
 800719a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2b06      	cmp	r3, #6
 80071a0:	d010      	beq.n	80071c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0201 	orr.w	r2, r2, #1
 80071b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071b2:	e007      	b.n	80071c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f042 0201 	orr.w	r2, r2, #1
 80071c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3714      	adds	r7, #20
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	40010000 	.word	0x40010000
 80071d8:	40000400 	.word	0x40000400
 80071dc:	40000800 	.word	0x40000800
 80071e0:	40000c00 	.word	0x40000c00
 80071e4:	40010400 	.word	0x40010400
 80071e8:	40014000 	.word	0x40014000
 80071ec:	40001800 	.word	0x40001800

080071f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e041      	b.n	8007286 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d106      	bne.n	800721c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f839 	bl	800728e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2202      	movs	r2, #2
 8007220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	3304      	adds	r3, #4
 800722c:	4619      	mov	r1, r3
 800722e:	4610      	mov	r0, r2
 8007230:	f000 fbba 	bl	80079a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800728e:	b480      	push	{r7}
 8007290:	b083      	sub	sp, #12
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007296:	bf00      	nop
 8007298:	370c      	adds	r7, #12
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
	...

080072a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d109      	bne.n	80072c8 <HAL_TIM_PWM_Start+0x24>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b01      	cmp	r3, #1
 80072be:	bf14      	ite	ne
 80072c0:	2301      	movne	r3, #1
 80072c2:	2300      	moveq	r3, #0
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	e022      	b.n	800730e <HAL_TIM_PWM_Start+0x6a>
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	d109      	bne.n	80072e2 <HAL_TIM_PWM_Start+0x3e>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	bf14      	ite	ne
 80072da:	2301      	movne	r3, #1
 80072dc:	2300      	moveq	r3, #0
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	e015      	b.n	800730e <HAL_TIM_PWM_Start+0x6a>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d109      	bne.n	80072fc <HAL_TIM_PWM_Start+0x58>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	bf14      	ite	ne
 80072f4:	2301      	movne	r3, #1
 80072f6:	2300      	moveq	r3, #0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	e008      	b.n	800730e <HAL_TIM_PWM_Start+0x6a>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007302:	b2db      	uxtb	r3, r3
 8007304:	2b01      	cmp	r3, #1
 8007306:	bf14      	ite	ne
 8007308:	2301      	movne	r3, #1
 800730a:	2300      	moveq	r3, #0
 800730c:	b2db      	uxtb	r3, r3
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e07c      	b.n	8007410 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d104      	bne.n	8007326 <HAL_TIM_PWM_Start+0x82>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007324:	e013      	b.n	800734e <HAL_TIM_PWM_Start+0xaa>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b04      	cmp	r3, #4
 800732a:	d104      	bne.n	8007336 <HAL_TIM_PWM_Start+0x92>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007334:	e00b      	b.n	800734e <HAL_TIM_PWM_Start+0xaa>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b08      	cmp	r3, #8
 800733a:	d104      	bne.n	8007346 <HAL_TIM_PWM_Start+0xa2>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007344:	e003      	b.n	800734e <HAL_TIM_PWM_Start+0xaa>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2202      	movs	r2, #2
 800734a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2201      	movs	r2, #1
 8007354:	6839      	ldr	r1, [r7, #0]
 8007356:	4618      	mov	r0, r3
 8007358:	f000 fe10 	bl	8007f7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a2d      	ldr	r2, [pc, #180]	@ (8007418 <HAL_TIM_PWM_Start+0x174>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d004      	beq.n	8007370 <HAL_TIM_PWM_Start+0xcc>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a2c      	ldr	r2, [pc, #176]	@ (800741c <HAL_TIM_PWM_Start+0x178>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d101      	bne.n	8007374 <HAL_TIM_PWM_Start+0xd0>
 8007370:	2301      	movs	r3, #1
 8007372:	e000      	b.n	8007376 <HAL_TIM_PWM_Start+0xd2>
 8007374:	2300      	movs	r3, #0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d007      	beq.n	800738a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007388:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a22      	ldr	r2, [pc, #136]	@ (8007418 <HAL_TIM_PWM_Start+0x174>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d022      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800739c:	d01d      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a1f      	ldr	r2, [pc, #124]	@ (8007420 <HAL_TIM_PWM_Start+0x17c>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d018      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007424 <HAL_TIM_PWM_Start+0x180>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d013      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a1c      	ldr	r2, [pc, #112]	@ (8007428 <HAL_TIM_PWM_Start+0x184>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00e      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a16      	ldr	r2, [pc, #88]	@ (800741c <HAL_TIM_PWM_Start+0x178>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d009      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a18      	ldr	r2, [pc, #96]	@ (800742c <HAL_TIM_PWM_Start+0x188>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d004      	beq.n	80073da <HAL_TIM_PWM_Start+0x136>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a16      	ldr	r2, [pc, #88]	@ (8007430 <HAL_TIM_PWM_Start+0x18c>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d111      	bne.n	80073fe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f003 0307 	and.w	r3, r3, #7
 80073e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2b06      	cmp	r3, #6
 80073ea:	d010      	beq.n	800740e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f042 0201 	orr.w	r2, r2, #1
 80073fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073fc:	e007      	b.n	800740e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f042 0201 	orr.w	r2, r2, #1
 800740c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	3710      	adds	r7, #16
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	40010000 	.word	0x40010000
 800741c:	40010400 	.word	0x40010400
 8007420:	40000400 	.word	0x40000400
 8007424:	40000800 	.word	0x40000800
 8007428:	40000c00 	.word	0x40000c00
 800742c:	40014000 	.word	0x40014000
 8007430:	40001800 	.word	0x40001800

08007434 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	f003 0302 	and.w	r3, r3, #2
 8007446:	2b02      	cmp	r3, #2
 8007448:	d122      	bne.n	8007490 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b02      	cmp	r3, #2
 8007456:	d11b      	bne.n	8007490 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f06f 0202 	mvn.w	r2, #2
 8007460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2201      	movs	r2, #1
 8007466:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	f003 0303 	and.w	r3, r3, #3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d003      	beq.n	800747e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 fa77 	bl	800796a <HAL_TIM_IC_CaptureCallback>
 800747c:	e005      	b.n	800748a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fa69 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 fa7a 	bl	800797e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f003 0304 	and.w	r3, r3, #4
 800749a:	2b04      	cmp	r3, #4
 800749c:	d122      	bne.n	80074e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f003 0304 	and.w	r3, r3, #4
 80074a8:	2b04      	cmp	r3, #4
 80074aa:	d11b      	bne.n	80074e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f06f 0204 	mvn.w	r2, #4
 80074b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2202      	movs	r2, #2
 80074ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d003      	beq.n	80074d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fa4d 	bl	800796a <HAL_TIM_IC_CaptureCallback>
 80074d0:	e005      	b.n	80074de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fa3f 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 fa50 	bl	800797e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	f003 0308 	and.w	r3, r3, #8
 80074ee:	2b08      	cmp	r3, #8
 80074f0:	d122      	bne.n	8007538 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	f003 0308 	and.w	r3, r3, #8
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	d11b      	bne.n	8007538 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f06f 0208 	mvn.w	r2, #8
 8007508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2204      	movs	r2, #4
 800750e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	69db      	ldr	r3, [r3, #28]
 8007516:	f003 0303 	and.w	r3, r3, #3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d003      	beq.n	8007526 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fa23 	bl	800796a <HAL_TIM_IC_CaptureCallback>
 8007524:	e005      	b.n	8007532 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fa15 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fa26 	bl	800797e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	f003 0310 	and.w	r3, r3, #16
 8007542:	2b10      	cmp	r3, #16
 8007544:	d122      	bne.n	800758c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	f003 0310 	and.w	r3, r3, #16
 8007550:	2b10      	cmp	r3, #16
 8007552:	d11b      	bne.n	800758c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f06f 0210 	mvn.w	r2, #16
 800755c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2208      	movs	r2, #8
 8007562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	69db      	ldr	r3, [r3, #28]
 800756a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800756e:	2b00      	cmp	r3, #0
 8007570:	d003      	beq.n	800757a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f9f9 	bl	800796a <HAL_TIM_IC_CaptureCallback>
 8007578:	e005      	b.n	8007586 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 f9eb 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f9fc 	bl	800797e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b01      	cmp	r3, #1
 8007598:	d10e      	bne.n	80075b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f003 0301 	and.w	r3, r3, #1
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d107      	bne.n	80075b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f06f 0201 	mvn.w	r2, #1
 80075b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f7fb f87e 	bl	80026b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075c2:	2b80      	cmp	r3, #128	@ 0x80
 80075c4:	d10e      	bne.n	80075e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075d0:	2b80      	cmp	r3, #128	@ 0x80
 80075d2:	d107      	bne.n	80075e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80075dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fd78 	bl	80080d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ee:	2b40      	cmp	r3, #64	@ 0x40
 80075f0:	d10e      	bne.n	8007610 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075fc:	2b40      	cmp	r3, #64	@ 0x40
 80075fe:	d107      	bne.n	8007610 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f9c1 	bl	8007992 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	f003 0320 	and.w	r3, r3, #32
 800761a:	2b20      	cmp	r3, #32
 800761c:	d10e      	bne.n	800763c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	f003 0320 	and.w	r3, r3, #32
 8007628:	2b20      	cmp	r3, #32
 800762a:	d107      	bne.n	800763c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f06f 0220 	mvn.w	r2, #32
 8007634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fd42 	bl	80080c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007650:	2300      	movs	r3, #0
 8007652:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800765a:	2b01      	cmp	r3, #1
 800765c:	d101      	bne.n	8007662 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800765e:	2302      	movs	r3, #2
 8007660:	e0ae      	b.n	80077c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2201      	movs	r2, #1
 8007666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b0c      	cmp	r3, #12
 800766e:	f200 809f 	bhi.w	80077b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007672:	a201      	add	r2, pc, #4	@ (adr r2, 8007678 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007678:	080076ad 	.word	0x080076ad
 800767c:	080077b1 	.word	0x080077b1
 8007680:	080077b1 	.word	0x080077b1
 8007684:	080077b1 	.word	0x080077b1
 8007688:	080076ed 	.word	0x080076ed
 800768c:	080077b1 	.word	0x080077b1
 8007690:	080077b1 	.word	0x080077b1
 8007694:	080077b1 	.word	0x080077b1
 8007698:	0800772f 	.word	0x0800772f
 800769c:	080077b1 	.word	0x080077b1
 80076a0:	080077b1 	.word	0x080077b1
 80076a4:	080077b1 	.word	0x080077b1
 80076a8:	0800776f 	.word	0x0800776f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68b9      	ldr	r1, [r7, #8]
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 fa18 	bl	8007ae8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	699a      	ldr	r2, [r3, #24]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f042 0208 	orr.w	r2, r2, #8
 80076c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	699a      	ldr	r2, [r3, #24]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0204 	bic.w	r2, r2, #4
 80076d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6999      	ldr	r1, [r3, #24]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	691a      	ldr	r2, [r3, #16]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	619a      	str	r2, [r3, #24]
      break;
 80076ea:	e064      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	68b9      	ldr	r1, [r7, #8]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f000 fa68 	bl	8007bc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	699a      	ldr	r2, [r3, #24]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	699a      	ldr	r2, [r3, #24]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6999      	ldr	r1, [r3, #24]
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	021a      	lsls	r2, r3, #8
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	619a      	str	r2, [r3, #24]
      break;
 800772c:	e043      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68b9      	ldr	r1, [r7, #8]
 8007734:	4618      	mov	r0, r3
 8007736:	f000 fabd 	bl	8007cb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	69da      	ldr	r2, [r3, #28]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f042 0208 	orr.w	r2, r2, #8
 8007748:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69da      	ldr	r2, [r3, #28]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f022 0204 	bic.w	r2, r2, #4
 8007758:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69d9      	ldr	r1, [r3, #28]
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	430a      	orrs	r2, r1
 800776a:	61da      	str	r2, [r3, #28]
      break;
 800776c:	e023      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	68b9      	ldr	r1, [r7, #8]
 8007774:	4618      	mov	r0, r3
 8007776:	f000 fb11 	bl	8007d9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	69da      	ldr	r2, [r3, #28]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007788:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	69da      	ldr	r2, [r3, #28]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	69d9      	ldr	r1, [r3, #28]
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	021a      	lsls	r2, r3, #8
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	61da      	str	r2, [r3, #28]
      break;
 80077ae:	e002      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	75fb      	strb	r3, [r7, #23]
      break;
 80077b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80077be:	7dfb      	ldrb	r3, [r7, #23]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3718      	adds	r7, #24
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_TIM_ConfigClockSource+0x1c>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e0b4      	b.n	800794e <HAL_TIM_ConfigClockSource+0x186>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800780a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68ba      	ldr	r2, [r7, #8]
 8007812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800781c:	d03e      	beq.n	800789c <HAL_TIM_ConfigClockSource+0xd4>
 800781e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007822:	f200 8087 	bhi.w	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800782a:	f000 8086 	beq.w	800793a <HAL_TIM_ConfigClockSource+0x172>
 800782e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007832:	d87f      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007834:	2b70      	cmp	r3, #112	@ 0x70
 8007836:	d01a      	beq.n	800786e <HAL_TIM_ConfigClockSource+0xa6>
 8007838:	2b70      	cmp	r3, #112	@ 0x70
 800783a:	d87b      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 800783c:	2b60      	cmp	r3, #96	@ 0x60
 800783e:	d050      	beq.n	80078e2 <HAL_TIM_ConfigClockSource+0x11a>
 8007840:	2b60      	cmp	r3, #96	@ 0x60
 8007842:	d877      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007844:	2b50      	cmp	r3, #80	@ 0x50
 8007846:	d03c      	beq.n	80078c2 <HAL_TIM_ConfigClockSource+0xfa>
 8007848:	2b50      	cmp	r3, #80	@ 0x50
 800784a:	d873      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 800784c:	2b40      	cmp	r3, #64	@ 0x40
 800784e:	d058      	beq.n	8007902 <HAL_TIM_ConfigClockSource+0x13a>
 8007850:	2b40      	cmp	r3, #64	@ 0x40
 8007852:	d86f      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007854:	2b30      	cmp	r3, #48	@ 0x30
 8007856:	d064      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 8007858:	2b30      	cmp	r3, #48	@ 0x30
 800785a:	d86b      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 800785c:	2b20      	cmp	r3, #32
 800785e:	d060      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 8007860:	2b20      	cmp	r3, #32
 8007862:	d867      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007864:	2b00      	cmp	r3, #0
 8007866:	d05c      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 8007868:	2b10      	cmp	r3, #16
 800786a:	d05a      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 800786c:	e062      	b.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6818      	ldr	r0, [r3, #0]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	6899      	ldr	r1, [r3, #8]
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	f000 fb5d 	bl	8007f3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007890:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	609a      	str	r2, [r3, #8]
      break;
 800789a:	e04f      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	6899      	ldr	r1, [r3, #8]
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	f000 fb46 	bl	8007f3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689a      	ldr	r2, [r3, #8]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80078be:	609a      	str	r2, [r3, #8]
      break;
 80078c0:	e03c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6818      	ldr	r0, [r3, #0]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	6859      	ldr	r1, [r3, #4]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	461a      	mov	r2, r3
 80078d0:	f000 faba 	bl	8007e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2150      	movs	r1, #80	@ 0x50
 80078da:	4618      	mov	r0, r3
 80078dc:	f000 fb13 	bl	8007f06 <TIM_ITRx_SetConfig>
      break;
 80078e0:	e02c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6818      	ldr	r0, [r3, #0]
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	6859      	ldr	r1, [r3, #4]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	461a      	mov	r2, r3
 80078f0:	f000 fad9 	bl	8007ea6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2160      	movs	r1, #96	@ 0x60
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 fb03 	bl	8007f06 <TIM_ITRx_SetConfig>
      break;
 8007900:	e01c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	6859      	ldr	r1, [r3, #4]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	461a      	mov	r2, r3
 8007910:	f000 fa9a 	bl	8007e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2140      	movs	r1, #64	@ 0x40
 800791a:	4618      	mov	r0, r3
 800791c:	f000 faf3 	bl	8007f06 <TIM_ITRx_SetConfig>
      break;
 8007920:	e00c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4619      	mov	r1, r3
 800792c:	4610      	mov	r0, r2
 800792e:	f000 faea 	bl	8007f06 <TIM_ITRx_SetConfig>
      break;
 8007932:	e003      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	73fb      	strb	r3, [r7, #15]
      break;
 8007938:	e000      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800793a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007956:	b480      	push	{r7}
 8007958:	b083      	sub	sp, #12
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800795e:	bf00      	nop
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800796a:	b480      	push	{r7}
 800796c:	b083      	sub	sp, #12
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007972:	bf00      	nop
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr

0800797e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800797e:	b480      	push	{r7}
 8007980:	b083      	sub	sp, #12
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007986:	bf00      	nop
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007992:	b480      	push	{r7}
 8007994:	b083      	sub	sp, #12
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800799a:	bf00      	nop
 800799c:	370c      	adds	r7, #12
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
	...

080079a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a40      	ldr	r2, [pc, #256]	@ (8007abc <TIM_Base_SetConfig+0x114>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d013      	beq.n	80079e8 <TIM_Base_SetConfig+0x40>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079c6:	d00f      	beq.n	80079e8 <TIM_Base_SetConfig+0x40>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a3d      	ldr	r2, [pc, #244]	@ (8007ac0 <TIM_Base_SetConfig+0x118>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d00b      	beq.n	80079e8 <TIM_Base_SetConfig+0x40>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4a3c      	ldr	r2, [pc, #240]	@ (8007ac4 <TIM_Base_SetConfig+0x11c>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d007      	beq.n	80079e8 <TIM_Base_SetConfig+0x40>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a3b      	ldr	r2, [pc, #236]	@ (8007ac8 <TIM_Base_SetConfig+0x120>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d003      	beq.n	80079e8 <TIM_Base_SetConfig+0x40>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a3a      	ldr	r2, [pc, #232]	@ (8007acc <TIM_Base_SetConfig+0x124>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d108      	bne.n	80079fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	68fa      	ldr	r2, [r7, #12]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a2f      	ldr	r2, [pc, #188]	@ (8007abc <TIM_Base_SetConfig+0x114>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d02b      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a08:	d027      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a2c      	ldr	r2, [pc, #176]	@ (8007ac0 <TIM_Base_SetConfig+0x118>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d023      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a2b      	ldr	r2, [pc, #172]	@ (8007ac4 <TIM_Base_SetConfig+0x11c>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d01f      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8007ac8 <TIM_Base_SetConfig+0x120>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d01b      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a29      	ldr	r2, [pc, #164]	@ (8007acc <TIM_Base_SetConfig+0x124>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d017      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a28      	ldr	r2, [pc, #160]	@ (8007ad0 <TIM_Base_SetConfig+0x128>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d013      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a27      	ldr	r2, [pc, #156]	@ (8007ad4 <TIM_Base_SetConfig+0x12c>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d00f      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a26      	ldr	r2, [pc, #152]	@ (8007ad8 <TIM_Base_SetConfig+0x130>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d00b      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a25      	ldr	r2, [pc, #148]	@ (8007adc <TIM_Base_SetConfig+0x134>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d007      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a24      	ldr	r2, [pc, #144]	@ (8007ae0 <TIM_Base_SetConfig+0x138>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d003      	beq.n	8007a5a <TIM_Base_SetConfig+0xb2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a23      	ldr	r2, [pc, #140]	@ (8007ae4 <TIM_Base_SetConfig+0x13c>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d108      	bne.n	8007a6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	68db      	ldr	r3, [r3, #12]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	695b      	ldr	r3, [r3, #20]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	689a      	ldr	r2, [r3, #8]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a0a      	ldr	r2, [pc, #40]	@ (8007abc <TIM_Base_SetConfig+0x114>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d003      	beq.n	8007aa0 <TIM_Base_SetConfig+0xf8>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a0c      	ldr	r2, [pc, #48]	@ (8007acc <TIM_Base_SetConfig+0x124>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d103      	bne.n	8007aa8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	691a      	ldr	r2, [r3, #16]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	615a      	str	r2, [r3, #20]
}
 8007aae:	bf00      	nop
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	40010000 	.word	0x40010000
 8007ac0:	40000400 	.word	0x40000400
 8007ac4:	40000800 	.word	0x40000800
 8007ac8:	40000c00 	.word	0x40000c00
 8007acc:	40010400 	.word	0x40010400
 8007ad0:	40014000 	.word	0x40014000
 8007ad4:	40014400 	.word	0x40014400
 8007ad8:	40014800 	.word	0x40014800
 8007adc:	40001800 	.word	0x40001800
 8007ae0:	40001c00 	.word	0x40001c00
 8007ae4:	40002000 	.word	0x40002000

08007ae8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	f023 0201 	bic.w	r2, r3, #1
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 0303 	bic.w	r3, r3, #3
 8007b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 0302 	bic.w	r3, r3, #2
 8007b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a20      	ldr	r2, [pc, #128]	@ (8007bc0 <TIM_OC1_SetConfig+0xd8>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d003      	beq.n	8007b4c <TIM_OC1_SetConfig+0x64>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a1f      	ldr	r2, [pc, #124]	@ (8007bc4 <TIM_OC1_SetConfig+0xdc>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d10c      	bne.n	8007b66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	f023 0308 	bic.w	r3, r3, #8
 8007b52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	f023 0304 	bic.w	r3, r3, #4
 8007b64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a15      	ldr	r2, [pc, #84]	@ (8007bc0 <TIM_OC1_SetConfig+0xd8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d003      	beq.n	8007b76 <TIM_OC1_SetConfig+0x8e>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a14      	ldr	r2, [pc, #80]	@ (8007bc4 <TIM_OC1_SetConfig+0xdc>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d111      	bne.n	8007b9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	693a      	ldr	r2, [r7, #16]
 8007b9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	685a      	ldr	r2, [r3, #4]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	621a      	str	r2, [r3, #32]
}
 8007bb4:	bf00      	nop
 8007bb6:	371c      	adds	r7, #28
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	40010000 	.word	0x40010000
 8007bc4:	40010400 	.word	0x40010400

08007bc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b087      	sub	sp, #28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a1b      	ldr	r3, [r3, #32]
 8007bd6:	f023 0210 	bic.w	r2, r3, #16
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a1b      	ldr	r3, [r3, #32]
 8007be2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	021b      	lsls	r3, r3, #8
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	f023 0320 	bic.w	r3, r3, #32
 8007c12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	011b      	lsls	r3, r3, #4
 8007c1a:	697a      	ldr	r2, [r7, #20]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a22      	ldr	r2, [pc, #136]	@ (8007cac <TIM_OC2_SetConfig+0xe4>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d003      	beq.n	8007c30 <TIM_OC2_SetConfig+0x68>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a21      	ldr	r2, [pc, #132]	@ (8007cb0 <TIM_OC2_SetConfig+0xe8>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d10d      	bne.n	8007c4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	011b      	lsls	r3, r3, #4
 8007c3e:	697a      	ldr	r2, [r7, #20]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a17      	ldr	r2, [pc, #92]	@ (8007cac <TIM_OC2_SetConfig+0xe4>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d003      	beq.n	8007c5c <TIM_OC2_SetConfig+0x94>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a16      	ldr	r2, [pc, #88]	@ (8007cb0 <TIM_OC2_SetConfig+0xe8>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d113      	bne.n	8007c84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	695b      	ldr	r3, [r3, #20]
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	693a      	ldr	r2, [r7, #16]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	68fa      	ldr	r2, [r7, #12]
 8007c8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	685a      	ldr	r2, [r3, #4]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	621a      	str	r2, [r3, #32]
}
 8007c9e:	bf00      	nop
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	40010000 	.word	0x40010000
 8007cb0:	40010400 	.word	0x40010400

08007cb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b087      	sub	sp, #28
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a1b      	ldr	r3, [r3, #32]
 8007cc2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	69db      	ldr	r3, [r3, #28]
 8007cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f023 0303 	bic.w	r3, r3, #3
 8007cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007cfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	021b      	lsls	r3, r3, #8
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4a21      	ldr	r2, [pc, #132]	@ (8007d94 <TIM_OC3_SetConfig+0xe0>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d003      	beq.n	8007d1a <TIM_OC3_SetConfig+0x66>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a20      	ldr	r2, [pc, #128]	@ (8007d98 <TIM_OC3_SetConfig+0xe4>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d10d      	bne.n	8007d36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	021b      	lsls	r3, r3, #8
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a16      	ldr	r2, [pc, #88]	@ (8007d94 <TIM_OC3_SetConfig+0xe0>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d003      	beq.n	8007d46 <TIM_OC3_SetConfig+0x92>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4a15      	ldr	r2, [pc, #84]	@ (8007d98 <TIM_OC3_SetConfig+0xe4>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d113      	bne.n	8007d6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	695b      	ldr	r3, [r3, #20]
 8007d5a:	011b      	lsls	r3, r3, #4
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	011b      	lsls	r3, r3, #4
 8007d68:	693a      	ldr	r2, [r7, #16]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	697a      	ldr	r2, [r7, #20]
 8007d86:	621a      	str	r2, [r3, #32]
}
 8007d88:	bf00      	nop
 8007d8a:	371c      	adds	r7, #28
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr
 8007d94:	40010000 	.word	0x40010000
 8007d98:	40010400 	.word	0x40010400

08007d9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b087      	sub	sp, #28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a1b      	ldr	r3, [r3, #32]
 8007db6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	69db      	ldr	r3, [r3, #28]
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	021b      	lsls	r3, r3, #8
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007de6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	031b      	lsls	r3, r3, #12
 8007dee:	693a      	ldr	r2, [r7, #16]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a12      	ldr	r2, [pc, #72]	@ (8007e40 <TIM_OC4_SetConfig+0xa4>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d003      	beq.n	8007e04 <TIM_OC4_SetConfig+0x68>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a11      	ldr	r2, [pc, #68]	@ (8007e44 <TIM_OC4_SetConfig+0xa8>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d109      	bne.n	8007e18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	695b      	ldr	r3, [r3, #20]
 8007e10:	019b      	lsls	r3, r3, #6
 8007e12:	697a      	ldr	r2, [r7, #20]
 8007e14:	4313      	orrs	r3, r2
 8007e16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	685a      	ldr	r2, [r3, #4]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	693a      	ldr	r2, [r7, #16]
 8007e30:	621a      	str	r2, [r3, #32]
}
 8007e32:	bf00      	nop
 8007e34:	371c      	adds	r7, #28
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	40010000 	.word	0x40010000
 8007e44:	40010400 	.word	0x40010400

08007e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	f023 0201 	bic.w	r2, r3, #1
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	699b      	ldr	r3, [r3, #24]
 8007e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	011b      	lsls	r3, r3, #4
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f023 030a 	bic.w	r3, r3, #10
 8007e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e86:	697a      	ldr	r2, [r7, #20]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	697a      	ldr	r2, [r7, #20]
 8007e98:	621a      	str	r2, [r3, #32]
}
 8007e9a:	bf00      	nop
 8007e9c:	371c      	adds	r7, #28
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr

08007ea6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b087      	sub	sp, #28
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
 8007eb6:	f023 0210 	bic.w	r2, r3, #16
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	699b      	ldr	r3, [r3, #24]
 8007ec2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6a1b      	ldr	r3, [r3, #32]
 8007ec8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ed0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	031b      	lsls	r3, r3, #12
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ee2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	011b      	lsls	r3, r3, #4
 8007ee8:	693a      	ldr	r2, [r7, #16]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	697a      	ldr	r2, [r7, #20]
 8007ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	693a      	ldr	r2, [r7, #16]
 8007ef8:	621a      	str	r2, [r3, #32]
}
 8007efa:	bf00      	nop
 8007efc:	371c      	adds	r7, #28
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr

08007f06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f06:	b480      	push	{r7}
 8007f08:	b085      	sub	sp, #20
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	6078      	str	r0, [r7, #4]
 8007f0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f1e:	683a      	ldr	r2, [r7, #0]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	f043 0307 	orr.w	r3, r3, #7
 8007f28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	609a      	str	r2, [r3, #8]
}
 8007f30:	bf00      	nop
 8007f32:	3714      	adds	r7, #20
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
 8007f48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	021a      	lsls	r2, r3, #8
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	431a      	orrs	r2, r3
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	697a      	ldr	r2, [r7, #20]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	697a      	ldr	r2, [r7, #20]
 8007f6e:	609a      	str	r2, [r3, #8]
}
 8007f70:	bf00      	nop
 8007f72:	371c      	adds	r7, #28
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b087      	sub	sp, #28
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	f003 031f 	and.w	r3, r3, #31
 8007f8e:	2201      	movs	r2, #1
 8007f90:	fa02 f303 	lsl.w	r3, r2, r3
 8007f94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6a1a      	ldr	r2, [r3, #32]
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	43db      	mvns	r3, r3
 8007f9e:	401a      	ands	r2, r3
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6a1a      	ldr	r2, [r3, #32]
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	f003 031f 	and.w	r3, r3, #31
 8007fae:	6879      	ldr	r1, [r7, #4]
 8007fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	621a      	str	r2, [r3, #32]
}
 8007fba:	bf00      	nop
 8007fbc:	371c      	adds	r7, #28
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr
	...

08007fc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b085      	sub	sp, #20
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d101      	bne.n	8007fe0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fdc:	2302      	movs	r3, #2
 8007fde:	e05a      	b.n	8008096 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008006:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	4313      	orrs	r3, r2
 8008010:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a21      	ldr	r2, [pc, #132]	@ (80080a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d022      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800802c:	d01d      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a1d      	ldr	r2, [pc, #116]	@ (80080a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d018      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a1b      	ldr	r2, [pc, #108]	@ (80080ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d013      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a1a      	ldr	r2, [pc, #104]	@ (80080b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d00e      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a18      	ldr	r2, [pc, #96]	@ (80080b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d009      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a17      	ldr	r2, [pc, #92]	@ (80080b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d004      	beq.n	800806a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a15      	ldr	r2, [pc, #84]	@ (80080bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d10c      	bne.n	8008084 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008070:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	4313      	orrs	r3, r2
 800807a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	40010000 	.word	0x40010000
 80080a8:	40000400 	.word	0x40000400
 80080ac:	40000800 	.word	0x40000800
 80080b0:	40000c00 	.word	0x40000c00
 80080b4:	40010400 	.word	0x40010400
 80080b8:	40014000 	.word	0x40014000
 80080bc:	40001800 	.word	0x40001800

080080c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e03f      	b.n	800817a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d106      	bne.n	8008114 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7fb fa7a 	bl	8003608 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2224      	movs	r2, #36	@ 0x24
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68da      	ldr	r2, [r3, #12]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800812a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 fddb 	bl	8008ce8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	691a      	ldr	r2, [r3, #16]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008140:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	695a      	ldr	r2, [r3, #20]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008150:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008160:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2220      	movs	r2, #32
 800816c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2220      	movs	r2, #32
 8008174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b08a      	sub	sp, #40	@ 0x28
 8008186:	af02      	add	r7, sp, #8
 8008188:	60f8      	str	r0, [r7, #12]
 800818a:	60b9      	str	r1, [r7, #8]
 800818c:	603b      	str	r3, [r7, #0]
 800818e:	4613      	mov	r3, r2
 8008190:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008192:	2300      	movs	r3, #0
 8008194:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800819c:	b2db      	uxtb	r3, r3
 800819e:	2b20      	cmp	r3, #32
 80081a0:	d17c      	bne.n	800829c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d002      	beq.n	80081ae <HAL_UART_Transmit+0x2c>
 80081a8:	88fb      	ldrh	r3, [r7, #6]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d101      	bne.n	80081b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e075      	b.n	800829e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d101      	bne.n	80081c0 <HAL_UART_Transmit+0x3e>
 80081bc:	2302      	movs	r3, #2
 80081be:	e06e      	b.n	800829e <HAL_UART_Transmit+0x11c>
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2221      	movs	r2, #33	@ 0x21
 80081d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081d6:	f7fb fb37 	bl	8003848 <HAL_GetTick>
 80081da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	88fa      	ldrh	r2, [r7, #6]
 80081e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	88fa      	ldrh	r2, [r7, #6]
 80081e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081f0:	d108      	bne.n	8008204 <HAL_UART_Transmit+0x82>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d104      	bne.n	8008204 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80081fa:	2300      	movs	r3, #0
 80081fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	61bb      	str	r3, [r7, #24]
 8008202:	e003      	b.n	800820c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008208:	2300      	movs	r3, #0
 800820a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8008214:	e02a      	b.n	800826c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2200      	movs	r2, #0
 800821e:	2180      	movs	r1, #128	@ 0x80
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f000 fb1f 	bl	8008864 <UART_WaitOnFlagUntilTimeout>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	e036      	b.n	800829e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10b      	bne.n	800824e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	881b      	ldrh	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008244:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	3302      	adds	r3, #2
 800824a:	61bb      	str	r3, [r7, #24]
 800824c:	e007      	b.n	800825e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	781a      	ldrb	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	3301      	adds	r3, #1
 800825c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008262:	b29b      	uxth	r3, r3
 8008264:	3b01      	subs	r3, #1
 8008266:	b29a      	uxth	r2, r3
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008270:	b29b      	uxth	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1cf      	bne.n	8008216 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	9300      	str	r3, [sp, #0]
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	2200      	movs	r2, #0
 800827e:	2140      	movs	r1, #64	@ 0x40
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 faef 	bl	8008864 <UART_WaitOnFlagUntilTimeout>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800828c:	2303      	movs	r3, #3
 800828e:	e006      	b.n	800829e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008298:	2300      	movs	r3, #0
 800829a:	e000      	b.n	800829e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800829c:	2302      	movs	r3, #2
  }
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3720      	adds	r7, #32
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b084      	sub	sp, #16
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	60f8      	str	r0, [r7, #12]
 80082ae:	60b9      	str	r1, [r7, #8]
 80082b0:	4613      	mov	r3, r2
 80082b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b20      	cmp	r3, #32
 80082be:	d11d      	bne.n	80082fc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <HAL_UART_Receive_IT+0x26>
 80082c6:	88fb      	ldrh	r3, [r7, #6]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d101      	bne.n	80082d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e016      	b.n	80082fe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d101      	bne.n	80082de <HAL_UART_Receive_IT+0x38>
 80082da:	2302      	movs	r3, #2
 80082dc:	e00f      	b.n	80082fe <HAL_UART_Receive_IT+0x58>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082ec:	88fb      	ldrh	r3, [r7, #6]
 80082ee:	461a      	mov	r2, r3
 80082f0:	68b9      	ldr	r1, [r7, #8]
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f000 fb24 	bl	8008940 <UART_Start_Receive_IT>
 80082f8:	4603      	mov	r3, r0
 80082fa:	e000      	b.n	80082fe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80082fc:	2302      	movs	r3, #2
  }
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
	...

08008308 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b0ba      	sub	sp, #232	@ 0xe8
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800832e:	2300      	movs	r3, #0
 8008330:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008334:	2300      	movs	r3, #0
 8008336:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800833a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800833e:	f003 030f 	and.w	r3, r3, #15
 8008342:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008346:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10f      	bne.n	800836e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800834e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008352:	f003 0320 	and.w	r3, r3, #32
 8008356:	2b00      	cmp	r3, #0
 8008358:	d009      	beq.n	800836e <HAL_UART_IRQHandler+0x66>
 800835a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800835e:	f003 0320 	and.w	r3, r3, #32
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fc03 	bl	8008b72 <UART_Receive_IT>
      return;
 800836c:	e256      	b.n	800881c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800836e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008372:	2b00      	cmp	r3, #0
 8008374:	f000 80de 	beq.w	8008534 <HAL_UART_IRQHandler+0x22c>
 8008378:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800837c:	f003 0301 	and.w	r3, r3, #1
 8008380:	2b00      	cmp	r3, #0
 8008382:	d106      	bne.n	8008392 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008388:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800838c:	2b00      	cmp	r3, #0
 800838e:	f000 80d1 	beq.w	8008534 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008396:	f003 0301 	and.w	r3, r3, #1
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00b      	beq.n	80083b6 <HAL_UART_IRQHandler+0xae>
 800839e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d005      	beq.n	80083b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ae:	f043 0201 	orr.w	r2, r3, #1
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ba:	f003 0304 	and.w	r3, r3, #4
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00b      	beq.n	80083da <HAL_UART_IRQHandler+0xd2>
 80083c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083c6:	f003 0301 	and.w	r3, r3, #1
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d005      	beq.n	80083da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d2:	f043 0202 	orr.w	r2, r3, #2
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083de:	f003 0302 	and.w	r3, r3, #2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00b      	beq.n	80083fe <HAL_UART_IRQHandler+0xf6>
 80083e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f6:	f043 0204 	orr.w	r2, r3, #4
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80083fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008402:	f003 0308 	and.w	r3, r3, #8
 8008406:	2b00      	cmp	r3, #0
 8008408:	d011      	beq.n	800842e <HAL_UART_IRQHandler+0x126>
 800840a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800840e:	f003 0320 	and.w	r3, r3, #32
 8008412:	2b00      	cmp	r3, #0
 8008414:	d105      	bne.n	8008422 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008416:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	d005      	beq.n	800842e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008426:	f043 0208 	orr.w	r2, r3, #8
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 81ed 	beq.w	8008812 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800843c:	f003 0320 	and.w	r3, r3, #32
 8008440:	2b00      	cmp	r3, #0
 8008442:	d008      	beq.n	8008456 <HAL_UART_IRQHandler+0x14e>
 8008444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008448:	f003 0320 	and.w	r3, r3, #32
 800844c:	2b00      	cmp	r3, #0
 800844e:	d002      	beq.n	8008456 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fb8e 	bl	8008b72 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	695b      	ldr	r3, [r3, #20]
 800845c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008460:	2b40      	cmp	r3, #64	@ 0x40
 8008462:	bf0c      	ite	eq
 8008464:	2301      	moveq	r3, #1
 8008466:	2300      	movne	r3, #0
 8008468:	b2db      	uxtb	r3, r3
 800846a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008472:	f003 0308 	and.w	r3, r3, #8
 8008476:	2b00      	cmp	r3, #0
 8008478:	d103      	bne.n	8008482 <HAL_UART_IRQHandler+0x17a>
 800847a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800847e:	2b00      	cmp	r3, #0
 8008480:	d04f      	beq.n	8008522 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 fa96 	bl	80089b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	695b      	ldr	r3, [r3, #20]
 800848e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008492:	2b40      	cmp	r3, #64	@ 0x40
 8008494:	d141      	bne.n	800851a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3314      	adds	r3, #20
 800849c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084a4:	e853 3f00 	ldrex	r3, [r3]
 80084a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80084ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3314      	adds	r3, #20
 80084be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1d9      	bne.n	8008496 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d013      	beq.n	8008512 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ee:	4a7d      	ldr	r2, [pc, #500]	@ (80086e4 <HAL_UART_IRQHandler+0x3dc>)
 80084f0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7fc f870 	bl	80045dc <HAL_DMA_Abort_IT>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d016      	beq.n	8008530 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800850c:	4610      	mov	r0, r2
 800850e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008510:	e00e      	b.n	8008530 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 f990 	bl	8008838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008518:	e00a      	b.n	8008530 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f98c 	bl	8008838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008520:	e006      	b.n	8008530 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f988 	bl	8008838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800852e:	e170      	b.n	8008812 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008530:	bf00      	nop
    return;
 8008532:	e16e      	b.n	8008812 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008538:	2b01      	cmp	r3, #1
 800853a:	f040 814a 	bne.w	80087d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800853e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008542:	f003 0310 	and.w	r3, r3, #16
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 8143 	beq.w	80087d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800854c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008550:	f003 0310 	and.w	r3, r3, #16
 8008554:	2b00      	cmp	r3, #0
 8008556:	f000 813c 	beq.w	80087d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800855a:	2300      	movs	r3, #0
 800855c:	60bb      	str	r3, [r7, #8]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	60bb      	str	r3, [r7, #8]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	60bb      	str	r3, [r7, #8]
 800856e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800857a:	2b40      	cmp	r3, #64	@ 0x40
 800857c:	f040 80b4 	bne.w	80086e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800858c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 8140 	beq.w	8008816 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800859a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800859e:	429a      	cmp	r2, r3
 80085a0:	f080 8139 	bcs.w	8008816 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085b6:	f000 8088 	beq.w	80086ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	330c      	adds	r3, #12
 80085c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085c8:	e853 3f00 	ldrex	r3, [r3]
 80085cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80085d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80085d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	330c      	adds	r3, #12
 80085e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80085e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80085ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80085f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80085f6:	e841 2300 	strex	r3, r2, [r1]
 80085fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80085fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1d9      	bne.n	80085ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008616:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008618:	f023 0301 	bic.w	r3, r3, #1
 800861c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3314      	adds	r3, #20
 8008626:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800862a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800862e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008630:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008632:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800863c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e1      	bne.n	8008606 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3314      	adds	r3, #20
 8008648:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008652:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008658:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3314      	adds	r3, #20
 8008662:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008666:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008668:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800866c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008674:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e3      	bne.n	8008642 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2220      	movs	r2, #32
 800867e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	330c      	adds	r3, #12
 800868e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008692:	e853 3f00 	ldrex	r3, [r3]
 8008696:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800869a:	f023 0310 	bic.w	r3, r3, #16
 800869e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	330c      	adds	r3, #12
 80086a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80086ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80086ae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80086b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086b4:	e841 2300 	strex	r3, r2, [r1]
 80086b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80086ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e3      	bne.n	8008688 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c4:	4618      	mov	r0, r3
 80086c6:	f7fb ff19 	bl	80044fc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	1ad3      	subs	r3, r2, r3
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	4619      	mov	r1, r3
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f8b6 	bl	800884c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086e0:	e099      	b.n	8008816 <HAL_UART_IRQHandler+0x50e>
 80086e2:	bf00      	nop
 80086e4:	08008a7b 	.word	0x08008a7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	f000 808b 	beq.w	800881a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008704:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 8086 	beq.w	800881a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	330c      	adds	r3, #12
 8008714:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008718:	e853 3f00 	ldrex	r3, [r3]
 800871c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800871e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008720:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008724:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	330c      	adds	r3, #12
 800872e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008732:	647a      	str	r2, [r7, #68]	@ 0x44
 8008734:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008738:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008740:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e3      	bne.n	800870e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3314      	adds	r3, #20
 800874c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	e853 3f00 	ldrex	r3, [r3]
 8008754:	623b      	str	r3, [r7, #32]
   return(result);
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	f023 0301 	bic.w	r3, r3, #1
 800875c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	3314      	adds	r3, #20
 8008766:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800876a:	633a      	str	r2, [r7, #48]	@ 0x30
 800876c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e3      	bne.n	8008746 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2220      	movs	r2, #32
 8008782:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	330c      	adds	r3, #12
 8008792:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	e853 3f00 	ldrex	r3, [r3]
 800879a:	60fb      	str	r3, [r7, #12]
   return(result);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f023 0310 	bic.w	r3, r3, #16
 80087a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	330c      	adds	r3, #12
 80087ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80087b0:	61fa      	str	r2, [r7, #28]
 80087b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b4:	69b9      	ldr	r1, [r7, #24]
 80087b6:	69fa      	ldr	r2, [r7, #28]
 80087b8:	e841 2300 	strex	r3, r2, [r1]
 80087bc:	617b      	str	r3, [r7, #20]
   return(result);
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1e3      	bne.n	800878c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80087c8:	4619      	mov	r1, r3
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 f83e 	bl	800884c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087d0:	e023      	b.n	800881a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80087d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d009      	beq.n	80087f2 <HAL_UART_IRQHandler+0x4ea>
 80087de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d003      	beq.n	80087f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f959 	bl	8008aa2 <UART_Transmit_IT>
    return;
 80087f0:	e014      	b.n	800881c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00e      	beq.n	800881c <HAL_UART_IRQHandler+0x514>
 80087fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008806:	2b00      	cmp	r3, #0
 8008808:	d008      	beq.n	800881c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f999 	bl	8008b42 <UART_EndTransmit_IT>
    return;
 8008810:	e004      	b.n	800881c <HAL_UART_IRQHandler+0x514>
    return;
 8008812:	bf00      	nop
 8008814:	e002      	b.n	800881c <HAL_UART_IRQHandler+0x514>
      return;
 8008816:	bf00      	nop
 8008818:	e000      	b.n	800881c <HAL_UART_IRQHandler+0x514>
      return;
 800881a:	bf00      	nop
  }
}
 800881c:	37e8      	adds	r7, #232	@ 0xe8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop

08008824 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008840:	bf00      	nop
 8008842:	370c      	adds	r7, #12
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b090      	sub	sp, #64	@ 0x40
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	603b      	str	r3, [r7, #0]
 8008870:	4613      	mov	r3, r2
 8008872:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008874:	e050      	b.n	8008918 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800887c:	d04c      	beq.n	8008918 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800887e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008880:	2b00      	cmp	r3, #0
 8008882:	d007      	beq.n	8008894 <UART_WaitOnFlagUntilTimeout+0x30>
 8008884:	f7fa ffe0 	bl	8003848 <HAL_GetTick>
 8008888:	4602      	mov	r2, r0
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008890:	429a      	cmp	r2, r3
 8008892:	d241      	bcs.n	8008918 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	330c      	adds	r3, #12
 800889a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800889e:	e853 3f00 	ldrex	r3, [r3]
 80088a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a6:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80088aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	330c      	adds	r3, #12
 80088b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80088b4:	637a      	str	r2, [r7, #52]	@ 0x34
 80088b6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80088ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088bc:	e841 2300 	strex	r3, r2, [r1]
 80088c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80088c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1e5      	bne.n	8008894 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	3314      	adds	r3, #20
 80088ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	e853 3f00 	ldrex	r3, [r3]
 80088d6:	613b      	str	r3, [r7, #16]
   return(result);
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	f023 0301 	bic.w	r3, r3, #1
 80088de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3314      	adds	r3, #20
 80088e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088e8:	623a      	str	r2, [r7, #32]
 80088ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ec:	69f9      	ldr	r1, [r7, #28]
 80088ee:	6a3a      	ldr	r2, [r7, #32]
 80088f0:	e841 2300 	strex	r3, r2, [r1]
 80088f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1e5      	bne.n	80088c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2220      	movs	r2, #32
 8008900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2220      	movs	r2, #32
 8008908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2200      	movs	r2, #0
 8008910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8008914:	2303      	movs	r3, #3
 8008916:	e00f      	b.n	8008938 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	4013      	ands	r3, r2
 8008922:	68ba      	ldr	r2, [r7, #8]
 8008924:	429a      	cmp	r2, r3
 8008926:	bf0c      	ite	eq
 8008928:	2301      	moveq	r3, #1
 800892a:	2300      	movne	r3, #0
 800892c:	b2db      	uxtb	r3, r3
 800892e:	461a      	mov	r2, r3
 8008930:	79fb      	ldrb	r3, [r7, #7]
 8008932:	429a      	cmp	r2, r3
 8008934:	d09f      	beq.n	8008876 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3740      	adds	r7, #64	@ 0x40
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008940:	b480      	push	{r7}
 8008942:	b085      	sub	sp, #20
 8008944:	af00      	add	r7, sp, #0
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	4613      	mov	r3, r2
 800894c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	88fa      	ldrh	r2, [r7, #6]
 8008958:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	88fa      	ldrh	r2, [r7, #6]
 800895e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2222      	movs	r2, #34	@ 0x22
 800896a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68da      	ldr	r2, [r3, #12]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008984:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	695a      	ldr	r2, [r3, #20]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f042 0201 	orr.w	r2, r2, #1
 8008994:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68da      	ldr	r2, [r3, #12]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f042 0220 	orr.w	r2, r2, #32
 80089a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3714      	adds	r7, #20
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b095      	sub	sp, #84	@ 0x54
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	330c      	adds	r3, #12
 80089c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089c6:	e853 3f00 	ldrex	r3, [r3]
 80089ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	330c      	adds	r3, #12
 80089da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80089de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80089e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089e4:	e841 2300 	strex	r3, r2, [r1]
 80089e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1e5      	bne.n	80089bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	3314      	adds	r3, #20
 80089f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f8:	6a3b      	ldr	r3, [r7, #32]
 80089fa:	e853 3f00 	ldrex	r3, [r3]
 80089fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	f023 0301 	bic.w	r3, r3, #1
 8008a06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	3314      	adds	r3, #20
 8008a0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a18:	e841 2300 	strex	r3, r2, [r1]
 8008a1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1e5      	bne.n	80089f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d119      	bne.n	8008a60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	330c      	adds	r3, #12
 8008a32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	e853 3f00 	ldrex	r3, [r3]
 8008a3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f023 0310 	bic.w	r3, r3, #16
 8008a42:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	330c      	adds	r3, #12
 8008a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a4c:	61ba      	str	r2, [r7, #24]
 8008a4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a50:	6979      	ldr	r1, [r7, #20]
 8008a52:	69ba      	ldr	r2, [r7, #24]
 8008a54:	e841 2300 	strex	r3, r2, [r1]
 8008a58:	613b      	str	r3, [r7, #16]
   return(result);
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d1e5      	bne.n	8008a2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2220      	movs	r2, #32
 8008a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008a6e:	bf00      	nop
 8008a70:	3754      	adds	r7, #84	@ 0x54
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr

08008a7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a7a:	b580      	push	{r7, lr}
 8008a7c:	b084      	sub	sp, #16
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f7ff fecf 	bl	8008838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a9a:	bf00      	nop
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008aa2:	b480      	push	{r7}
 8008aa4:	b085      	sub	sp, #20
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b21      	cmp	r3, #33	@ 0x21
 8008ab4:	d13e      	bne.n	8008b34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008abe:	d114      	bne.n	8008aea <UART_Transmit_IT+0x48>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d110      	bne.n	8008aea <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6a1b      	ldr	r3, [r3, #32]
 8008acc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	881b      	ldrh	r3, [r3, #0]
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008adc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6a1b      	ldr	r3, [r3, #32]
 8008ae2:	1c9a      	adds	r2, r3, #2
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	621a      	str	r2, [r3, #32]
 8008ae8:	e008      	b.n	8008afc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	1c59      	adds	r1, r3, #1
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	6211      	str	r1, [r2, #32]
 8008af4:	781a      	ldrb	r2, [r3, #0]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	3b01      	subs	r3, #1
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	4619      	mov	r1, r3
 8008b0a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10f      	bne.n	8008b30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68da      	ldr	r2, [r3, #12]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008b1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	68da      	ldr	r2, [r3, #12]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008b30:	2300      	movs	r3, #0
 8008b32:	e000      	b.n	8008b36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008b34:	2302      	movs	r3, #2
  }
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3714      	adds	r7, #20
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr

08008b42 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b082      	sub	sp, #8
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68da      	ldr	r2, [r3, #12]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b58:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2220      	movs	r2, #32
 8008b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f7ff fe5e 	bl	8008824 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008b68:	2300      	movs	r3, #0
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3708      	adds	r7, #8
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b08c      	sub	sp, #48	@ 0x30
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	2b22      	cmp	r3, #34	@ 0x22
 8008b84:	f040 80ab 	bne.w	8008cde <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b90:	d117      	bne.n	8008bc2 <UART_Receive_IT+0x50>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d113      	bne.n	8008bc2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bb0:	b29a      	uxth	r2, r3
 8008bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bba:	1c9a      	adds	r2, r3, #2
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8008bc0:	e026      	b.n	8008c10 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bd4:	d007      	beq.n	8008be6 <UART_Receive_IT+0x74>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d10a      	bne.n	8008bf4 <UART_Receive_IT+0x82>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d106      	bne.n	8008bf4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	b2da      	uxtb	r2, r3
 8008bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bf0:	701a      	strb	r2, [r3, #0]
 8008bf2:	e008      	b.n	8008c06 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c00:	b2da      	uxtb	r2, r3
 8008c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c04:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c0a:	1c5a      	adds	r2, r3, #1
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	3b01      	subs	r3, #1
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d15a      	bne.n	8008cda <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	68da      	ldr	r2, [r3, #12]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f022 0220 	bic.w	r2, r2, #32
 8008c32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68da      	ldr	r2, [r3, #12]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	695a      	ldr	r2, [r3, #20]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0201 	bic.w	r2, r2, #1
 8008c52:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2220      	movs	r2, #32
 8008c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d135      	bne.n	8008cd0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	330c      	adds	r3, #12
 8008c70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	e853 3f00 	ldrex	r3, [r3]
 8008c78:	613b      	str	r3, [r7, #16]
   return(result);
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	f023 0310 	bic.w	r3, r3, #16
 8008c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	330c      	adds	r3, #12
 8008c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c8a:	623a      	str	r2, [r7, #32]
 8008c8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c8e:	69f9      	ldr	r1, [r7, #28]
 8008c90:	6a3a      	ldr	r2, [r7, #32]
 8008c92:	e841 2300 	strex	r3, r2, [r1]
 8008c96:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d1e5      	bne.n	8008c6a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 0310 	and.w	r3, r3, #16
 8008ca8:	2b10      	cmp	r3, #16
 8008caa:	d10a      	bne.n	8008cc2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cac:	2300      	movs	r3, #0
 8008cae:	60fb      	str	r3, [r7, #12]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	60fb      	str	r3, [r7, #12]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	60fb      	str	r3, [r7, #12]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff fdbf 	bl	800884c <HAL_UARTEx_RxEventCallback>
 8008cce:	e002      	b.n	8008cd6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f7fa fc51 	bl	8003578 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	e002      	b.n	8008ce0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	e000      	b.n	8008ce0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008cde:	2302      	movs	r3, #2
  }
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3730      	adds	r7, #48	@ 0x30
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cec:	b0c0      	sub	sp, #256	@ 0x100
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	691b      	ldr	r3, [r3, #16]
 8008cfc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d04:	68d9      	ldr	r1, [r3, #12]
 8008d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	ea40 0301 	orr.w	r3, r0, r1
 8008d10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d16:	689a      	ldr	r2, [r3, #8]
 8008d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	431a      	orrs	r2, r3
 8008d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d24:	695b      	ldr	r3, [r3, #20]
 8008d26:	431a      	orrs	r2, r3
 8008d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d2c:	69db      	ldr	r3, [r3, #28]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008d40:	f021 010c 	bic.w	r1, r1, #12
 8008d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008d4e:	430b      	orrs	r3, r1
 8008d50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	695b      	ldr	r3, [r3, #20]
 8008d5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d62:	6999      	ldr	r1, [r3, #24]
 8008d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d68:	681a      	ldr	r2, [r3, #0]
 8008d6a:	ea40 0301 	orr.w	r3, r0, r1
 8008d6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	4b8f      	ldr	r3, [pc, #572]	@ (8008fb4 <UART_SetConfig+0x2cc>)
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d005      	beq.n	8008d88 <UART_SetConfig+0xa0>
 8008d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	4b8d      	ldr	r3, [pc, #564]	@ (8008fb8 <UART_SetConfig+0x2d0>)
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d104      	bne.n	8008d92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d88:	f7fd fcae 	bl	80066e8 <HAL_RCC_GetPCLK2Freq>
 8008d8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008d90:	e003      	b.n	8008d9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d92:	f7fd fc95 	bl	80066c0 <HAL_RCC_GetPCLK1Freq>
 8008d96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d9e:	69db      	ldr	r3, [r3, #28]
 8008da0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008da4:	f040 810c 	bne.w	8008fc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008da8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dac:	2200      	movs	r2, #0
 8008dae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008db2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008db6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008dba:	4622      	mov	r2, r4
 8008dbc:	462b      	mov	r3, r5
 8008dbe:	1891      	adds	r1, r2, r2
 8008dc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008dc2:	415b      	adcs	r3, r3
 8008dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008dca:	4621      	mov	r1, r4
 8008dcc:	eb12 0801 	adds.w	r8, r2, r1
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	eb43 0901 	adc.w	r9, r3, r1
 8008dd6:	f04f 0200 	mov.w	r2, #0
 8008dda:	f04f 0300 	mov.w	r3, #0
 8008dde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008de2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008de6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008dea:	4690      	mov	r8, r2
 8008dec:	4699      	mov	r9, r3
 8008dee:	4623      	mov	r3, r4
 8008df0:	eb18 0303 	adds.w	r3, r8, r3
 8008df4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008df8:	462b      	mov	r3, r5
 8008dfa:	eb49 0303 	adc.w	r3, r9, r3
 8008dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008e0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008e12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008e16:	460b      	mov	r3, r1
 8008e18:	18db      	adds	r3, r3, r3
 8008e1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	eb42 0303 	adc.w	r3, r2, r3
 8008e22:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008e28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008e2c:	f7f7 fe66 	bl	8000afc <__aeabi_uldivmod>
 8008e30:	4602      	mov	r2, r0
 8008e32:	460b      	mov	r3, r1
 8008e34:	4b61      	ldr	r3, [pc, #388]	@ (8008fbc <UART_SetConfig+0x2d4>)
 8008e36:	fba3 2302 	umull	r2, r3, r3, r2
 8008e3a:	095b      	lsrs	r3, r3, #5
 8008e3c:	011c      	lsls	r4, r3, #4
 8008e3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e42:	2200      	movs	r2, #0
 8008e44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008e4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008e50:	4642      	mov	r2, r8
 8008e52:	464b      	mov	r3, r9
 8008e54:	1891      	adds	r1, r2, r2
 8008e56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008e58:	415b      	adcs	r3, r3
 8008e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008e60:	4641      	mov	r1, r8
 8008e62:	eb12 0a01 	adds.w	sl, r2, r1
 8008e66:	4649      	mov	r1, r9
 8008e68:	eb43 0b01 	adc.w	fp, r3, r1
 8008e6c:	f04f 0200 	mov.w	r2, #0
 8008e70:	f04f 0300 	mov.w	r3, #0
 8008e74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008e7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e80:	4692      	mov	sl, r2
 8008e82:	469b      	mov	fp, r3
 8008e84:	4643      	mov	r3, r8
 8008e86:	eb1a 0303 	adds.w	r3, sl, r3
 8008e8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e8e:	464b      	mov	r3, r9
 8008e90:	eb4b 0303 	adc.w	r3, fp, r3
 8008e94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ea4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008ea8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008eac:	460b      	mov	r3, r1
 8008eae:	18db      	adds	r3, r3, r3
 8008eb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008eb2:	4613      	mov	r3, r2
 8008eb4:	eb42 0303 	adc.w	r3, r2, r3
 8008eb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008ebe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008ec2:	f7f7 fe1b 	bl	8000afc <__aeabi_uldivmod>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	460b      	mov	r3, r1
 8008eca:	4611      	mov	r1, r2
 8008ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8008fbc <UART_SetConfig+0x2d4>)
 8008ece:	fba3 2301 	umull	r2, r3, r3, r1
 8008ed2:	095b      	lsrs	r3, r3, #5
 8008ed4:	2264      	movs	r2, #100	@ 0x64
 8008ed6:	fb02 f303 	mul.w	r3, r2, r3
 8008eda:	1acb      	subs	r3, r1, r3
 8008edc:	00db      	lsls	r3, r3, #3
 8008ede:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008ee2:	4b36      	ldr	r3, [pc, #216]	@ (8008fbc <UART_SetConfig+0x2d4>)
 8008ee4:	fba3 2302 	umull	r2, r3, r3, r2
 8008ee8:	095b      	lsrs	r3, r3, #5
 8008eea:	005b      	lsls	r3, r3, #1
 8008eec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008ef0:	441c      	add	r4, r3
 8008ef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008efc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008f00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008f04:	4642      	mov	r2, r8
 8008f06:	464b      	mov	r3, r9
 8008f08:	1891      	adds	r1, r2, r2
 8008f0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008f0c:	415b      	adcs	r3, r3
 8008f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008f14:	4641      	mov	r1, r8
 8008f16:	1851      	adds	r1, r2, r1
 8008f18:	6339      	str	r1, [r7, #48]	@ 0x30
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	414b      	adcs	r3, r1
 8008f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f20:	f04f 0200 	mov.w	r2, #0
 8008f24:	f04f 0300 	mov.w	r3, #0
 8008f28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008f2c:	4659      	mov	r1, fp
 8008f2e:	00cb      	lsls	r3, r1, #3
 8008f30:	4651      	mov	r1, sl
 8008f32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f36:	4651      	mov	r1, sl
 8008f38:	00ca      	lsls	r2, r1, #3
 8008f3a:	4610      	mov	r0, r2
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	4603      	mov	r3, r0
 8008f40:	4642      	mov	r2, r8
 8008f42:	189b      	adds	r3, r3, r2
 8008f44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f48:	464b      	mov	r3, r9
 8008f4a:	460a      	mov	r2, r1
 8008f4c:	eb42 0303 	adc.w	r3, r2, r3
 8008f50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008f64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008f68:	460b      	mov	r3, r1
 8008f6a:	18db      	adds	r3, r3, r3
 8008f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f6e:	4613      	mov	r3, r2
 8008f70:	eb42 0303 	adc.w	r3, r2, r3
 8008f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008f7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008f7e:	f7f7 fdbd 	bl	8000afc <__aeabi_uldivmod>
 8008f82:	4602      	mov	r2, r0
 8008f84:	460b      	mov	r3, r1
 8008f86:	4b0d      	ldr	r3, [pc, #52]	@ (8008fbc <UART_SetConfig+0x2d4>)
 8008f88:	fba3 1302 	umull	r1, r3, r3, r2
 8008f8c:	095b      	lsrs	r3, r3, #5
 8008f8e:	2164      	movs	r1, #100	@ 0x64
 8008f90:	fb01 f303 	mul.w	r3, r1, r3
 8008f94:	1ad3      	subs	r3, r2, r3
 8008f96:	00db      	lsls	r3, r3, #3
 8008f98:	3332      	adds	r3, #50	@ 0x32
 8008f9a:	4a08      	ldr	r2, [pc, #32]	@ (8008fbc <UART_SetConfig+0x2d4>)
 8008f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008fa0:	095b      	lsrs	r3, r3, #5
 8008fa2:	f003 0207 	and.w	r2, r3, #7
 8008fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4422      	add	r2, r4
 8008fae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fb0:	e106      	b.n	80091c0 <UART_SetConfig+0x4d8>
 8008fb2:	bf00      	nop
 8008fb4:	40011000 	.word	0x40011000
 8008fb8:	40011400 	.word	0x40011400
 8008fbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008fca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008fce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008fd2:	4642      	mov	r2, r8
 8008fd4:	464b      	mov	r3, r9
 8008fd6:	1891      	adds	r1, r2, r2
 8008fd8:	6239      	str	r1, [r7, #32]
 8008fda:	415b      	adcs	r3, r3
 8008fdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008fe2:	4641      	mov	r1, r8
 8008fe4:	1854      	adds	r4, r2, r1
 8008fe6:	4649      	mov	r1, r9
 8008fe8:	eb43 0501 	adc.w	r5, r3, r1
 8008fec:	f04f 0200 	mov.w	r2, #0
 8008ff0:	f04f 0300 	mov.w	r3, #0
 8008ff4:	00eb      	lsls	r3, r5, #3
 8008ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008ffa:	00e2      	lsls	r2, r4, #3
 8008ffc:	4614      	mov	r4, r2
 8008ffe:	461d      	mov	r5, r3
 8009000:	4643      	mov	r3, r8
 8009002:	18e3      	adds	r3, r4, r3
 8009004:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009008:	464b      	mov	r3, r9
 800900a:	eb45 0303 	adc.w	r3, r5, r3
 800900e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800901e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009022:	f04f 0200 	mov.w	r2, #0
 8009026:	f04f 0300 	mov.w	r3, #0
 800902a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800902e:	4629      	mov	r1, r5
 8009030:	008b      	lsls	r3, r1, #2
 8009032:	4621      	mov	r1, r4
 8009034:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009038:	4621      	mov	r1, r4
 800903a:	008a      	lsls	r2, r1, #2
 800903c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009040:	f7f7 fd5c 	bl	8000afc <__aeabi_uldivmod>
 8009044:	4602      	mov	r2, r0
 8009046:	460b      	mov	r3, r1
 8009048:	4b60      	ldr	r3, [pc, #384]	@ (80091cc <UART_SetConfig+0x4e4>)
 800904a:	fba3 2302 	umull	r2, r3, r3, r2
 800904e:	095b      	lsrs	r3, r3, #5
 8009050:	011c      	lsls	r4, r3, #4
 8009052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009056:	2200      	movs	r2, #0
 8009058:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800905c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009060:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009064:	4642      	mov	r2, r8
 8009066:	464b      	mov	r3, r9
 8009068:	1891      	adds	r1, r2, r2
 800906a:	61b9      	str	r1, [r7, #24]
 800906c:	415b      	adcs	r3, r3
 800906e:	61fb      	str	r3, [r7, #28]
 8009070:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009074:	4641      	mov	r1, r8
 8009076:	1851      	adds	r1, r2, r1
 8009078:	6139      	str	r1, [r7, #16]
 800907a:	4649      	mov	r1, r9
 800907c:	414b      	adcs	r3, r1
 800907e:	617b      	str	r3, [r7, #20]
 8009080:	f04f 0200 	mov.w	r2, #0
 8009084:	f04f 0300 	mov.w	r3, #0
 8009088:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800908c:	4659      	mov	r1, fp
 800908e:	00cb      	lsls	r3, r1, #3
 8009090:	4651      	mov	r1, sl
 8009092:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009096:	4651      	mov	r1, sl
 8009098:	00ca      	lsls	r2, r1, #3
 800909a:	4610      	mov	r0, r2
 800909c:	4619      	mov	r1, r3
 800909e:	4603      	mov	r3, r0
 80090a0:	4642      	mov	r2, r8
 80090a2:	189b      	adds	r3, r3, r2
 80090a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80090a8:	464b      	mov	r3, r9
 80090aa:	460a      	mov	r2, r1
 80090ac:	eb42 0303 	adc.w	r3, r2, r3
 80090b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80090c0:	f04f 0200 	mov.w	r2, #0
 80090c4:	f04f 0300 	mov.w	r3, #0
 80090c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80090cc:	4649      	mov	r1, r9
 80090ce:	008b      	lsls	r3, r1, #2
 80090d0:	4641      	mov	r1, r8
 80090d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090d6:	4641      	mov	r1, r8
 80090d8:	008a      	lsls	r2, r1, #2
 80090da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80090de:	f7f7 fd0d 	bl	8000afc <__aeabi_uldivmod>
 80090e2:	4602      	mov	r2, r0
 80090e4:	460b      	mov	r3, r1
 80090e6:	4611      	mov	r1, r2
 80090e8:	4b38      	ldr	r3, [pc, #224]	@ (80091cc <UART_SetConfig+0x4e4>)
 80090ea:	fba3 2301 	umull	r2, r3, r3, r1
 80090ee:	095b      	lsrs	r3, r3, #5
 80090f0:	2264      	movs	r2, #100	@ 0x64
 80090f2:	fb02 f303 	mul.w	r3, r2, r3
 80090f6:	1acb      	subs	r3, r1, r3
 80090f8:	011b      	lsls	r3, r3, #4
 80090fa:	3332      	adds	r3, #50	@ 0x32
 80090fc:	4a33      	ldr	r2, [pc, #204]	@ (80091cc <UART_SetConfig+0x4e4>)
 80090fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009102:	095b      	lsrs	r3, r3, #5
 8009104:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009108:	441c      	add	r4, r3
 800910a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800910e:	2200      	movs	r2, #0
 8009110:	673b      	str	r3, [r7, #112]	@ 0x70
 8009112:	677a      	str	r2, [r7, #116]	@ 0x74
 8009114:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009118:	4642      	mov	r2, r8
 800911a:	464b      	mov	r3, r9
 800911c:	1891      	adds	r1, r2, r2
 800911e:	60b9      	str	r1, [r7, #8]
 8009120:	415b      	adcs	r3, r3
 8009122:	60fb      	str	r3, [r7, #12]
 8009124:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009128:	4641      	mov	r1, r8
 800912a:	1851      	adds	r1, r2, r1
 800912c:	6039      	str	r1, [r7, #0]
 800912e:	4649      	mov	r1, r9
 8009130:	414b      	adcs	r3, r1
 8009132:	607b      	str	r3, [r7, #4]
 8009134:	f04f 0200 	mov.w	r2, #0
 8009138:	f04f 0300 	mov.w	r3, #0
 800913c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009140:	4659      	mov	r1, fp
 8009142:	00cb      	lsls	r3, r1, #3
 8009144:	4651      	mov	r1, sl
 8009146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800914a:	4651      	mov	r1, sl
 800914c:	00ca      	lsls	r2, r1, #3
 800914e:	4610      	mov	r0, r2
 8009150:	4619      	mov	r1, r3
 8009152:	4603      	mov	r3, r0
 8009154:	4642      	mov	r2, r8
 8009156:	189b      	adds	r3, r3, r2
 8009158:	66bb      	str	r3, [r7, #104]	@ 0x68
 800915a:	464b      	mov	r3, r9
 800915c:	460a      	mov	r2, r1
 800915e:	eb42 0303 	adc.w	r3, r2, r3
 8009162:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	663b      	str	r3, [r7, #96]	@ 0x60
 800916e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009170:	f04f 0200 	mov.w	r2, #0
 8009174:	f04f 0300 	mov.w	r3, #0
 8009178:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800917c:	4649      	mov	r1, r9
 800917e:	008b      	lsls	r3, r1, #2
 8009180:	4641      	mov	r1, r8
 8009182:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009186:	4641      	mov	r1, r8
 8009188:	008a      	lsls	r2, r1, #2
 800918a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800918e:	f7f7 fcb5 	bl	8000afc <__aeabi_uldivmod>
 8009192:	4602      	mov	r2, r0
 8009194:	460b      	mov	r3, r1
 8009196:	4b0d      	ldr	r3, [pc, #52]	@ (80091cc <UART_SetConfig+0x4e4>)
 8009198:	fba3 1302 	umull	r1, r3, r3, r2
 800919c:	095b      	lsrs	r3, r3, #5
 800919e:	2164      	movs	r1, #100	@ 0x64
 80091a0:	fb01 f303 	mul.w	r3, r1, r3
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	011b      	lsls	r3, r3, #4
 80091a8:	3332      	adds	r3, #50	@ 0x32
 80091aa:	4a08      	ldr	r2, [pc, #32]	@ (80091cc <UART_SetConfig+0x4e4>)
 80091ac:	fba2 2303 	umull	r2, r3, r2, r3
 80091b0:	095b      	lsrs	r3, r3, #5
 80091b2:	f003 020f 	and.w	r2, r3, #15
 80091b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4422      	add	r2, r4
 80091be:	609a      	str	r2, [r3, #8]
}
 80091c0:	bf00      	nop
 80091c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80091c6:	46bd      	mov	sp, r7
 80091c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091cc:	51eb851f 	.word	0x51eb851f

080091d0 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80091da:	2300      	movs	r3, #0
 80091dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e8:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	4b20      	ldr	r3, [pc, #128]	@ (8009270 <FSMC_NORSRAM_Init+0xa0>)
 80091ee:	4013      	ands	r3, r2
 80091f0:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80091fa:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8009200:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8009206:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800920c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8009212:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8009218:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800921e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8009224:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 800922a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8009230:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8009236:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 800923c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	4313      	orrs	r3, r2
 8009242:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	2b08      	cmp	r3, #8
 800924a:	d103      	bne.n	8009254 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009252:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68f9      	ldr	r1, [r7, #12]
 800925c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8009260:	2300      	movs	r3, #0
}
 8009262:	4618      	mov	r0, r3
 8009264:	3714      	adds	r7, #20
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr
 800926e:	bf00      	nop
 8009270:	fff00080 	.word	0xfff00080

08009274 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009274:	b480      	push	{r7}
 8009276:	b087      	sub	sp, #28
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8009280:	2300      	movs	r3, #0
 8009282:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	1c5a      	adds	r2, r3, #1
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800928e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009296:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80092a2:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80092aa:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	68db      	ldr	r3, [r3, #12]
 80092b0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80092b2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	3b01      	subs	r3, #1
 80092ba:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80092bc:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	3b02      	subs	r3, #2
 80092c4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80092c6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80092cc:	4313      	orrs	r3, r2
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	1c5a      	adds	r2, r3, #1
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6979      	ldr	r1, [r7, #20]
 80092dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	371c      	adds	r7, #28
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr
	...

080092f0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b087      	sub	sp, #28
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	60f8      	str	r0, [r7, #12]
 80092f8:	60b9      	str	r1, [r7, #8]
 80092fa:	607a      	str	r2, [r7, #4]
 80092fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80092fe:	2300      	movs	r3, #0
 8009300:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009308:	d122      	bne.n	8009350 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009312:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8009314:	697a      	ldr	r2, [r7, #20]
 8009316:	4b15      	ldr	r3, [pc, #84]	@ (800936c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8009318:	4013      	ands	r3, r2
 800931a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009326:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800932e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8009336:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800933c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	4313      	orrs	r3, r2
 8009342:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	6979      	ldr	r1, [r7, #20]
 800934a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800934e:	e005      	b.n	800935c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	687a      	ldr	r2, [r7, #4]
 8009354:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8009358:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800935c:	2300      	movs	r3, #0
}
 800935e:	4618      	mov	r0, r3
 8009360:	371c      	adds	r7, #28
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	cff00000 	.word	0xcff00000

08009370 <siprintf>:
 8009370:	b40e      	push	{r1, r2, r3}
 8009372:	b510      	push	{r4, lr}
 8009374:	b09d      	sub	sp, #116	@ 0x74
 8009376:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009378:	9002      	str	r0, [sp, #8]
 800937a:	9006      	str	r0, [sp, #24]
 800937c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009380:	480a      	ldr	r0, [pc, #40]	@ (80093ac <siprintf+0x3c>)
 8009382:	9107      	str	r1, [sp, #28]
 8009384:	9104      	str	r1, [sp, #16]
 8009386:	490a      	ldr	r1, [pc, #40]	@ (80093b0 <siprintf+0x40>)
 8009388:	f853 2b04 	ldr.w	r2, [r3], #4
 800938c:	9105      	str	r1, [sp, #20]
 800938e:	2400      	movs	r4, #0
 8009390:	a902      	add	r1, sp, #8
 8009392:	6800      	ldr	r0, [r0, #0]
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009398:	f000 f994 	bl	80096c4 <_svfiprintf_r>
 800939c:	9b02      	ldr	r3, [sp, #8]
 800939e:	701c      	strb	r4, [r3, #0]
 80093a0:	b01d      	add	sp, #116	@ 0x74
 80093a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093a6:	b003      	add	sp, #12
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	20000010 	.word	0x20000010
 80093b0:	ffff0208 	.word	0xffff0208

080093b4 <memset>:
 80093b4:	4402      	add	r2, r0
 80093b6:	4603      	mov	r3, r0
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d100      	bne.n	80093be <memset+0xa>
 80093bc:	4770      	bx	lr
 80093be:	f803 1b01 	strb.w	r1, [r3], #1
 80093c2:	e7f9      	b.n	80093b8 <memset+0x4>

080093c4 <__errno>:
 80093c4:	4b01      	ldr	r3, [pc, #4]	@ (80093cc <__errno+0x8>)
 80093c6:	6818      	ldr	r0, [r3, #0]
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop
 80093cc:	20000010 	.word	0x20000010

080093d0 <__libc_init_array>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	4d0d      	ldr	r5, [pc, #52]	@ (8009408 <__libc_init_array+0x38>)
 80093d4:	4c0d      	ldr	r4, [pc, #52]	@ (800940c <__libc_init_array+0x3c>)
 80093d6:	1b64      	subs	r4, r4, r5
 80093d8:	10a4      	asrs	r4, r4, #2
 80093da:	2600      	movs	r6, #0
 80093dc:	42a6      	cmp	r6, r4
 80093de:	d109      	bne.n	80093f4 <__libc_init_array+0x24>
 80093e0:	4d0b      	ldr	r5, [pc, #44]	@ (8009410 <__libc_init_array+0x40>)
 80093e2:	4c0c      	ldr	r4, [pc, #48]	@ (8009414 <__libc_init_array+0x44>)
 80093e4:	f000 fc64 	bl	8009cb0 <_init>
 80093e8:	1b64      	subs	r4, r4, r5
 80093ea:	10a4      	asrs	r4, r4, #2
 80093ec:	2600      	movs	r6, #0
 80093ee:	42a6      	cmp	r6, r4
 80093f0:	d105      	bne.n	80093fe <__libc_init_array+0x2e>
 80093f2:	bd70      	pop	{r4, r5, r6, pc}
 80093f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80093f8:	4798      	blx	r3
 80093fa:	3601      	adds	r6, #1
 80093fc:	e7ee      	b.n	80093dc <__libc_init_array+0xc>
 80093fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009402:	4798      	blx	r3
 8009404:	3601      	adds	r6, #1
 8009406:	e7f2      	b.n	80093ee <__libc_init_array+0x1e>
 8009408:	0800cea4 	.word	0x0800cea4
 800940c:	0800cea4 	.word	0x0800cea4
 8009410:	0800cea4 	.word	0x0800cea4
 8009414:	0800cea8 	.word	0x0800cea8

08009418 <__retarget_lock_acquire_recursive>:
 8009418:	4770      	bx	lr

0800941a <__retarget_lock_release_recursive>:
 800941a:	4770      	bx	lr

0800941c <_free_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4605      	mov	r5, r0
 8009420:	2900      	cmp	r1, #0
 8009422:	d041      	beq.n	80094a8 <_free_r+0x8c>
 8009424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009428:	1f0c      	subs	r4, r1, #4
 800942a:	2b00      	cmp	r3, #0
 800942c:	bfb8      	it	lt
 800942e:	18e4      	addlt	r4, r4, r3
 8009430:	f000 f8e0 	bl	80095f4 <__malloc_lock>
 8009434:	4a1d      	ldr	r2, [pc, #116]	@ (80094ac <_free_r+0x90>)
 8009436:	6813      	ldr	r3, [r2, #0]
 8009438:	b933      	cbnz	r3, 8009448 <_free_r+0x2c>
 800943a:	6063      	str	r3, [r4, #4]
 800943c:	6014      	str	r4, [r2, #0]
 800943e:	4628      	mov	r0, r5
 8009440:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009444:	f000 b8dc 	b.w	8009600 <__malloc_unlock>
 8009448:	42a3      	cmp	r3, r4
 800944a:	d908      	bls.n	800945e <_free_r+0x42>
 800944c:	6820      	ldr	r0, [r4, #0]
 800944e:	1821      	adds	r1, r4, r0
 8009450:	428b      	cmp	r3, r1
 8009452:	bf01      	itttt	eq
 8009454:	6819      	ldreq	r1, [r3, #0]
 8009456:	685b      	ldreq	r3, [r3, #4]
 8009458:	1809      	addeq	r1, r1, r0
 800945a:	6021      	streq	r1, [r4, #0]
 800945c:	e7ed      	b.n	800943a <_free_r+0x1e>
 800945e:	461a      	mov	r2, r3
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	b10b      	cbz	r3, 8009468 <_free_r+0x4c>
 8009464:	42a3      	cmp	r3, r4
 8009466:	d9fa      	bls.n	800945e <_free_r+0x42>
 8009468:	6811      	ldr	r1, [r2, #0]
 800946a:	1850      	adds	r0, r2, r1
 800946c:	42a0      	cmp	r0, r4
 800946e:	d10b      	bne.n	8009488 <_free_r+0x6c>
 8009470:	6820      	ldr	r0, [r4, #0]
 8009472:	4401      	add	r1, r0
 8009474:	1850      	adds	r0, r2, r1
 8009476:	4283      	cmp	r3, r0
 8009478:	6011      	str	r1, [r2, #0]
 800947a:	d1e0      	bne.n	800943e <_free_r+0x22>
 800947c:	6818      	ldr	r0, [r3, #0]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	6053      	str	r3, [r2, #4]
 8009482:	4408      	add	r0, r1
 8009484:	6010      	str	r0, [r2, #0]
 8009486:	e7da      	b.n	800943e <_free_r+0x22>
 8009488:	d902      	bls.n	8009490 <_free_r+0x74>
 800948a:	230c      	movs	r3, #12
 800948c:	602b      	str	r3, [r5, #0]
 800948e:	e7d6      	b.n	800943e <_free_r+0x22>
 8009490:	6820      	ldr	r0, [r4, #0]
 8009492:	1821      	adds	r1, r4, r0
 8009494:	428b      	cmp	r3, r1
 8009496:	bf04      	itt	eq
 8009498:	6819      	ldreq	r1, [r3, #0]
 800949a:	685b      	ldreq	r3, [r3, #4]
 800949c:	6063      	str	r3, [r4, #4]
 800949e:	bf04      	itt	eq
 80094a0:	1809      	addeq	r1, r1, r0
 80094a2:	6021      	streq	r1, [r4, #0]
 80094a4:	6054      	str	r4, [r2, #4]
 80094a6:	e7ca      	b.n	800943e <_free_r+0x22>
 80094a8:	bd38      	pop	{r3, r4, r5, pc}
 80094aa:	bf00      	nop
 80094ac:	200005a0 	.word	0x200005a0

080094b0 <sbrk_aligned>:
 80094b0:	b570      	push	{r4, r5, r6, lr}
 80094b2:	4e0f      	ldr	r6, [pc, #60]	@ (80094f0 <sbrk_aligned+0x40>)
 80094b4:	460c      	mov	r4, r1
 80094b6:	6831      	ldr	r1, [r6, #0]
 80094b8:	4605      	mov	r5, r0
 80094ba:	b911      	cbnz	r1, 80094c2 <sbrk_aligned+0x12>
 80094bc:	f000 fba4 	bl	8009c08 <_sbrk_r>
 80094c0:	6030      	str	r0, [r6, #0]
 80094c2:	4621      	mov	r1, r4
 80094c4:	4628      	mov	r0, r5
 80094c6:	f000 fb9f 	bl	8009c08 <_sbrk_r>
 80094ca:	1c43      	adds	r3, r0, #1
 80094cc:	d103      	bne.n	80094d6 <sbrk_aligned+0x26>
 80094ce:	f04f 34ff 	mov.w	r4, #4294967295
 80094d2:	4620      	mov	r0, r4
 80094d4:	bd70      	pop	{r4, r5, r6, pc}
 80094d6:	1cc4      	adds	r4, r0, #3
 80094d8:	f024 0403 	bic.w	r4, r4, #3
 80094dc:	42a0      	cmp	r0, r4
 80094de:	d0f8      	beq.n	80094d2 <sbrk_aligned+0x22>
 80094e0:	1a21      	subs	r1, r4, r0
 80094e2:	4628      	mov	r0, r5
 80094e4:	f000 fb90 	bl	8009c08 <_sbrk_r>
 80094e8:	3001      	adds	r0, #1
 80094ea:	d1f2      	bne.n	80094d2 <sbrk_aligned+0x22>
 80094ec:	e7ef      	b.n	80094ce <sbrk_aligned+0x1e>
 80094ee:	bf00      	nop
 80094f0:	2000059c 	.word	0x2000059c

080094f4 <_malloc_r>:
 80094f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f8:	1ccd      	adds	r5, r1, #3
 80094fa:	f025 0503 	bic.w	r5, r5, #3
 80094fe:	3508      	adds	r5, #8
 8009500:	2d0c      	cmp	r5, #12
 8009502:	bf38      	it	cc
 8009504:	250c      	movcc	r5, #12
 8009506:	2d00      	cmp	r5, #0
 8009508:	4606      	mov	r6, r0
 800950a:	db01      	blt.n	8009510 <_malloc_r+0x1c>
 800950c:	42a9      	cmp	r1, r5
 800950e:	d904      	bls.n	800951a <_malloc_r+0x26>
 8009510:	230c      	movs	r3, #12
 8009512:	6033      	str	r3, [r6, #0]
 8009514:	2000      	movs	r0, #0
 8009516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800951a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80095f0 <_malloc_r+0xfc>
 800951e:	f000 f869 	bl	80095f4 <__malloc_lock>
 8009522:	f8d8 3000 	ldr.w	r3, [r8]
 8009526:	461c      	mov	r4, r3
 8009528:	bb44      	cbnz	r4, 800957c <_malloc_r+0x88>
 800952a:	4629      	mov	r1, r5
 800952c:	4630      	mov	r0, r6
 800952e:	f7ff ffbf 	bl	80094b0 <sbrk_aligned>
 8009532:	1c43      	adds	r3, r0, #1
 8009534:	4604      	mov	r4, r0
 8009536:	d158      	bne.n	80095ea <_malloc_r+0xf6>
 8009538:	f8d8 4000 	ldr.w	r4, [r8]
 800953c:	4627      	mov	r7, r4
 800953e:	2f00      	cmp	r7, #0
 8009540:	d143      	bne.n	80095ca <_malloc_r+0xd6>
 8009542:	2c00      	cmp	r4, #0
 8009544:	d04b      	beq.n	80095de <_malloc_r+0xea>
 8009546:	6823      	ldr	r3, [r4, #0]
 8009548:	4639      	mov	r1, r7
 800954a:	4630      	mov	r0, r6
 800954c:	eb04 0903 	add.w	r9, r4, r3
 8009550:	f000 fb5a 	bl	8009c08 <_sbrk_r>
 8009554:	4581      	cmp	r9, r0
 8009556:	d142      	bne.n	80095de <_malloc_r+0xea>
 8009558:	6821      	ldr	r1, [r4, #0]
 800955a:	1a6d      	subs	r5, r5, r1
 800955c:	4629      	mov	r1, r5
 800955e:	4630      	mov	r0, r6
 8009560:	f7ff ffa6 	bl	80094b0 <sbrk_aligned>
 8009564:	3001      	adds	r0, #1
 8009566:	d03a      	beq.n	80095de <_malloc_r+0xea>
 8009568:	6823      	ldr	r3, [r4, #0]
 800956a:	442b      	add	r3, r5
 800956c:	6023      	str	r3, [r4, #0]
 800956e:	f8d8 3000 	ldr.w	r3, [r8]
 8009572:	685a      	ldr	r2, [r3, #4]
 8009574:	bb62      	cbnz	r2, 80095d0 <_malloc_r+0xdc>
 8009576:	f8c8 7000 	str.w	r7, [r8]
 800957a:	e00f      	b.n	800959c <_malloc_r+0xa8>
 800957c:	6822      	ldr	r2, [r4, #0]
 800957e:	1b52      	subs	r2, r2, r5
 8009580:	d420      	bmi.n	80095c4 <_malloc_r+0xd0>
 8009582:	2a0b      	cmp	r2, #11
 8009584:	d917      	bls.n	80095b6 <_malloc_r+0xc2>
 8009586:	1961      	adds	r1, r4, r5
 8009588:	42a3      	cmp	r3, r4
 800958a:	6025      	str	r5, [r4, #0]
 800958c:	bf18      	it	ne
 800958e:	6059      	strne	r1, [r3, #4]
 8009590:	6863      	ldr	r3, [r4, #4]
 8009592:	bf08      	it	eq
 8009594:	f8c8 1000 	streq.w	r1, [r8]
 8009598:	5162      	str	r2, [r4, r5]
 800959a:	604b      	str	r3, [r1, #4]
 800959c:	4630      	mov	r0, r6
 800959e:	f000 f82f 	bl	8009600 <__malloc_unlock>
 80095a2:	f104 000b 	add.w	r0, r4, #11
 80095a6:	1d23      	adds	r3, r4, #4
 80095a8:	f020 0007 	bic.w	r0, r0, #7
 80095ac:	1ac2      	subs	r2, r0, r3
 80095ae:	bf1c      	itt	ne
 80095b0:	1a1b      	subne	r3, r3, r0
 80095b2:	50a3      	strne	r3, [r4, r2]
 80095b4:	e7af      	b.n	8009516 <_malloc_r+0x22>
 80095b6:	6862      	ldr	r2, [r4, #4]
 80095b8:	42a3      	cmp	r3, r4
 80095ba:	bf0c      	ite	eq
 80095bc:	f8c8 2000 	streq.w	r2, [r8]
 80095c0:	605a      	strne	r2, [r3, #4]
 80095c2:	e7eb      	b.n	800959c <_malloc_r+0xa8>
 80095c4:	4623      	mov	r3, r4
 80095c6:	6864      	ldr	r4, [r4, #4]
 80095c8:	e7ae      	b.n	8009528 <_malloc_r+0x34>
 80095ca:	463c      	mov	r4, r7
 80095cc:	687f      	ldr	r7, [r7, #4]
 80095ce:	e7b6      	b.n	800953e <_malloc_r+0x4a>
 80095d0:	461a      	mov	r2, r3
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	42a3      	cmp	r3, r4
 80095d6:	d1fb      	bne.n	80095d0 <_malloc_r+0xdc>
 80095d8:	2300      	movs	r3, #0
 80095da:	6053      	str	r3, [r2, #4]
 80095dc:	e7de      	b.n	800959c <_malloc_r+0xa8>
 80095de:	230c      	movs	r3, #12
 80095e0:	6033      	str	r3, [r6, #0]
 80095e2:	4630      	mov	r0, r6
 80095e4:	f000 f80c 	bl	8009600 <__malloc_unlock>
 80095e8:	e794      	b.n	8009514 <_malloc_r+0x20>
 80095ea:	6005      	str	r5, [r0, #0]
 80095ec:	e7d6      	b.n	800959c <_malloc_r+0xa8>
 80095ee:	bf00      	nop
 80095f0:	200005a0 	.word	0x200005a0

080095f4 <__malloc_lock>:
 80095f4:	4801      	ldr	r0, [pc, #4]	@ (80095fc <__malloc_lock+0x8>)
 80095f6:	f7ff bf0f 	b.w	8009418 <__retarget_lock_acquire_recursive>
 80095fa:	bf00      	nop
 80095fc:	20000598 	.word	0x20000598

08009600 <__malloc_unlock>:
 8009600:	4801      	ldr	r0, [pc, #4]	@ (8009608 <__malloc_unlock+0x8>)
 8009602:	f7ff bf0a 	b.w	800941a <__retarget_lock_release_recursive>
 8009606:	bf00      	nop
 8009608:	20000598 	.word	0x20000598

0800960c <__ssputs_r>:
 800960c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009610:	688e      	ldr	r6, [r1, #8]
 8009612:	461f      	mov	r7, r3
 8009614:	42be      	cmp	r6, r7
 8009616:	680b      	ldr	r3, [r1, #0]
 8009618:	4682      	mov	sl, r0
 800961a:	460c      	mov	r4, r1
 800961c:	4690      	mov	r8, r2
 800961e:	d82d      	bhi.n	800967c <__ssputs_r+0x70>
 8009620:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009624:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009628:	d026      	beq.n	8009678 <__ssputs_r+0x6c>
 800962a:	6965      	ldr	r5, [r4, #20]
 800962c:	6909      	ldr	r1, [r1, #16]
 800962e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009632:	eba3 0901 	sub.w	r9, r3, r1
 8009636:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800963a:	1c7b      	adds	r3, r7, #1
 800963c:	444b      	add	r3, r9
 800963e:	106d      	asrs	r5, r5, #1
 8009640:	429d      	cmp	r5, r3
 8009642:	bf38      	it	cc
 8009644:	461d      	movcc	r5, r3
 8009646:	0553      	lsls	r3, r2, #21
 8009648:	d527      	bpl.n	800969a <__ssputs_r+0x8e>
 800964a:	4629      	mov	r1, r5
 800964c:	f7ff ff52 	bl	80094f4 <_malloc_r>
 8009650:	4606      	mov	r6, r0
 8009652:	b360      	cbz	r0, 80096ae <__ssputs_r+0xa2>
 8009654:	6921      	ldr	r1, [r4, #16]
 8009656:	464a      	mov	r2, r9
 8009658:	f000 fae6 	bl	8009c28 <memcpy>
 800965c:	89a3      	ldrh	r3, [r4, #12]
 800965e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009666:	81a3      	strh	r3, [r4, #12]
 8009668:	6126      	str	r6, [r4, #16]
 800966a:	6165      	str	r5, [r4, #20]
 800966c:	444e      	add	r6, r9
 800966e:	eba5 0509 	sub.w	r5, r5, r9
 8009672:	6026      	str	r6, [r4, #0]
 8009674:	60a5      	str	r5, [r4, #8]
 8009676:	463e      	mov	r6, r7
 8009678:	42be      	cmp	r6, r7
 800967a:	d900      	bls.n	800967e <__ssputs_r+0x72>
 800967c:	463e      	mov	r6, r7
 800967e:	6820      	ldr	r0, [r4, #0]
 8009680:	4632      	mov	r2, r6
 8009682:	4641      	mov	r1, r8
 8009684:	f000 faa6 	bl	8009bd4 <memmove>
 8009688:	68a3      	ldr	r3, [r4, #8]
 800968a:	1b9b      	subs	r3, r3, r6
 800968c:	60a3      	str	r3, [r4, #8]
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	4433      	add	r3, r6
 8009692:	6023      	str	r3, [r4, #0]
 8009694:	2000      	movs	r0, #0
 8009696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800969a:	462a      	mov	r2, r5
 800969c:	f000 fad2 	bl	8009c44 <_realloc_r>
 80096a0:	4606      	mov	r6, r0
 80096a2:	2800      	cmp	r0, #0
 80096a4:	d1e0      	bne.n	8009668 <__ssputs_r+0x5c>
 80096a6:	6921      	ldr	r1, [r4, #16]
 80096a8:	4650      	mov	r0, sl
 80096aa:	f7ff feb7 	bl	800941c <_free_r>
 80096ae:	230c      	movs	r3, #12
 80096b0:	f8ca 3000 	str.w	r3, [sl]
 80096b4:	89a3      	ldrh	r3, [r4, #12]
 80096b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ba:	81a3      	strh	r3, [r4, #12]
 80096bc:	f04f 30ff 	mov.w	r0, #4294967295
 80096c0:	e7e9      	b.n	8009696 <__ssputs_r+0x8a>
	...

080096c4 <_svfiprintf_r>:
 80096c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c8:	4698      	mov	r8, r3
 80096ca:	898b      	ldrh	r3, [r1, #12]
 80096cc:	061b      	lsls	r3, r3, #24
 80096ce:	b09d      	sub	sp, #116	@ 0x74
 80096d0:	4607      	mov	r7, r0
 80096d2:	460d      	mov	r5, r1
 80096d4:	4614      	mov	r4, r2
 80096d6:	d510      	bpl.n	80096fa <_svfiprintf_r+0x36>
 80096d8:	690b      	ldr	r3, [r1, #16]
 80096da:	b973      	cbnz	r3, 80096fa <_svfiprintf_r+0x36>
 80096dc:	2140      	movs	r1, #64	@ 0x40
 80096de:	f7ff ff09 	bl	80094f4 <_malloc_r>
 80096e2:	6028      	str	r0, [r5, #0]
 80096e4:	6128      	str	r0, [r5, #16]
 80096e6:	b930      	cbnz	r0, 80096f6 <_svfiprintf_r+0x32>
 80096e8:	230c      	movs	r3, #12
 80096ea:	603b      	str	r3, [r7, #0]
 80096ec:	f04f 30ff 	mov.w	r0, #4294967295
 80096f0:	b01d      	add	sp, #116	@ 0x74
 80096f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f6:	2340      	movs	r3, #64	@ 0x40
 80096f8:	616b      	str	r3, [r5, #20]
 80096fa:	2300      	movs	r3, #0
 80096fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80096fe:	2320      	movs	r3, #32
 8009700:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009704:	f8cd 800c 	str.w	r8, [sp, #12]
 8009708:	2330      	movs	r3, #48	@ 0x30
 800970a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80098a8 <_svfiprintf_r+0x1e4>
 800970e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009712:	f04f 0901 	mov.w	r9, #1
 8009716:	4623      	mov	r3, r4
 8009718:	469a      	mov	sl, r3
 800971a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800971e:	b10a      	cbz	r2, 8009724 <_svfiprintf_r+0x60>
 8009720:	2a25      	cmp	r2, #37	@ 0x25
 8009722:	d1f9      	bne.n	8009718 <_svfiprintf_r+0x54>
 8009724:	ebba 0b04 	subs.w	fp, sl, r4
 8009728:	d00b      	beq.n	8009742 <_svfiprintf_r+0x7e>
 800972a:	465b      	mov	r3, fp
 800972c:	4622      	mov	r2, r4
 800972e:	4629      	mov	r1, r5
 8009730:	4638      	mov	r0, r7
 8009732:	f7ff ff6b 	bl	800960c <__ssputs_r>
 8009736:	3001      	adds	r0, #1
 8009738:	f000 80a7 	beq.w	800988a <_svfiprintf_r+0x1c6>
 800973c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800973e:	445a      	add	r2, fp
 8009740:	9209      	str	r2, [sp, #36]	@ 0x24
 8009742:	f89a 3000 	ldrb.w	r3, [sl]
 8009746:	2b00      	cmp	r3, #0
 8009748:	f000 809f 	beq.w	800988a <_svfiprintf_r+0x1c6>
 800974c:	2300      	movs	r3, #0
 800974e:	f04f 32ff 	mov.w	r2, #4294967295
 8009752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009756:	f10a 0a01 	add.w	sl, sl, #1
 800975a:	9304      	str	r3, [sp, #16]
 800975c:	9307      	str	r3, [sp, #28]
 800975e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009762:	931a      	str	r3, [sp, #104]	@ 0x68
 8009764:	4654      	mov	r4, sl
 8009766:	2205      	movs	r2, #5
 8009768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800976c:	484e      	ldr	r0, [pc, #312]	@ (80098a8 <_svfiprintf_r+0x1e4>)
 800976e:	f7f6 fd37 	bl	80001e0 <memchr>
 8009772:	9a04      	ldr	r2, [sp, #16]
 8009774:	b9d8      	cbnz	r0, 80097ae <_svfiprintf_r+0xea>
 8009776:	06d0      	lsls	r0, r2, #27
 8009778:	bf44      	itt	mi
 800977a:	2320      	movmi	r3, #32
 800977c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009780:	0711      	lsls	r1, r2, #28
 8009782:	bf44      	itt	mi
 8009784:	232b      	movmi	r3, #43	@ 0x2b
 8009786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800978a:	f89a 3000 	ldrb.w	r3, [sl]
 800978e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009790:	d015      	beq.n	80097be <_svfiprintf_r+0xfa>
 8009792:	9a07      	ldr	r2, [sp, #28]
 8009794:	4654      	mov	r4, sl
 8009796:	2000      	movs	r0, #0
 8009798:	f04f 0c0a 	mov.w	ip, #10
 800979c:	4621      	mov	r1, r4
 800979e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097a2:	3b30      	subs	r3, #48	@ 0x30
 80097a4:	2b09      	cmp	r3, #9
 80097a6:	d94b      	bls.n	8009840 <_svfiprintf_r+0x17c>
 80097a8:	b1b0      	cbz	r0, 80097d8 <_svfiprintf_r+0x114>
 80097aa:	9207      	str	r2, [sp, #28]
 80097ac:	e014      	b.n	80097d8 <_svfiprintf_r+0x114>
 80097ae:	eba0 0308 	sub.w	r3, r0, r8
 80097b2:	fa09 f303 	lsl.w	r3, r9, r3
 80097b6:	4313      	orrs	r3, r2
 80097b8:	9304      	str	r3, [sp, #16]
 80097ba:	46a2      	mov	sl, r4
 80097bc:	e7d2      	b.n	8009764 <_svfiprintf_r+0xa0>
 80097be:	9b03      	ldr	r3, [sp, #12]
 80097c0:	1d19      	adds	r1, r3, #4
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	9103      	str	r1, [sp, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	bfbb      	ittet	lt
 80097ca:	425b      	neglt	r3, r3
 80097cc:	f042 0202 	orrlt.w	r2, r2, #2
 80097d0:	9307      	strge	r3, [sp, #28]
 80097d2:	9307      	strlt	r3, [sp, #28]
 80097d4:	bfb8      	it	lt
 80097d6:	9204      	strlt	r2, [sp, #16]
 80097d8:	7823      	ldrb	r3, [r4, #0]
 80097da:	2b2e      	cmp	r3, #46	@ 0x2e
 80097dc:	d10a      	bne.n	80097f4 <_svfiprintf_r+0x130>
 80097de:	7863      	ldrb	r3, [r4, #1]
 80097e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80097e2:	d132      	bne.n	800984a <_svfiprintf_r+0x186>
 80097e4:	9b03      	ldr	r3, [sp, #12]
 80097e6:	1d1a      	adds	r2, r3, #4
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	9203      	str	r2, [sp, #12]
 80097ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097f0:	3402      	adds	r4, #2
 80097f2:	9305      	str	r3, [sp, #20]
 80097f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80098b8 <_svfiprintf_r+0x1f4>
 80097f8:	7821      	ldrb	r1, [r4, #0]
 80097fa:	2203      	movs	r2, #3
 80097fc:	4650      	mov	r0, sl
 80097fe:	f7f6 fcef 	bl	80001e0 <memchr>
 8009802:	b138      	cbz	r0, 8009814 <_svfiprintf_r+0x150>
 8009804:	9b04      	ldr	r3, [sp, #16]
 8009806:	eba0 000a 	sub.w	r0, r0, sl
 800980a:	2240      	movs	r2, #64	@ 0x40
 800980c:	4082      	lsls	r2, r0
 800980e:	4313      	orrs	r3, r2
 8009810:	3401      	adds	r4, #1
 8009812:	9304      	str	r3, [sp, #16]
 8009814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009818:	4824      	ldr	r0, [pc, #144]	@ (80098ac <_svfiprintf_r+0x1e8>)
 800981a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800981e:	2206      	movs	r2, #6
 8009820:	f7f6 fcde 	bl	80001e0 <memchr>
 8009824:	2800      	cmp	r0, #0
 8009826:	d036      	beq.n	8009896 <_svfiprintf_r+0x1d2>
 8009828:	4b21      	ldr	r3, [pc, #132]	@ (80098b0 <_svfiprintf_r+0x1ec>)
 800982a:	bb1b      	cbnz	r3, 8009874 <_svfiprintf_r+0x1b0>
 800982c:	9b03      	ldr	r3, [sp, #12]
 800982e:	3307      	adds	r3, #7
 8009830:	f023 0307 	bic.w	r3, r3, #7
 8009834:	3308      	adds	r3, #8
 8009836:	9303      	str	r3, [sp, #12]
 8009838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800983a:	4433      	add	r3, r6
 800983c:	9309      	str	r3, [sp, #36]	@ 0x24
 800983e:	e76a      	b.n	8009716 <_svfiprintf_r+0x52>
 8009840:	fb0c 3202 	mla	r2, ip, r2, r3
 8009844:	460c      	mov	r4, r1
 8009846:	2001      	movs	r0, #1
 8009848:	e7a8      	b.n	800979c <_svfiprintf_r+0xd8>
 800984a:	2300      	movs	r3, #0
 800984c:	3401      	adds	r4, #1
 800984e:	9305      	str	r3, [sp, #20]
 8009850:	4619      	mov	r1, r3
 8009852:	f04f 0c0a 	mov.w	ip, #10
 8009856:	4620      	mov	r0, r4
 8009858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800985c:	3a30      	subs	r2, #48	@ 0x30
 800985e:	2a09      	cmp	r2, #9
 8009860:	d903      	bls.n	800986a <_svfiprintf_r+0x1a6>
 8009862:	2b00      	cmp	r3, #0
 8009864:	d0c6      	beq.n	80097f4 <_svfiprintf_r+0x130>
 8009866:	9105      	str	r1, [sp, #20]
 8009868:	e7c4      	b.n	80097f4 <_svfiprintf_r+0x130>
 800986a:	fb0c 2101 	mla	r1, ip, r1, r2
 800986e:	4604      	mov	r4, r0
 8009870:	2301      	movs	r3, #1
 8009872:	e7f0      	b.n	8009856 <_svfiprintf_r+0x192>
 8009874:	ab03      	add	r3, sp, #12
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	462a      	mov	r2, r5
 800987a:	4b0e      	ldr	r3, [pc, #56]	@ (80098b4 <_svfiprintf_r+0x1f0>)
 800987c:	a904      	add	r1, sp, #16
 800987e:	4638      	mov	r0, r7
 8009880:	f3af 8000 	nop.w
 8009884:	1c42      	adds	r2, r0, #1
 8009886:	4606      	mov	r6, r0
 8009888:	d1d6      	bne.n	8009838 <_svfiprintf_r+0x174>
 800988a:	89ab      	ldrh	r3, [r5, #12]
 800988c:	065b      	lsls	r3, r3, #25
 800988e:	f53f af2d 	bmi.w	80096ec <_svfiprintf_r+0x28>
 8009892:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009894:	e72c      	b.n	80096f0 <_svfiprintf_r+0x2c>
 8009896:	ab03      	add	r3, sp, #12
 8009898:	9300      	str	r3, [sp, #0]
 800989a:	462a      	mov	r2, r5
 800989c:	4b05      	ldr	r3, [pc, #20]	@ (80098b4 <_svfiprintf_r+0x1f0>)
 800989e:	a904      	add	r1, sp, #16
 80098a0:	4638      	mov	r0, r7
 80098a2:	f000 f879 	bl	8009998 <_printf_i>
 80098a6:	e7ed      	b.n	8009884 <_svfiprintf_r+0x1c0>
 80098a8:	0800ce68 	.word	0x0800ce68
 80098ac:	0800ce72 	.word	0x0800ce72
 80098b0:	00000000 	.word	0x00000000
 80098b4:	0800960d 	.word	0x0800960d
 80098b8:	0800ce6e 	.word	0x0800ce6e

080098bc <_printf_common>:
 80098bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c0:	4616      	mov	r6, r2
 80098c2:	4698      	mov	r8, r3
 80098c4:	688a      	ldr	r2, [r1, #8]
 80098c6:	690b      	ldr	r3, [r1, #16]
 80098c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80098cc:	4293      	cmp	r3, r2
 80098ce:	bfb8      	it	lt
 80098d0:	4613      	movlt	r3, r2
 80098d2:	6033      	str	r3, [r6, #0]
 80098d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80098d8:	4607      	mov	r7, r0
 80098da:	460c      	mov	r4, r1
 80098dc:	b10a      	cbz	r2, 80098e2 <_printf_common+0x26>
 80098de:	3301      	adds	r3, #1
 80098e0:	6033      	str	r3, [r6, #0]
 80098e2:	6823      	ldr	r3, [r4, #0]
 80098e4:	0699      	lsls	r1, r3, #26
 80098e6:	bf42      	ittt	mi
 80098e8:	6833      	ldrmi	r3, [r6, #0]
 80098ea:	3302      	addmi	r3, #2
 80098ec:	6033      	strmi	r3, [r6, #0]
 80098ee:	6825      	ldr	r5, [r4, #0]
 80098f0:	f015 0506 	ands.w	r5, r5, #6
 80098f4:	d106      	bne.n	8009904 <_printf_common+0x48>
 80098f6:	f104 0a19 	add.w	sl, r4, #25
 80098fa:	68e3      	ldr	r3, [r4, #12]
 80098fc:	6832      	ldr	r2, [r6, #0]
 80098fe:	1a9b      	subs	r3, r3, r2
 8009900:	42ab      	cmp	r3, r5
 8009902:	dc26      	bgt.n	8009952 <_printf_common+0x96>
 8009904:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009908:	6822      	ldr	r2, [r4, #0]
 800990a:	3b00      	subs	r3, #0
 800990c:	bf18      	it	ne
 800990e:	2301      	movne	r3, #1
 8009910:	0692      	lsls	r2, r2, #26
 8009912:	d42b      	bmi.n	800996c <_printf_common+0xb0>
 8009914:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009918:	4641      	mov	r1, r8
 800991a:	4638      	mov	r0, r7
 800991c:	47c8      	blx	r9
 800991e:	3001      	adds	r0, #1
 8009920:	d01e      	beq.n	8009960 <_printf_common+0xa4>
 8009922:	6823      	ldr	r3, [r4, #0]
 8009924:	6922      	ldr	r2, [r4, #16]
 8009926:	f003 0306 	and.w	r3, r3, #6
 800992a:	2b04      	cmp	r3, #4
 800992c:	bf02      	ittt	eq
 800992e:	68e5      	ldreq	r5, [r4, #12]
 8009930:	6833      	ldreq	r3, [r6, #0]
 8009932:	1aed      	subeq	r5, r5, r3
 8009934:	68a3      	ldr	r3, [r4, #8]
 8009936:	bf0c      	ite	eq
 8009938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800993c:	2500      	movne	r5, #0
 800993e:	4293      	cmp	r3, r2
 8009940:	bfc4      	itt	gt
 8009942:	1a9b      	subgt	r3, r3, r2
 8009944:	18ed      	addgt	r5, r5, r3
 8009946:	2600      	movs	r6, #0
 8009948:	341a      	adds	r4, #26
 800994a:	42b5      	cmp	r5, r6
 800994c:	d11a      	bne.n	8009984 <_printf_common+0xc8>
 800994e:	2000      	movs	r0, #0
 8009950:	e008      	b.n	8009964 <_printf_common+0xa8>
 8009952:	2301      	movs	r3, #1
 8009954:	4652      	mov	r2, sl
 8009956:	4641      	mov	r1, r8
 8009958:	4638      	mov	r0, r7
 800995a:	47c8      	blx	r9
 800995c:	3001      	adds	r0, #1
 800995e:	d103      	bne.n	8009968 <_printf_common+0xac>
 8009960:	f04f 30ff 	mov.w	r0, #4294967295
 8009964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009968:	3501      	adds	r5, #1
 800996a:	e7c6      	b.n	80098fa <_printf_common+0x3e>
 800996c:	18e1      	adds	r1, r4, r3
 800996e:	1c5a      	adds	r2, r3, #1
 8009970:	2030      	movs	r0, #48	@ 0x30
 8009972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009976:	4422      	add	r2, r4
 8009978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800997c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009980:	3302      	adds	r3, #2
 8009982:	e7c7      	b.n	8009914 <_printf_common+0x58>
 8009984:	2301      	movs	r3, #1
 8009986:	4622      	mov	r2, r4
 8009988:	4641      	mov	r1, r8
 800998a:	4638      	mov	r0, r7
 800998c:	47c8      	blx	r9
 800998e:	3001      	adds	r0, #1
 8009990:	d0e6      	beq.n	8009960 <_printf_common+0xa4>
 8009992:	3601      	adds	r6, #1
 8009994:	e7d9      	b.n	800994a <_printf_common+0x8e>
	...

08009998 <_printf_i>:
 8009998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800999c:	7e0f      	ldrb	r7, [r1, #24]
 800999e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80099a0:	2f78      	cmp	r7, #120	@ 0x78
 80099a2:	4691      	mov	r9, r2
 80099a4:	4680      	mov	r8, r0
 80099a6:	460c      	mov	r4, r1
 80099a8:	469a      	mov	sl, r3
 80099aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80099ae:	d807      	bhi.n	80099c0 <_printf_i+0x28>
 80099b0:	2f62      	cmp	r7, #98	@ 0x62
 80099b2:	d80a      	bhi.n	80099ca <_printf_i+0x32>
 80099b4:	2f00      	cmp	r7, #0
 80099b6:	f000 80d1 	beq.w	8009b5c <_printf_i+0x1c4>
 80099ba:	2f58      	cmp	r7, #88	@ 0x58
 80099bc:	f000 80b8 	beq.w	8009b30 <_printf_i+0x198>
 80099c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80099c8:	e03a      	b.n	8009a40 <_printf_i+0xa8>
 80099ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80099ce:	2b15      	cmp	r3, #21
 80099d0:	d8f6      	bhi.n	80099c0 <_printf_i+0x28>
 80099d2:	a101      	add	r1, pc, #4	@ (adr r1, 80099d8 <_printf_i+0x40>)
 80099d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80099d8:	08009a31 	.word	0x08009a31
 80099dc:	08009a45 	.word	0x08009a45
 80099e0:	080099c1 	.word	0x080099c1
 80099e4:	080099c1 	.word	0x080099c1
 80099e8:	080099c1 	.word	0x080099c1
 80099ec:	080099c1 	.word	0x080099c1
 80099f0:	08009a45 	.word	0x08009a45
 80099f4:	080099c1 	.word	0x080099c1
 80099f8:	080099c1 	.word	0x080099c1
 80099fc:	080099c1 	.word	0x080099c1
 8009a00:	080099c1 	.word	0x080099c1
 8009a04:	08009b43 	.word	0x08009b43
 8009a08:	08009a6f 	.word	0x08009a6f
 8009a0c:	08009afd 	.word	0x08009afd
 8009a10:	080099c1 	.word	0x080099c1
 8009a14:	080099c1 	.word	0x080099c1
 8009a18:	08009b65 	.word	0x08009b65
 8009a1c:	080099c1 	.word	0x080099c1
 8009a20:	08009a6f 	.word	0x08009a6f
 8009a24:	080099c1 	.word	0x080099c1
 8009a28:	080099c1 	.word	0x080099c1
 8009a2c:	08009b05 	.word	0x08009b05
 8009a30:	6833      	ldr	r3, [r6, #0]
 8009a32:	1d1a      	adds	r2, r3, #4
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	6032      	str	r2, [r6, #0]
 8009a38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009a40:	2301      	movs	r3, #1
 8009a42:	e09c      	b.n	8009b7e <_printf_i+0x1e6>
 8009a44:	6833      	ldr	r3, [r6, #0]
 8009a46:	6820      	ldr	r0, [r4, #0]
 8009a48:	1d19      	adds	r1, r3, #4
 8009a4a:	6031      	str	r1, [r6, #0]
 8009a4c:	0606      	lsls	r6, r0, #24
 8009a4e:	d501      	bpl.n	8009a54 <_printf_i+0xbc>
 8009a50:	681d      	ldr	r5, [r3, #0]
 8009a52:	e003      	b.n	8009a5c <_printf_i+0xc4>
 8009a54:	0645      	lsls	r5, r0, #25
 8009a56:	d5fb      	bpl.n	8009a50 <_printf_i+0xb8>
 8009a58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009a5c:	2d00      	cmp	r5, #0
 8009a5e:	da03      	bge.n	8009a68 <_printf_i+0xd0>
 8009a60:	232d      	movs	r3, #45	@ 0x2d
 8009a62:	426d      	negs	r5, r5
 8009a64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a68:	4858      	ldr	r0, [pc, #352]	@ (8009bcc <_printf_i+0x234>)
 8009a6a:	230a      	movs	r3, #10
 8009a6c:	e011      	b.n	8009a92 <_printf_i+0xfa>
 8009a6e:	6821      	ldr	r1, [r4, #0]
 8009a70:	6833      	ldr	r3, [r6, #0]
 8009a72:	0608      	lsls	r0, r1, #24
 8009a74:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a78:	d402      	bmi.n	8009a80 <_printf_i+0xe8>
 8009a7a:	0649      	lsls	r1, r1, #25
 8009a7c:	bf48      	it	mi
 8009a7e:	b2ad      	uxthmi	r5, r5
 8009a80:	2f6f      	cmp	r7, #111	@ 0x6f
 8009a82:	4852      	ldr	r0, [pc, #328]	@ (8009bcc <_printf_i+0x234>)
 8009a84:	6033      	str	r3, [r6, #0]
 8009a86:	bf14      	ite	ne
 8009a88:	230a      	movne	r3, #10
 8009a8a:	2308      	moveq	r3, #8
 8009a8c:	2100      	movs	r1, #0
 8009a8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009a92:	6866      	ldr	r6, [r4, #4]
 8009a94:	60a6      	str	r6, [r4, #8]
 8009a96:	2e00      	cmp	r6, #0
 8009a98:	db05      	blt.n	8009aa6 <_printf_i+0x10e>
 8009a9a:	6821      	ldr	r1, [r4, #0]
 8009a9c:	432e      	orrs	r6, r5
 8009a9e:	f021 0104 	bic.w	r1, r1, #4
 8009aa2:	6021      	str	r1, [r4, #0]
 8009aa4:	d04b      	beq.n	8009b3e <_printf_i+0x1a6>
 8009aa6:	4616      	mov	r6, r2
 8009aa8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009aac:	fb03 5711 	mls	r7, r3, r1, r5
 8009ab0:	5dc7      	ldrb	r7, [r0, r7]
 8009ab2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ab6:	462f      	mov	r7, r5
 8009ab8:	42bb      	cmp	r3, r7
 8009aba:	460d      	mov	r5, r1
 8009abc:	d9f4      	bls.n	8009aa8 <_printf_i+0x110>
 8009abe:	2b08      	cmp	r3, #8
 8009ac0:	d10b      	bne.n	8009ada <_printf_i+0x142>
 8009ac2:	6823      	ldr	r3, [r4, #0]
 8009ac4:	07df      	lsls	r7, r3, #31
 8009ac6:	d508      	bpl.n	8009ada <_printf_i+0x142>
 8009ac8:	6923      	ldr	r3, [r4, #16]
 8009aca:	6861      	ldr	r1, [r4, #4]
 8009acc:	4299      	cmp	r1, r3
 8009ace:	bfde      	ittt	le
 8009ad0:	2330      	movle	r3, #48	@ 0x30
 8009ad2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009ad6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009ada:	1b92      	subs	r2, r2, r6
 8009adc:	6122      	str	r2, [r4, #16]
 8009ade:	f8cd a000 	str.w	sl, [sp]
 8009ae2:	464b      	mov	r3, r9
 8009ae4:	aa03      	add	r2, sp, #12
 8009ae6:	4621      	mov	r1, r4
 8009ae8:	4640      	mov	r0, r8
 8009aea:	f7ff fee7 	bl	80098bc <_printf_common>
 8009aee:	3001      	adds	r0, #1
 8009af0:	d14a      	bne.n	8009b88 <_printf_i+0x1f0>
 8009af2:	f04f 30ff 	mov.w	r0, #4294967295
 8009af6:	b004      	add	sp, #16
 8009af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	f043 0320 	orr.w	r3, r3, #32
 8009b02:	6023      	str	r3, [r4, #0]
 8009b04:	4832      	ldr	r0, [pc, #200]	@ (8009bd0 <_printf_i+0x238>)
 8009b06:	2778      	movs	r7, #120	@ 0x78
 8009b08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b0c:	6823      	ldr	r3, [r4, #0]
 8009b0e:	6831      	ldr	r1, [r6, #0]
 8009b10:	061f      	lsls	r7, r3, #24
 8009b12:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b16:	d402      	bmi.n	8009b1e <_printf_i+0x186>
 8009b18:	065f      	lsls	r7, r3, #25
 8009b1a:	bf48      	it	mi
 8009b1c:	b2ad      	uxthmi	r5, r5
 8009b1e:	6031      	str	r1, [r6, #0]
 8009b20:	07d9      	lsls	r1, r3, #31
 8009b22:	bf44      	itt	mi
 8009b24:	f043 0320 	orrmi.w	r3, r3, #32
 8009b28:	6023      	strmi	r3, [r4, #0]
 8009b2a:	b11d      	cbz	r5, 8009b34 <_printf_i+0x19c>
 8009b2c:	2310      	movs	r3, #16
 8009b2e:	e7ad      	b.n	8009a8c <_printf_i+0xf4>
 8009b30:	4826      	ldr	r0, [pc, #152]	@ (8009bcc <_printf_i+0x234>)
 8009b32:	e7e9      	b.n	8009b08 <_printf_i+0x170>
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	f023 0320 	bic.w	r3, r3, #32
 8009b3a:	6023      	str	r3, [r4, #0]
 8009b3c:	e7f6      	b.n	8009b2c <_printf_i+0x194>
 8009b3e:	4616      	mov	r6, r2
 8009b40:	e7bd      	b.n	8009abe <_printf_i+0x126>
 8009b42:	6833      	ldr	r3, [r6, #0]
 8009b44:	6825      	ldr	r5, [r4, #0]
 8009b46:	6961      	ldr	r1, [r4, #20]
 8009b48:	1d18      	adds	r0, r3, #4
 8009b4a:	6030      	str	r0, [r6, #0]
 8009b4c:	062e      	lsls	r6, r5, #24
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	d501      	bpl.n	8009b56 <_printf_i+0x1be>
 8009b52:	6019      	str	r1, [r3, #0]
 8009b54:	e002      	b.n	8009b5c <_printf_i+0x1c4>
 8009b56:	0668      	lsls	r0, r5, #25
 8009b58:	d5fb      	bpl.n	8009b52 <_printf_i+0x1ba>
 8009b5a:	8019      	strh	r1, [r3, #0]
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	6123      	str	r3, [r4, #16]
 8009b60:	4616      	mov	r6, r2
 8009b62:	e7bc      	b.n	8009ade <_printf_i+0x146>
 8009b64:	6833      	ldr	r3, [r6, #0]
 8009b66:	1d1a      	adds	r2, r3, #4
 8009b68:	6032      	str	r2, [r6, #0]
 8009b6a:	681e      	ldr	r6, [r3, #0]
 8009b6c:	6862      	ldr	r2, [r4, #4]
 8009b6e:	2100      	movs	r1, #0
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7f6 fb35 	bl	80001e0 <memchr>
 8009b76:	b108      	cbz	r0, 8009b7c <_printf_i+0x1e4>
 8009b78:	1b80      	subs	r0, r0, r6
 8009b7a:	6060      	str	r0, [r4, #4]
 8009b7c:	6863      	ldr	r3, [r4, #4]
 8009b7e:	6123      	str	r3, [r4, #16]
 8009b80:	2300      	movs	r3, #0
 8009b82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b86:	e7aa      	b.n	8009ade <_printf_i+0x146>
 8009b88:	6923      	ldr	r3, [r4, #16]
 8009b8a:	4632      	mov	r2, r6
 8009b8c:	4649      	mov	r1, r9
 8009b8e:	4640      	mov	r0, r8
 8009b90:	47d0      	blx	sl
 8009b92:	3001      	adds	r0, #1
 8009b94:	d0ad      	beq.n	8009af2 <_printf_i+0x15a>
 8009b96:	6823      	ldr	r3, [r4, #0]
 8009b98:	079b      	lsls	r3, r3, #30
 8009b9a:	d413      	bmi.n	8009bc4 <_printf_i+0x22c>
 8009b9c:	68e0      	ldr	r0, [r4, #12]
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	4298      	cmp	r0, r3
 8009ba2:	bfb8      	it	lt
 8009ba4:	4618      	movlt	r0, r3
 8009ba6:	e7a6      	b.n	8009af6 <_printf_i+0x15e>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	4632      	mov	r2, r6
 8009bac:	4649      	mov	r1, r9
 8009bae:	4640      	mov	r0, r8
 8009bb0:	47d0      	blx	sl
 8009bb2:	3001      	adds	r0, #1
 8009bb4:	d09d      	beq.n	8009af2 <_printf_i+0x15a>
 8009bb6:	3501      	adds	r5, #1
 8009bb8:	68e3      	ldr	r3, [r4, #12]
 8009bba:	9903      	ldr	r1, [sp, #12]
 8009bbc:	1a5b      	subs	r3, r3, r1
 8009bbe:	42ab      	cmp	r3, r5
 8009bc0:	dcf2      	bgt.n	8009ba8 <_printf_i+0x210>
 8009bc2:	e7eb      	b.n	8009b9c <_printf_i+0x204>
 8009bc4:	2500      	movs	r5, #0
 8009bc6:	f104 0619 	add.w	r6, r4, #25
 8009bca:	e7f5      	b.n	8009bb8 <_printf_i+0x220>
 8009bcc:	0800ce79 	.word	0x0800ce79
 8009bd0:	0800ce8a 	.word	0x0800ce8a

08009bd4 <memmove>:
 8009bd4:	4288      	cmp	r0, r1
 8009bd6:	b510      	push	{r4, lr}
 8009bd8:	eb01 0402 	add.w	r4, r1, r2
 8009bdc:	d902      	bls.n	8009be4 <memmove+0x10>
 8009bde:	4284      	cmp	r4, r0
 8009be0:	4623      	mov	r3, r4
 8009be2:	d807      	bhi.n	8009bf4 <memmove+0x20>
 8009be4:	1e43      	subs	r3, r0, #1
 8009be6:	42a1      	cmp	r1, r4
 8009be8:	d008      	beq.n	8009bfc <memmove+0x28>
 8009bea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bf2:	e7f8      	b.n	8009be6 <memmove+0x12>
 8009bf4:	4402      	add	r2, r0
 8009bf6:	4601      	mov	r1, r0
 8009bf8:	428a      	cmp	r2, r1
 8009bfa:	d100      	bne.n	8009bfe <memmove+0x2a>
 8009bfc:	bd10      	pop	{r4, pc}
 8009bfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c06:	e7f7      	b.n	8009bf8 <memmove+0x24>

08009c08 <_sbrk_r>:
 8009c08:	b538      	push	{r3, r4, r5, lr}
 8009c0a:	4d06      	ldr	r5, [pc, #24]	@ (8009c24 <_sbrk_r+0x1c>)
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	4604      	mov	r4, r0
 8009c10:	4608      	mov	r0, r1
 8009c12:	602b      	str	r3, [r5, #0]
 8009c14:	f7f8 fece 	bl	80029b4 <_sbrk>
 8009c18:	1c43      	adds	r3, r0, #1
 8009c1a:	d102      	bne.n	8009c22 <_sbrk_r+0x1a>
 8009c1c:	682b      	ldr	r3, [r5, #0]
 8009c1e:	b103      	cbz	r3, 8009c22 <_sbrk_r+0x1a>
 8009c20:	6023      	str	r3, [r4, #0]
 8009c22:	bd38      	pop	{r3, r4, r5, pc}
 8009c24:	20000594 	.word	0x20000594

08009c28 <memcpy>:
 8009c28:	440a      	add	r2, r1
 8009c2a:	4291      	cmp	r1, r2
 8009c2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c30:	d100      	bne.n	8009c34 <memcpy+0xc>
 8009c32:	4770      	bx	lr
 8009c34:	b510      	push	{r4, lr}
 8009c36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c3e:	4291      	cmp	r1, r2
 8009c40:	d1f9      	bne.n	8009c36 <memcpy+0xe>
 8009c42:	bd10      	pop	{r4, pc}

08009c44 <_realloc_r>:
 8009c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c48:	4607      	mov	r7, r0
 8009c4a:	4614      	mov	r4, r2
 8009c4c:	460d      	mov	r5, r1
 8009c4e:	b921      	cbnz	r1, 8009c5a <_realloc_r+0x16>
 8009c50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c54:	4611      	mov	r1, r2
 8009c56:	f7ff bc4d 	b.w	80094f4 <_malloc_r>
 8009c5a:	b92a      	cbnz	r2, 8009c68 <_realloc_r+0x24>
 8009c5c:	f7ff fbde 	bl	800941c <_free_r>
 8009c60:	4625      	mov	r5, r4
 8009c62:	4628      	mov	r0, r5
 8009c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c68:	f000 f81a 	bl	8009ca0 <_malloc_usable_size_r>
 8009c6c:	4284      	cmp	r4, r0
 8009c6e:	4606      	mov	r6, r0
 8009c70:	d802      	bhi.n	8009c78 <_realloc_r+0x34>
 8009c72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009c76:	d8f4      	bhi.n	8009c62 <_realloc_r+0x1e>
 8009c78:	4621      	mov	r1, r4
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	f7ff fc3a 	bl	80094f4 <_malloc_r>
 8009c80:	4680      	mov	r8, r0
 8009c82:	b908      	cbnz	r0, 8009c88 <_realloc_r+0x44>
 8009c84:	4645      	mov	r5, r8
 8009c86:	e7ec      	b.n	8009c62 <_realloc_r+0x1e>
 8009c88:	42b4      	cmp	r4, r6
 8009c8a:	4622      	mov	r2, r4
 8009c8c:	4629      	mov	r1, r5
 8009c8e:	bf28      	it	cs
 8009c90:	4632      	movcs	r2, r6
 8009c92:	f7ff ffc9 	bl	8009c28 <memcpy>
 8009c96:	4629      	mov	r1, r5
 8009c98:	4638      	mov	r0, r7
 8009c9a:	f7ff fbbf 	bl	800941c <_free_r>
 8009c9e:	e7f1      	b.n	8009c84 <_realloc_r+0x40>

08009ca0 <_malloc_usable_size_r>:
 8009ca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ca4:	1f18      	subs	r0, r3, #4
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	bfbc      	itt	lt
 8009caa:	580b      	ldrlt	r3, [r1, r0]
 8009cac:	18c0      	addlt	r0, r0, r3
 8009cae:	4770      	bx	lr

08009cb0 <_init>:
 8009cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb2:	bf00      	nop
 8009cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cb6:	bc08      	pop	{r3}
 8009cb8:	469e      	mov	lr, r3
 8009cba:	4770      	bx	lr

08009cbc <_fini>:
 8009cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cbe:	bf00      	nop
 8009cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cc2:	bc08      	pop	{r3}
 8009cc4:	469e      	mov	lr, r3
 8009cc6:	4770      	bx	lr
