<annotationInfo>
<item  id="32" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="29" name="tmp" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_fu_1331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="40" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="42" name="tmp_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_3_fu_1336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="42" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="42" name="tmp_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_4_fu_1342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="43" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="42" name="or_cond" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="or_cond_fu_1348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="46" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_7_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="61" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_1_fu_1360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="76" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_2_fu_1366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="91" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_3_fu_1372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="106" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_4_fu_1378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="121" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_5_fu_1384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="136" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_6_fu_1390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="151" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="44" name="tmp_11_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_11_7_fu_1396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="163" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="164" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_15" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="165" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="166" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="167" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="170" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_18" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="171" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="172" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="173" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="174" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="175" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="176" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="177" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="178" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="181" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="182" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="183" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="184" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="185" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="186" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="187" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="188" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="189" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="192" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="193" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="194" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="195" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="196" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="197" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="198" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="199" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="200" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="203" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="204" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="205" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="206" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="207" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="208" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="209" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="210" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="211" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="214" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="215" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="216" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="217" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="218" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="219" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="220" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="221" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="222" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="225" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="226" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="227" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="228" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="229" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="230" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="231" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="232" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="233" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="236" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="237" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="238" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="239" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="240" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="241" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="242" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="243" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="244" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="247" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="248" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="249" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="250" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="252" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="254" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="255" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_fu_1516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="256" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_fu_1413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="260" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="261" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="262" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="263" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="264" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="267" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="268" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="269" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="270" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="271" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="272" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="273" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="274" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="275" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="278" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="279" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="280" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="281" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="282" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="283" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="284" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="285" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="286" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="289" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="290" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="291" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="292" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="293" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="294" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="295" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="296" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="297" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="300" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="301" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="302" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="303" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="304" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="305" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="306" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="307" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="308" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="311" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="312" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="313" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="314" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="315" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="316" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="317" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="318" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="319" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="322" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="323" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="324" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="325" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="326" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="327" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="328" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="329" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="330" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="333" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="334" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="335" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="336" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="337" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="338" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="339" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="340" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="341" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="344" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="345" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="346" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="347" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="349" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="351" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="352" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_1_fu_1529_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="353" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_1_fu_1426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="357" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="358" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="359" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="360" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="361" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="364" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="365" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="366" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="367" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="368" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="369" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="370" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="371" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="372" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="375" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="376" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="377" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="378" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="379" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="380" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="381" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="382" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="383" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="386" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="387" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="388" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="389" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="390" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="391" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="392" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="393" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="394" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="397" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="398" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="399" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="400" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="401" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="402" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="403" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="404" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="405" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="408" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="409" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="410" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="411" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="412" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="413" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="414" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="415" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="416" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="419" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="420" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="421" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="422" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="423" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="424" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="425" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="426" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="427" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="430" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="431" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="432" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="433" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="434" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="435" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="436" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="437" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="438" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="441" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="442" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="443" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="444" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="446" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="448" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="449" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_2_fu_1542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="450" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_2_fu_1439_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="454" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="455" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="456" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="457" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="458" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="461" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="462" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="463" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="464" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="465" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="466" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="467" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="468" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="469" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="472" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="473" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="474" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="475" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="476" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="477" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="478" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="479" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="480" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="483" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="484" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="485" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="486" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="487" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="488" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="489" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="490" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="491" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="494" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="495" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="496" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="497" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="498" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="499" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="500" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="501" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="502" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="505" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="506" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="507" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="508" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="509" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="510" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="511" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="512" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="513" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="516" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="517" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="518" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="519" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="520" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="521" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="522" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="523" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="524" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="527" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="528" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="529" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="530" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="531" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="532" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="533" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="534" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="535" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="538" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="539" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="540" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="541" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="543" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="545" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="546" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_3_fu_1555_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="547" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_3_fu_1452_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="551" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="552" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="553" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="554" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="555" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="558" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="559" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="560" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="561" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="562" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="563" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="564" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="565" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="566" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="569" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="570" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="571" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="572" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="573" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="574" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="575" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="576" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="577" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="580" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="581" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="582" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="583" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="584" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="585" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="586" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="587" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="588" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="591" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="592" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="593" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="594" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="595" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="596" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="597" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="598" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="599" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="602" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="603" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="604" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="605" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="606" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="607" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="608" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="609" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="610" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="613" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="614" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="615" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="616" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="617" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="618" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="619" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="620" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="621" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="624" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="625" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="626" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="627" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="628" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="629" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="630" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="631" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="632" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="635" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="636" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="637" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="638" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="640" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="642" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="643" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_4_fu_1568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="644" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_4_fu_1465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="648" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="649" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="650" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="651" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="652" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="655" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="656" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="657" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="658" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="659" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="660" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="661" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="662" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="663" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="666" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="667" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="668" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="669" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="670" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="671" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="672" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="673" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="674" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="677" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="678" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="679" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="680" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="681" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="682" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="683" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="684" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="685" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="688" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="689" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="690" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="691" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="692" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="693" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="694" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="695" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="696" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="699" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="700" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="701" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="702" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="703" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="704" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="705" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="706" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="707" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="710" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="711" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="712" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="713" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="714" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="715" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="716" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="717" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="718" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="721" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="722" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="723" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="724" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="725" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="726" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="727" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="728" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="729" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="732" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="733" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="734" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="735" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="737" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="739" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="740" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_5_fu_1581_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="741" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_5_fu_1478_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="745" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="746" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="747" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="748" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="749" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="752" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="753" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="754" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="755" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="756" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="757" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="758" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="759" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="760" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="763" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="764" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="765" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="766" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="767" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="768" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="769" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="770" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="771" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="774" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="775" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="776" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="777" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="778" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="779" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="780" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="781" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="782" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="785" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="786" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="787" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="788" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="789" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="790" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="791" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="792" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="793" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="796" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="797" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="798" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="799" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="800" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="801" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="802" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="803" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="804" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="807" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="808" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="809" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="810" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="811" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="812" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="813" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="814" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="815" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="818" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="819" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="820" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="821" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="822" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="823" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="824" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="825" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="826" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="829" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="830" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="831" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="832" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="834" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="836" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="837" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_6_fu_1594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="838" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_6_fu_1490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="842" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="843" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="844" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="845" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="846" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="849" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="850" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="851" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="852" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="853" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="854" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="855" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="856" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="857" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="860" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="861" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="862" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="863" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="864" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="865" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="866" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="867" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="868" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U5" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="871" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="872" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="873" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="874" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="875" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="876" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="877" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="878" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="879" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="882" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="883" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="884" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U7" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="885" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="886" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="887" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="888" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="889" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="890" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="893" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="894" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="895" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="896" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="897" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="898" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="899" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="900" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="901" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="904" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="905" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="906" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="907" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="908" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="909" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="910" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="911" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="912" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="915" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="916" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="917" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="918" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="919" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="55" name="V_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="920" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_16_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="921" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_17_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="922" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="tmp_18_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U12" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="923" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="56" name="F_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U8" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="926" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="tmp_20_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="927" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="59" name="v_acc_2_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="928" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="tmp_19_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U6" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="929" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="58" name="f_acc_2_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="931" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="933" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="934" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="63" name="f_acc_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="f_acc_1_7_fu_1607_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="935" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="64" name="v_acc_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="v_acc_1_7_fu_1503_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="938" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="70" name="tmp_12" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_12_fu_1402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="946" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="75" name="exitcond" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="exitcond_fu_1620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="948" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="75" name="i" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="i_fu_1626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="954" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="77" name="tmp_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_5_fu_1632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="961" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="79" name="tmp_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_6_fu_1697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="963" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="80" name="tmp_last_V" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_last_V_fu_1643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="964" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_20" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="tmp_20_fu_1649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="973" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_13" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_mux_83_32_1_1_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="974" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_8" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fpext_32ns_64_3_1_U10" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="975" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_9" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1_U14" latency="16" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="984" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_14" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_mux_83_32_1_1_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="985" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_s" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fpext_32ns_64_3_1_U11" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="986" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1_U15" latency="16" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="987" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="tmp_10" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1_U13" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="988" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="85" name="I_data" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc25" rtlName="Simulate_HW_fptrunc_64ns_32_5_1_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"&gt;&lt;\/item&gt;
<item  id="38" filename="IP_2018_v2/solution1/Stream.cpp" linenumber="14" name="" contextFuncName="Simulate_HW" moduleName="Simulate_HW" rtlName="Loop_ROW_LOOP_proc25_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again"><\/item>
</annotationInfo>
