
---------- Begin Simulation Statistics ----------
final_tick                               1233015529000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702428                       # Number of bytes of host memory used
host_op_rate                                    66763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21581.64                       # Real time elapsed on the host
host_tick_rate                               57132615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436644209                       # Number of instructions simulated
sim_ops                                    1440847986                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.233016                       # Number of seconds simulated
sim_ticks                                1233015529000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.674697                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179662443                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207283612                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14898870                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277530378                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23604838                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24642662                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1037824                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352821079                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188492                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9479059                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548843                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46711710                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84179082                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316565550                       # Number of instructions committed
system.cpu0.commit.committedOps            1318669145                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2290482523                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.575717                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.425150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1704661656     74.42%     74.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    332460983     14.51%     88.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83434123      3.64%     92.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80544515      3.52%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27004567      1.18%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4275230      0.19%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5109900      0.22%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6279839      0.27%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46711710      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2290482523                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143991                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936996                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173917                       # Number of loads committed
system.cpu0.commit.membars                    4203756                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203765      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072935     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407274196     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186535     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318669145                       # Class of committed instruction
system.cpu0.commit.refs                     558460766                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316565550                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318669145                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.867214                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.867214                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            443049108                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5471332                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177514914                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1425696411                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               846857285                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1001659546                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9490529                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13103620                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6983742                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352821079                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                259114294                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1455360132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5093580                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1447825172                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29820712                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143522                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         837769385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203267281                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588952                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2308040210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628209                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1261839430     54.67%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               780854961     33.83%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162177202      7.03%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81858093      3.55%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11927980      0.52%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6968761      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  308413      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101803      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3567      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2308040210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      150269016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9602326                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340225305                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.566505                       # Inst execution rate
system.cpu0.iew.exec_refs                   602993265                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161169876                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              365925174                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440200294                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106519                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5107274                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162440954                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1402794002                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            441823389                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7782846                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1392643432                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2055643                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8451838                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9490529                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12951056                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       185653                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26037648                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35631                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11090                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6737624                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35026377                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9154105                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11090                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       745235                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8857091                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                617341114                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1380537867                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857252                       # average fanout of values written-back
system.cpu0.iew.wb_producers                529217161                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.561580                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1381234338                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1709209365                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889608697                       # number of integer regfile writes
system.cpu0.ipc                              0.535557                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.535557                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205654      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            776954174     55.48%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834050      0.85%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100432      0.15%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445400047     31.80%     88.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159931855     11.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1400426279                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2947159                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002104                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 569347     19.32%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1906631     64.69%     84.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               471178     15.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1399167714                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5112068532                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1380537800                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1486929144                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1396483516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1400426279                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310486                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       84124853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           228743                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           671                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20224036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2308040210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606760                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820091                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1288518447     55.83%     55.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          716174611     31.03%     86.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          251390464     10.89%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36966091      1.60%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9352667      0.41%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1601583      0.07%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3303588      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             529716      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             203043      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2308040210                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.569671                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16839667                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2732043                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440200294                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162440954                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1916                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2458309226                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7722093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              394448242                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845207317                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14331308                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               859648795                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11535556                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24976                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1738628622                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1416449769                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          917813612                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                994406187                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23003994                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9490529                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             49617195                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72606290                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1738628566                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        429262                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5924                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30845558                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5923                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3646594730                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2823290723                       # The number of ROB writes
system.cpu0.timesIdled                       21131781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1872                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.744608                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20949588                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24150882                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2805215                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30966176                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1065452                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1081963                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16511                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35610794                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47888                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1986685                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121843                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4243403                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300695                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17272375                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120078659                       # Number of instructions committed
system.cpu1.commit.committedOps             122178841                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    465806966                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.262295                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.042784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    417675683     89.67%     89.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23432489      5.03%     94.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8169054      1.75%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6989653      1.50%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1879749      0.40%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       878593      0.19%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2188294      0.47%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       350048      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4243403      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    465806966                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798343                       # Number of function calls committed.
system.cpu1.commit.int_insts                116615693                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177969                       # Number of loads committed
system.cpu1.commit.membars                    4200124                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200124      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76676790     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277971     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023812      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122178841                       # Class of committed instruction
system.cpu1.commit.refs                      41301795                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120078659                       # Number of Instructions Simulated
system.cpu1.committedOps                    122178841                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.914848                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.914848                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            369137122                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               865324                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19947611                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145997515                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26185041                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66848927                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1988523                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2021445                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5127839                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35610794                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23028380                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    440901324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               295004                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151323486                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5614106                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075753                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25579074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22015040                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.321903                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         469287452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.326930                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.756904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               372037515     79.28%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61726616     13.15%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19493858      4.15%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12457523      2.65%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2816412      0.60%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  466160      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  286871      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1933      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           469287452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         802197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2104572                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30711995                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.285398                       # Inst execution rate
system.cpu1.iew.exec_refs                    45650612                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11512767                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              308445765                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34740607                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100664                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1943542                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11860796                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139400396                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34137845                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1844064                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134162682                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1404562                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6110509                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1988523                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10015935                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        92307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1016057                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28019                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2454                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14338                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4562638                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       736970                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2454                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539360                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1565212                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78246265                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132805952                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847072                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66280249                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.282512                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132872252                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170157187                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89568963                       # number of integer regfile writes
system.cpu1.ipc                              0.255438                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255438                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200239      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85623911     62.96%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36694736     26.98%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9487712      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136006746                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2915868                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021439                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 655161     22.47%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1810815     62.10%     84.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               449889     15.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134722360                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         744450033                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132805940                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156623803                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133099497                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136006746                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300899                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17221554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           233248                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           204                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6991705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    469287452                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.289815                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.781616                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          387005176     82.47%     82.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51418057     10.96%     93.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18679174      3.98%     97.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6125246      1.31%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3728406      0.79%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             800287      0.17%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             920381      0.20%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             468542      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             142183      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      469287452                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.289321                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13739074                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1371059                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34740607                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11860796                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    115                       # number of misc regfile reads
system.cpu1.numCycles                       470089649                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1995934543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              334171182                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81697841                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14482477                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29693161                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4333597                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                41365                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182721326                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143791192                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96767677                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67027853                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17011960                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1988523                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36380572                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15069836                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182721314                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26161                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               622                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29873066                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           621                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   601014415                       # The number of ROB reads
system.cpu1.rob.rob_writes                  282393245                       # The number of ROB writes
system.cpu1.timesIdled                          50145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10326872                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4345                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10397248                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                242466                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13523002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26953101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       538182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       138424                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76064571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5932265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152128559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6070689                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10592669                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3791776                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9638218                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              386                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2929396                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2929387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10592669                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           370                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40475157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40475157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1108085248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1108085248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              568                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13523107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13523107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13523107                       # Request fanout histogram
system.membus.respLayer1.occupancy        70064168232                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45678183986                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1287016000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   381495326.284609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    847947000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1537413000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1229154481000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3861048000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227665695                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227665695                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227665695                       # number of overall hits
system.cpu0.icache.overall_hits::total      227665695                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31448599                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31448599                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31448599                       # number of overall misses
system.cpu0.icache.overall_misses::total     31448599                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 424538482995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 424538482995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 424538482995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 424538482995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    259114294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    259114294                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    259114294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    259114294                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121370                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121370                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121370                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121370                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13499.440245                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13499.440245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13499.440245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13499.440245                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2848                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.313253                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29613237                       # number of writebacks
system.cpu0.icache.writebacks::total         29613237                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1835328                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1835328                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1835328                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1835328                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29613271                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29613271                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29613271                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29613271                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 378995658497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 378995658497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 378995658497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 378995658497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114287                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114287                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114287                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114287                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12798.169392                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12798.169392                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12798.169392                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12798.169392                       # average overall mshr miss latency
system.cpu0.icache.replacements              29613237                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227665695                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227665695                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31448599                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31448599                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 424538482995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 424538482995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    259114294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    259114294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13499.440245                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13499.440245                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1835328                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1835328                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29613271                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29613271                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 378995658497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 378995658497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12798.169392                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12798.169392                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257278682                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29613237                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.687962                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547841857                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547841857                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481667269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481667269                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481667269                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481667269                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     77935552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      77935552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     77935552                       # number of overall misses
system.cpu0.dcache.overall_misses::total     77935552                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1733739987004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1733739987004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1733739987004                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1733739987004                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559602821                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559602821                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559602821                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559602821                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139269                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139269                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139269                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139269                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22245.816479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22245.816479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22245.816479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22245.816479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11865596                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       258844                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           209658                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3195                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.595007                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.015336                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43409259                       # number of writebacks
system.cpu0.dcache.writebacks::total         43409259                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35439492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35439492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35439492                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35439492                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42496060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42496060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42496060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42496060                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 708832418633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 708832418633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 708832418633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 708832418633                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075940                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075940                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075940                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075940                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16679.956180                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16679.956180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16679.956180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16679.956180                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43409259                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349562223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349562223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58857927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58857927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1087030266500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1087030266500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408420150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408420150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.144111                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144111                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18468.714783                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18468.714783                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21734619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21734619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37123308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37123308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 547906092500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 547906092500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090895                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090895                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14759.085923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14759.085923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132105046                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132105046                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19077625                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19077625                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 646709720504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 646709720504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182671                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182671                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.126189                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.126189                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33898.859030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33898.859030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13704873                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13704873                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5372752                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5372752                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 160926326133                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 160926326133                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035538                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035538                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29952.308637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29952.308637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1804                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1804                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    147857000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    147857000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456940                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456940                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 81960.643016                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 81960.643016                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1787                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1787                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       993000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       993000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004306                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004306                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58411.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58411.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       633500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       633500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038085                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038085                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4280.405405                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4280.405405                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037056                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037056                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3399.305556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3399.305556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914174                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914174                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93643378000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93643378000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435261                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435261                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102434.960959                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102434.960959                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914174                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914174                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92729204000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92729204000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435261                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435261                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101434.960959                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101434.960959                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999224                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526268459                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43409944                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.123224                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999224                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1166831868                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1166831868                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29341530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40399338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              942215                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70742255                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29341530                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40399338                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59172                       # number of overall hits
system.l2.overall_hits::.cpu1.data             942215                       # number of overall hits
system.l2.overall_hits::total                70742255                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            271740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3009106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2035164                       # number of demand (read+write) misses
system.l2.demand_misses::total                5319857                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           271740                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3009106                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3847                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2035164                       # number of overall misses
system.l2.overall_misses::total               5319857                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22524193500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 295263978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    356836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212990179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     531135187000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22524193500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 295263978000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    356836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212990179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    531135187000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29613270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43408444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           63019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2977379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76062112                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29613270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43408444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          63019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2977379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76062112                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.061045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.683542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.061045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.683542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82888.766836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98123.488505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92756.953470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104655.044753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99840.124838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82888.766836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98123.488505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92756.953470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104655.044753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99840.124838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                111                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      55.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7828017                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3791776                       # number of writebacks
system.l2.writebacks::total                   3791776                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         460142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         274665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              734930                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        460142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        274665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             734930                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       271680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2548964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1760499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4584927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       271680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2548964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1760499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9158742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13743669                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19803728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 234485233501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    315778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 171595717002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 426200457003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19803728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 234485233501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    315778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 171595717002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 753514769141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1179715226144                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.060045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.591292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.060045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.591292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180690                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72893.580683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91992.367684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83450.977801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97469.931538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92956.868671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72893.580683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91992.367684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83450.977801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97469.931538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82272.736708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85836.993465                       # average overall mshr miss latency
system.l2.replacements                       19228979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10541454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10541454                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10541454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10541454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64986076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64986076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64986076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64986076                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9158742                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9158742                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 753514769141                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 753514769141                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82272.736708                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82272.736708                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       339500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       339500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.908046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.917526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4297.468354                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3814.606742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1571500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       201000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1772500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.885057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.896907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20373.563218                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.884615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.892857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       459000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       499000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.884615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.892857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19956.521739                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19960                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4343098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           300886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4643984                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1942459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3337180                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 197458401000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149104353000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  346562754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6285557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1695607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7981164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.309035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.822550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101653.832076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106906.222105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103848.984472                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       282813                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       167845                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           450658                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1659646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1226876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2886522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157626214001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 121981742001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 279607956002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.264041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.723562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.361667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94975.804479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99424.670465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96866.733045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29341530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29400702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       271740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           275587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22524193500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    356836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22881029500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29613270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        63019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29676289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.061045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82888.766836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92756.953470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83026.519756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           123                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       271680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       275464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19803728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    315778500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20119506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.060045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72893.580683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83450.977801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73038.605771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36056240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       641329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36697569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1066647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       640443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1707090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  97805577000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63885826500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 161691403500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37122887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1281772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38404659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.499654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91694.419053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99752.556434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94717.562343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       177329                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       106820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       284149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       889318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       533623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1422941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76859019500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49613975001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126472994501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.416317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86424.675425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92975.705697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88881.404430                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          126                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               327                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          380                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          210                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             590                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8081000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5452000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13533000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          581                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           917                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.654045                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.625000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.643402                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21265.789474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25961.904762                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22937.288136                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          222                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          251                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          117                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          368                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4949499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2333499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7282998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.432014                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.348214                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.401309                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19719.119522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19944.435897                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19790.755435                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   159783427                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19229526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.309275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.642489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.213773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.781647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.084130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.247031                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.347610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1231955070                       # Number of tag accesses
system.l2.tags.data_accesses               1231955070                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17387520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     164592896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        242176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     114055680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    569133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          865411584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17387520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       242176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17629696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242673664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242673664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         271680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2571764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1782120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8892708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13522056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3791776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3791776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14101623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        133488097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           196410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92501414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    461578381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             701865924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14101623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       196410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14298032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196813145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196813145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196813145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14101623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       133488097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          196410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92501414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    461578381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            898679069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3729872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    271680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2500320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1764582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8887272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004039168250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25549994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3512191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13522056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3791776                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13522056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3791776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94418                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61904                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            786881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            770239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            813876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1191547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            935439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1001651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            800300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            764564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            924407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            760828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           799998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           765258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           790898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           774997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           772492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           774263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 455677719337                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67138190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            707445931837                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33935.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52685.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10023250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1745696                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13522056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3791776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2749507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2775941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2988604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1653616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1382267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1035368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  301892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  223981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  154441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   61471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  26869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 232702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5388545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.780082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.332484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.228352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1801270     33.43%     33.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2561973     47.54%     80.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       467709      8.68%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       222213      4.12%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62835      1.17%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30574      0.57%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26839      0.50%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19689      0.37%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195443      3.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5388545                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.415563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.327994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    298.113845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229859    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206623     89.89%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1948      0.85%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15736      6.85%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4187      1.82%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              972      0.42%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              262      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              100      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              859368832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6042752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238710848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               865411584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242673664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       696.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    701.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1233015396000                       # Total gap between requests
system.mem_ctrls.avgGap                      71215.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17387520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    160020480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       242176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112933248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    568785408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238710848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14101622.883940175176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 129779776.682763904333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 196409.529567246849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91591099.498634129763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 461296224.274884998798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193599222.706950992346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       271680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2571764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1782120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8892708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3791776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8582591046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 128551153688                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    156982778                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97807309410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 472347894915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29504851085994                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31590.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49985.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41485.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54882.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53116.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7781274.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18768689520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9975791265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45432826740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9810984780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     97333161120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     236026233840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     274719029760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       692066717025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.279806                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 711417112374                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41173080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 480425336626                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19705550340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10473737010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50440508580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9658868760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     97333161120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     397320603870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138892191840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       723824621520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.036095                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 356620399308                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41173080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 835222049692                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11466715132.183908                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57838932530.133995                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 476919584500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   235411312500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 997604216500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22955309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22955309                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22955309                       # number of overall hits
system.cpu1.icache.overall_hits::total       22955309                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        73071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        73071                       # number of overall misses
system.cpu1.icache.overall_misses::total        73071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1302699000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1302699000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1302699000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1302699000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23028380                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23028380                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23028380                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23028380                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003173                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003173                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003173                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003173                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17827.852363                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17827.852363                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17827.852363                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17827.852363                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        62987                       # number of writebacks
system.cpu1.icache.writebacks::total            62987                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10052                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10052                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10052                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10052                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        63019                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        63019                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        63019                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        63019                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1115978500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1115978500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1115978500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1115978500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002737                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002737                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002737                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002737                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17708.603754                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17708.603754                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17708.603754                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17708.603754                       # average overall mshr miss latency
system.cpu1.icache.replacements                 62987                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22955309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22955309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        73071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1302699000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1302699000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23028380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23028380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003173                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003173                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17827.852363                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17827.852363                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10052                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10052                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        63019                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        63019                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1115978500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1115978500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002737                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002737                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17708.603754                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17708.603754                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.173614                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20922946                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            62987                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           332.178799                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        366690500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.173614                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974175                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974175                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46119779                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46119779                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32527353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32527353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32527353                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32527353                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9261014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9261014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9261014                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9261014                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 700108849304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 700108849304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 700108849304                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 700108849304                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41788367                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41788367                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41788367                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41788367                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221617                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221617                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221617                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221617                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75597.429105                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75597.429105                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75597.429105                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75597.429105                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6311853                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       244104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           101369                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3391                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.266107                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.985845                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2977541                       # number of writebacks
system.cpu1.dcache.writebacks::total          2977541                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7057868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7057868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7057868                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7057868                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2203146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2203146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2203146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2203146                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 153994993933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 153994993933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 153994993933                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 153994993933                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052722                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052722                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052722                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052722                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69897.770703                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69897.770703                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69897.770703                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69897.770703                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2977541                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27299129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27299129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5465868                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5465868                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 357300105500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 357300105500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32764997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32764997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166820                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166820                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65369.325695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65369.325695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4183631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4183631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1282237                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1282237                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74062142000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74062142000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57760.103631                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57760.103631                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5228224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5228224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3795146                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3795146                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 342808743804                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 342808743804                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9023370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9023370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.420591                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.420591                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90328.209719                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90328.209719                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2874237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2874237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       920909                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       920909                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79932851933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79932851933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86797.774735                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86797.774735                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5003000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5003000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336117                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336117                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31074.534161                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31074.534161                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        51500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        51500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1264500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1264500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.325167                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.325167                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8660.958904                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8660.958904                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1119500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1119500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.322940                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.322940                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7720.689655                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7720.689655                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324450                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324450                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76890711000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76890711000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99143.205098                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99143.205098                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76115159000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76115159000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98143.205098                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98143.205098                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.008157                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36830633                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2978554                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.365273                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        366702000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.008157                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90757179                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90757179                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1233015529000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68081834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14333230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65521570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15437203                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13965912                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             395                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7982098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7982098                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29676289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38405546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          917                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          917                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88839776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    130228768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       189025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8934143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             228191712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3790496384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5556332992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8064384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    381114944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9736008704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33197272                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242790272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        109260425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102650077     93.95%     93.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6471905      5.92%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 138442      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          109260425                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152127306494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65119462240                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44454340473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4469636569                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          94664217                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4736351204000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704280                       # Number of bytes of host memory used
host_op_rate                                    59505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 83204.26                       # Real time elapsed on the host
host_tick_rate                               42105244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945660108                       # Number of instructions simulated
sim_ops                                    4951044233                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.503336                       # Number of seconds simulated
sim_ticks                                3503335675000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.516292                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              414978727                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           416995768                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51408565                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        504215538                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1027323                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1037497                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10174                       # Number of indirect misses.
system.cpu0.branchPred.lookups              536767088                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7616                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        592129                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51398604                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224533832                       # Number of branches committed
system.cpu0.commit.bw_lim_events            100823414                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1134887952                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759652652                       # Number of instructions committed
system.cpu0.commit.committedOps            1760244910                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6809493530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.258499                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.209703                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6347029083     93.21%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164240530      2.41%     95.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61366117      0.90%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33679615      0.49%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27233088      0.40%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18247461      0.27%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32643222      0.48%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24231000      0.36%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    100823414      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6809493530                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666654214                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1822273                       # Number of function calls committed.
system.cpu0.commit.int_insts               1403111103                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444934748                       # Number of loads committed
system.cpu0.commit.membars                    1182459                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1183038      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813337212     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205587893     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112729419      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26885217      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37622037      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277696884     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365621      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167829993      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78514740      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1760244910                       # Class of committed instruction
system.cpu0.commit.refs                     525407238                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759652652                       # Number of Instructions Simulated
system.cpu0.committedOps                   1760244910                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.977849                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.977849                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5522597302                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10390                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           329583088                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3304599358                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               292016442                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                990221320                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57230856                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15977                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            129876811                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  536767088                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                278361700                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6638455462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4852815                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          228                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4096651258                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 422                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1772                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              114482206                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.076685                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         296243744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         416006050                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.585267                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6991942731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.586066                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.252775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4822986834     68.98%     68.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1489629729     21.30%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               129138200      1.85%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               313613783      4.49%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26505441      0.38%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3243346      0.05%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               161033577      2.30%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45783138      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8683      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6991942731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                784397564                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               662471955                       # number of floating regfile writes
system.cpu0.idleCycles                        7689413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57991540                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               324177986                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.381039                       # Inst execution rate
system.cpu0.iew.exec_refs                  1079904205                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85548416                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3009899036                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            741795956                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            900728                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         66652166                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           111156665                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2890643844                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            994355789                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54735581                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2667129683                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              29594577                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            629873838                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57230856                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            686215155                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60489981                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1185392                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6346125                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    296861208                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30684175                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6346125                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25822190                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32169350                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1766939640                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2196194465                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764681                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1351145956                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.313759                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2209917434                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2712671676                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1139134999                       # number of integer regfile writes
system.cpu0.ipc                              0.251392                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251392                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1185124      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1138212457     41.82%     41.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7280      0.00%     41.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  997      0.00%     41.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          224587101      8.25%     50.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                579      0.00%     50.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          155033121      5.70%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27233642      1.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.38%     58.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41349100      1.52%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           687731922     25.27%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1377004      0.05%     85.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      323926944     11.90%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83735639      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2721865263                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1103107553                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         2001346904                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    745403877                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1537620600                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  274122654                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.100711                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5786584      2.11%      2.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                59054      0.02%      2.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               466881      0.17%      2.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3430      0.00%      2.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            190787038     69.60%     71.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              324400      0.12%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              58573140     21.37%     93.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5856      0.00%     93.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         18085165      6.60%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           31106      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1891695240                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10737503803                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1450790588                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2489766341                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2887956654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2721865263                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2687190                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1130398937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         29054795                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        906476                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    978198192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6991942731                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.389286                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.040533                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5736230140     82.04%     82.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          595282807      8.51%     90.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          266583791      3.81%     94.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          147865906      2.11%     96.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          147642543      2.11%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           58568034      0.84%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           20963673      0.30%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            9821920      0.14%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8983917      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6991942731                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.388858                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         62145275                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40557494                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           741795956                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          111156665                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              808364772                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420309481                       # number of misc regfile writes
system.cpu0.numCycles                      6999632144                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7039337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4692543601                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455858161                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             237520872                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               371464776                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             636066051                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             50103924                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4385029323                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3112434986                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2598912713                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                988945310                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14655776                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57230856                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            881366463                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1143054557                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1362112610                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3022916713                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        391725                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7047                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                682886211                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7037                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9603577883                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5973239776                       # The number of ROB writes
system.cpu0.timesIdled                          94220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1649                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.505360                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              411999642                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           414047689                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         51011142                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        500536904                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1004122                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1007043                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2921                       # Number of indirect misses.
system.cpu1.branchPred.lookups              532825678                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1591                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586570                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         51006038                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223039418                       # Number of branches committed
system.cpu1.commit.bw_lim_events            100265613                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1765809                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1126448198                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749363247                       # Number of instructions committed
system.cpu1.commit.committedOps            1749951337                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6815932752                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.256744                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.205955                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6356809934     93.26%     93.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    162449506      2.38%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     60865534      0.89%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     33714031      0.49%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27256877      0.40%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18119247      0.27%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32284047      0.47%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     24167963      0.35%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    100265613      1.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6815932752                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 662912193                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1773267                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395154212                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442343735                       # Number of loads committed
system.cpu1.commit.membars                    1173793                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1173793      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808609419     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204094187     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112177932      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26684607      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37346638      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276044546     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210458      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166885759      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78238942      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1749951337                       # Class of committed instruction
system.cpu1.commit.refs                     522379705                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749363247                       # Number of Instructions Simulated
system.cpu1.committedOps                   1749951337                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.000753                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.000753                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5540534621                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5123                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           327363586                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3282813183                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               288378355                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                982090526                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56789750                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11205                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            129271971                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  532825678                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                276346620                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6647801538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4804802                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4068174172                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              113589708                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076131                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         292468831                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         413003764                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.581270                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6997065223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.581566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.248941                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4843246462     69.22%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1478867102     21.14%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               128706615      1.84%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               311401588      4.45%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                26268119      0.38%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3220609      0.05%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               159890969      2.29%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                45461658      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2101      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6997065223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                780203909                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               659104478                       # number of floating regfile writes
system.cpu1.idleCycles                        1704865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57565713                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               321945916                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.378549                       # Inst execution rate
system.cpu1.iew.exec_refs                  1071674030                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  85104214                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3032502723                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            736986097                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            893166                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         66270042                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           110507210                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2871964273                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            986569816                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54328222                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2649376378                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              29962296                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            627966518                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56789750                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            684676860                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     59809243                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1166864                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6292487                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    294642362                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     30471240                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6292487                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25635538                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31930175                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1756148200                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2183194849                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765097                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1343623431                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.311940                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2196814408                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2694157084                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1132047076                       # number of integer regfile writes
system.cpu1.ipc                              0.249953                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.249953                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175043      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1130999736     41.83%     41.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 548      0.00%     41.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          223148836      8.25%     50.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          154317902      5.71%     55.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          27032487      1.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          41137293      1.52%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           682041410     25.23%     84.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1213407      0.04%     85.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      321695544     11.90%     96.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83457882      3.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2703704600                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1098072871                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1991170678                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    741753833                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1527702017                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  273520619                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.101165                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5739278      2.10%      2.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                62561      0.02%      2.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               486842      0.18%      2.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3262      0.00%      2.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            190873229     69.78%     72.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              329567      0.12%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57982475     21.20%     93.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   67      0.00%     93.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         18012468      6.59%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           30870      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1877977305                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10715526098                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1441441016                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2472565769                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2869297083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2703704600                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2667190                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1122012936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28701734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        901381                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    970157105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6997065223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.386406                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.037212                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5749702949     82.17%     82.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          591217692      8.45%     90.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          264898434      3.79%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          147255207      2.10%     96.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          146238216      2.09%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58212177      0.83%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20807387      0.30%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            9798940      0.14%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8934221      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6997065223                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.386311                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61699184                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        40241295                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           736986097                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          110507210                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              804170538                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417787492                       # number of misc regfile writes
system.cpu1.numCycles                      6998770088                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7792688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4709347782                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447471928                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             236127088                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               367346134                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             637891627                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             49611166                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4356249677                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3092092753                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2582011982                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                980998458                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14924201                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56789750                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            882297615                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1134540054                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1353191142                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3003058535                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        285484                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6410                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                680026721                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6405                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9591848118                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5934455755                       # The number of ROB writes
system.cpu1.timesIdled                          18470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        338474912                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               336031                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           340903503                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                784                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7964957                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    487104367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     970466410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8033461                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3520901                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198928258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    174926859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397690278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      178447760                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          481823408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12343397                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5375                       # Transaction distribution
system.membus.trans_dist::CleanEvict        471030897                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           789262                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2965                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4471103                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4466982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     481823411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1456756800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1456756800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  31912906368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             31912906368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           572121                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         487086741                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               487086741    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           487086741                       # Request fanout histogram
system.membus.respLayer1.occupancy       2490782430037                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1151199479830                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                872                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          436                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8073134.174312                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10065613.494890                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          436    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     32168500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            436                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3499815788500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3519886500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    278261337                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       278261337                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    278261337                       # number of overall hits
system.cpu0.icache.overall_hits::total      278261337                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100361                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100361                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100361                       # number of overall misses
system.cpu0.icache.overall_misses::total       100361                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6295622490                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6295622490                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6295622490                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6295622490                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    278361698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    278361698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    278361698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    278361698                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62729.770429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62729.770429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62729.770429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62729.770429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6450                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              137                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.080292                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89790                       # number of writebacks
system.cpu0.icache.writebacks::total            89790                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10571                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10571                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10571                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10571                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89790                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89790                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89790                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89790                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5697588990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5697588990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5697588990                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5697588990                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63454.605079                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63454.605079                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63454.605079                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63454.605079                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89790                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    278261337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      278261337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100361                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100361                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6295622490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6295622490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    278361698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    278361698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62729.770429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62729.770429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10571                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10571                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89790                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89790                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5697588990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5697588990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63454.605079                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63454.605079                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          278351409                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89822                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3098.922413                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        556813186                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       556813186                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411518293                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411518293                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411518293                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411518293                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    255791615                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     255791615                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    255791615                       # number of overall misses
system.cpu0.dcache.overall_misses::total    255791615                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 22296740716399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 22296740716399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 22296740716399                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 22296740716399                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    667309908                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    667309908                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    667309908                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    667309908                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.383318                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.383318                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.383318                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.383318                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87167.598189                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87167.598189                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87167.598189                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87167.598189                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3961896378                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1767197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62625488                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          28753                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.263321                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.461308                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98862650                       # number of writebacks
system.cpu0.dcache.writebacks::total         98862650                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    156508711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    156508711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    156508711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    156508711                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99282904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99282904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99282904                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99282904                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11090568441563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11090568441563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11090568441563                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11090568441563                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.148781                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.148781                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.148781                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.148781                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 111706.728900                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111706.728900                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 111706.728900                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111706.728900                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98862504                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358178232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358178232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    229255213                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    229255213                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20415419572500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20415419572500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    587433445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    587433445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.390266                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.390266                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89051.059321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89051.059321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    134147630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    134147630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95107583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95107583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10821693092500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10821693092500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161904                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161904                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 113783.704213                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113783.704213                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     53340061                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      53340061                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26536402                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26536402                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1881321143899                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1881321143899                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79876463                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79876463                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.332218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.332218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70895.863874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70895.863874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22361081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22361081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4175321                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4175321                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 268875349063                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 268875349063                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64396.330022                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64396.330022                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1088                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1088                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44062000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44062000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.256483                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.256483                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40498.161765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40498.161765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1050                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1050                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       683000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       683000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008958                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008958                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17973.684211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17973.684211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2606                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2606                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7025000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7025000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.329388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.329388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5488.281250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5488.281250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1280                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1280                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5746000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5746000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.329388                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.329388                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4489.062500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4489.062500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3181                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3181                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588948                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588948                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16433058000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16433058000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       592129                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       592129                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994628                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994628                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27902.392062                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27902.392062                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588948                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588948                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15844110000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15844110000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994628                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994628                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26902.392062                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26902.392062                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948385                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          511639728                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99511641                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.141506                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948385                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1435331939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1435331939                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               32247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11456823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5606                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11589861                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23084537                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              32247                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11456823                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5606                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11589861                       # number of overall hits
system.l2.overall_hits::total                23084537                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          87414926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14216                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          86942161                       # number of demand (read+write) misses
system.l2.demand_misses::total              174428838                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57535                       # number of overall misses
system.l2.overall_misses::.cpu0.data         87414926                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14216                       # number of overall misses
system.l2.overall_misses::.cpu1.data         86942161                       # number of overall misses
system.l2.overall_misses::total             174428838                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5208390998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10777728238120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1280790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10731786553833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21516003972951                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5208390998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10777728238120                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1280790000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10731786553833                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21516003972951                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98871749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98532022                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197513375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98871749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98532022                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197513375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.640830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.884124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.717183                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.640830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.884124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.717183                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90525.610463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123293.912508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90094.963421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123435.930628                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123351.185616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90525.610463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123293.912508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90094.963421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123435.930628                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123351.185616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           81444072                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4374056                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.619806                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 305860141                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12343381                       # number of writebacks
system.l2.writebacks::total                  12343381                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2276560                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2306847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4584026                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2276560                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2306847                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4584026                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     85138366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     84635314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         169844812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     85138366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     84635314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    323471756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        493316568                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4613720998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9784504897090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1128593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9744115971875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19534363182963                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4613720998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9784504897090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1128593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9744115971875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 32294836980862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 51829200163825                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.637099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.861099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.702855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.859915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.637099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.861099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.702855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.497636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80659.458007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114924.743765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81007.249498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115130.617603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115013.010718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80659.458007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114924.743765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81007.249498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115130.617603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99838.197252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105062.759951                       # average overall mshr miss latency
system.l2.replacements                      654194313                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14352075                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14352075                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           17                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             17                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14352092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14352092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           17                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           17                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176754271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176754271                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5375                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5375                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176759646                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176759646                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000030                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000030                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5375                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5375                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000030                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000030                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    323471756                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      323471756                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 32294836980862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 32294836980862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99838.197252                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99838.197252                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           22648                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           22712                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                45360                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        112914                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        111812                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             224726                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    799396500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    851932490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1651328990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       135562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       134524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           270086                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.832933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.831168                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.832053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7079.693395                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7619.329678                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7348.188416                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         8425                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8916                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           17341                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       104489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       102896                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        207385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2584781272                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2574765215                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5159546487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.770784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.764890                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.767848                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24737.352946                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25022.986462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24879.072676                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       473000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1333000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1806000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.580645                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.531381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8759.259259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18260.273973                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14220.472441                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          121                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1068500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1528500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2597000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.580645                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.458904                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.506276                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19787.037037                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22813.432836                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21462.809917                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1602882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1621699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3224581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2545103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2502978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5048081                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 250661270180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 252386955213                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  503048225393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4147985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4124677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8272662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.613576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.606830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.610212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98487.672279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100834.667829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99651.377502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       290492                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       291595                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           582087                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2254611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2211383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4465994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 210413950692                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 212608640716                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 423022591408                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.543544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.536135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93326.055223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96142.839443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94720.814987                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         32247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            71751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5208390998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1280790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6489180998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.640830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.717183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.654639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90525.610463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90094.963421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90440.286519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          335                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          284                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           619                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4613720998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1128593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5742313998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.637099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.702855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.648991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80659.458007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81007.249498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80727.576871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9853941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9968162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19822103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     84869823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     84439183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       169309006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10527066967940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10479399598620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21006466566560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94723764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94407345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189131109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.895972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.894413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124037.809858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124105.885755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124071.761230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1986068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2015252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      4001320                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     82883755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     82423931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    165307686                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9574090946398                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9531507331159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19105598277557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.875005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.873067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.874038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115512.273140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115640.047927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115575.982822                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   700546101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 654194377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.070853                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.097065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.004854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.021554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.943689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.931250                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.298392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.108495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.483301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3765400969                       # Number of tag accesses
system.l2.tags.data_accesses               3765400969                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3660800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5451644416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        891648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5420666112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  20245721984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        31122584960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3660800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       891648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4552448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    789977408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       789977408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       85181944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       84697908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    316339406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           486290390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12343397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12343397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1044947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1556129621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           254514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1547287104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5778984334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8883700521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1044947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       254514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1299461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225492925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225492925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225492925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1044947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1556129621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          254514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1547287104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5778984334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9109193445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10243633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  84056481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  83597727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 315374020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000310152250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       638079                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       638079                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           538697847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9681238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   486290393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12348772                       # Number of write requests accepted
system.mem_ctrls.readBursts                 486290393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12348772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3191056                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2105139                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27426369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          27760209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          29789949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          32554287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          31600752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          31695074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          31162665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          30696302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          34661161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          29200475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         30095143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         30990304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         28722585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         29408317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         28681777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         28653968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            615261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            613180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            590492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            701955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            635226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            639821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            615081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            615122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            765101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            616847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           756421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           617425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           615369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           615201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           615615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           615504                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 25631784906681                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2415496685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            34689897475431                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53056.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71806.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                354548557                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9355723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             486290393                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12348772                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4035384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5999764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8719709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                12241658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                15871830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                19379320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                22713415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                25946200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                29217626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                33885280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               57017666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              112075391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               78967484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               22443363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               15845827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                9713893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                5809422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2618745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 503520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  93840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 304397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 473171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 566209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 616569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 645747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 663484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 672430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 677482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 680939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 691792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 676109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 670009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 667264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 665135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 663068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 663611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 143541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  53309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    129438668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.929780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.830995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.952764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6934426      5.36%      5.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     93677309     72.37%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6744467      5.21%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     13433268     10.38%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3498793      2.70%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       846565      0.65%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1039792      0.80%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       591313      0.46%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2672735      2.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    129438668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       638079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     757.114994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    324.529821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    725.148592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        320782     50.27%     50.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3946      0.62%     50.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         7769      1.22%     52.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023        27926      4.38%     56.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279        67831     10.63%     67.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535        88141     13.81%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791        69556     10.90%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047        35897      5.63%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303        12224      1.92%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559         2998      0.47%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          631      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          144      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           63      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           32      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           27      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           58      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           35      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        638079                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       638079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.366263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           621020     97.33%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6169      0.97%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6589      1.03%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2783      0.44%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1061      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              336      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        638079                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            30918357568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               204227584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               655591744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             31122585152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            790321408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8825.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8883.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    68.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3503335794500                       # Total gap between requests
system.mem_ctrls.avgGap                       7025.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3659328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5379614784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       891648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5350254528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  20183937280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    655591744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1044526.799448071630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1535569321.087109327316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 254514.006854338892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1527188663.701202392578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5761348369.793311119080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187133579.199486762285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     85181944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     84697908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    316339408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12348772                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2239162706                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6225939102933                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    547568273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6205922812989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 22255248828530                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 88281001985643                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39145.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73089.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39302.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73271.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70352.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7148970.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         461953694580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         245534192640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1716554032200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27235261260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     276549892320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1584867657180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10655503680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4323350233860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1234.066797                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8514928432                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 116983880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3377836866568                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         462238466340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         245685552420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1732775212560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26236440360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     276549892320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1586290312770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9457477920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4339233354690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1238.600510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5479280403                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 116983880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3380872514597                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1112                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7093194.793537                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8583490.862883                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          557    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57721000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3499384765500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3950909500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    276324491                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       276324491                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    276324491                       # number of overall hits
system.cpu1.icache.overall_hits::total      276324491                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22129                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22129                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22129                       # number of overall misses
system.cpu1.icache.overall_misses::total        22129                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1542501500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1542501500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1542501500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1542501500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    276346620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    276346620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    276346620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    276346620                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000080                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000080                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69704.979891                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69704.979891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69704.979891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69704.979891                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19822                       # number of writebacks
system.cpu1.icache.writebacks::total            19822                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2307                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2307                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19822                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19822                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19822                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19822                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1373770500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1373770500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1373770500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1373770500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69305.342549                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69305.342549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69305.342549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69305.342549                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19822                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    276324491                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      276324491                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22129                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22129                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1542501500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1542501500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    276346620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    276346620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69704.979891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69704.979891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19822                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19822                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1373770500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1373770500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69305.342549                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69305.342549                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          278439695                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19854                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14024.362597                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        552713062                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       552713062                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    407967663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       407967663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    407967663                       # number of overall hits
system.cpu1.dcache.overall_hits::total      407967663                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    255326138                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     255326138                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    255326138                       # number of overall misses
system.cpu1.dcache.overall_misses::total    255326138                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 22338358826733                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 22338358826733                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 22338358826733                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 22338358826733                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    663293801                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    663293801                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    663293801                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    663293801                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.384937                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.384937                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.384937                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.384937                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87489.510481                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87489.510481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87489.510481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87489.510481                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3922297445                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1790495                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         61901584                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29217                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.363442                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.282644                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98499199                       # number of writebacks
system.cpu1.dcache.writebacks::total         98499199                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    156390462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    156390462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    156390462                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    156390462                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98935676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98935676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98935676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98935676                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11045679228945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11045679228945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11045679228945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11045679228945                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149158                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111645.057430                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111645.057430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111645.057430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111645.057430                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98499099                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    355496588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      355496588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    228352009                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    228352009                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20396632952000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20396632952000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    583848597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    583848597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.391115                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.391115                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89321.013821                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89321.013821                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    133561885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    133561885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94790124                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94790124                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10774956658000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10774956658000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 113671.722362                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113671.722362                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     52471075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52471075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26974129                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26974129                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1941725874733                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1941725874733                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79445204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79445204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.339531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.339531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71984.747857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71984.747857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     22828577                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     22828577                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4145552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4145552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 270722570945                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 270722570945                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052181                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052181                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65304.348117                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65304.348117                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3774                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3774                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          908                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39284000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39284000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.193934                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.193934                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43264.317181                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43264.317181                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          746                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          746                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1810000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1810000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11172.839506                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11172.839506                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2242                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2242                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1801                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1801                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10556000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10556000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445461                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445461                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5861.188229                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5861.188229                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1801                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1801                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8755000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8755000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445461                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445461                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4861.188229                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4861.188229                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2031                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2031                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584539                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584539                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  16434476500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  16434476500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996537                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996537                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28115.278023                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28115.278023                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584539                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584539                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  15849937500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  15849937500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996537                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996537                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27115.278023                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27115.278023                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          507734768                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99163714                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.120167                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1426941875                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1426941875                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3503335675000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190012542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26695473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183118467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       641852160                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        516736356                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             927                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          835245                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3080                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         838325                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8772607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8772607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189902931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297803295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296746538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             594878661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11492544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12655001408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2537216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12609999808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25279030976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1172772601                       # Total snoops (count)
system.tol2bus.snoopTraffic                 871429440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1370792774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353689                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1183242426     86.32%     86.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1              184029447     13.43%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3520901      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1370792774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396613636981                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149648172952                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134839188                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149122184599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29888185                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1391346                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
