#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Mar 30 20:36:22 2016
# Process ID: 3188
# Log file: /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/vivado.log
# Journal file: /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
create_bd_design "design_1"
set_property ip_repo_paths  /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/mycores [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv Alok:user:sample_generator:1.0 sample_generator_0
endgroup
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
set_property location {1 128 229} [get_bd_cells xfft_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
save_bd_design
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
save_bd_design
