{
    "version": "0.0-4017-g62aee204",
    "description": "Suite of SystemVerilog tools for parsing, linting, and formatting",
    "homepage": "https://chipsalliance.github.io/verible/",
    "license": "Apache-2.0",
    "architecture": {
        "64bit": {
            "url": "https://github.com/chipsalliance/verible/releases/download/v0.0-4017-g62aee204/verible-v0.0-4017-g62aee204-win64.zip",
            "hash": "8e3936fbb262f97a0469622b336d9165c93dbb9cd86350195a0bda2cc846af3b",
            "extract_dir": "verible-v0.0-4017-g62aee204-win64"
        }
    },
    "bin": [
        "verible-verilog-format.exe",
        "verible-verilog-ls.exe",
        "verible-verilog-lint.exe"
    ],
    "checkver": {
        "url": "https://github.com/chipsalliance/verible/releases.atom",
        "regex": "\\/releases\\/tag\\/v(\\d+\\.\\d+-\\d+-g[0-9a-f]+)"
    },
    "autoupdate": {
        "architecture": {
            "64bit": {
                "url": "https://github.com/chipsalliance/verible/releases/download/v$version/verible-v$version-win64.zip",
                "extract_dir": "verible-v$version-win64"
            }
        }
    }
}
