Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Tue Oct 13 10:20:27 2015
| Host         : linuxlab009.seas.wustl.edu running 64-bit CentOS Linux release 7.1.1503 (Core)
| Command      : report_control_sets -verbose -file PID_Controller_control_sets_placed.rpt
| Design       : PID_Controller
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    32 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           15 |
| Yes          | No                    | No                     |             226 |           68 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+------------------+------------------+----------------+
| Clock Signal |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------+------------------+------------------+----------------+
|  ap_clk      | ap_ce                | ap_rst           |                3 |              5 |
|  ap_clk      |                      | ap_rst           |               15 |             25 |
|  ap_clk      | pid_mult2_V_reg_4030 |                  |                9 |             25 |
|  ap_clk      | dout_1_V1            |                  |               16 |             50 |
|  ap_clk      | prev_yi_V0           |                  |               18 |             51 |
|  ap_clk      | p_Val2_10_reg_4090   |                  |               25 |            100 |
+--------------+----------------------+------------------+------------------+----------------+


