$date
	Wed Jun  4 00:41:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_prob_tb $end
$var wire 8 ! d [7:0] $end
$var parameter 32 " T_WIDTH $end
$var reg 9 # T [8:0] $end
$var reg 1 $ clk $end
$var reg 9 % q [8:0] $end
$var reg 1 & rst_n $end
$var reg 9 ' v [8:0] $end
$scope module uut $end
$var wire 9 ( T [8:0] $end
$var wire 1 $ clk $end
$var wire 9 ) q [8:0] $end
$var wire 1 & rst_n $end
$var wire 9 * v [8:0] $end
$var wire 9 + error_val [8:0] $end
$var wire 9 , clipped_v [8:0] $end
$var parameter 32 - T_WIDTH $end
$var reg 8 . abs_error [7:0] $end
$var reg 8 / d [7:0] $end
$upscope $end
$scope task check $end
$var reg 8 0 expected [7:0] $end
$var reg 8 1 test_id [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b1000 "
$end
#0
$dumpvars
bx 1
bx 0
b0 /
b0 .
bx ,
bx +
bx *
bx )
b100100 (
bx '
0&
bx %
0$
b100100 #
b0 !
$end
#5
1$
#10
b111001000 +
b10100 ,
0$
b10100 '
b10100 *
b0 %
b0 )
1&
#15
b111000 .
1$
#20
0$
#25
b11100 !
b11100 /
1$
#30
b0 ,
b100100 +
0$
b0 '
b0 *
b1 %
b1 )
b11100 0
b1 1
#35
b100100 .
1$
#40
0$
#45
b10010 !
b10010 /
1$
#50
b0 +
b100100 ,
0$
b110010 '
b110010 *
b10010 0
b10 1
#55
b0 .
1$
#60
0$
#65
b0 !
b0 /
1$
#70
b111011100 ,
b0 +
0$
b111000100 '
b111000100 *
b0 %
b0 )
b0 0
b11 1
#75
1$
#80
0$
#85
1$
#90
b111110000 +
b111101100 ,
0$
b111101100 '
b111101100 *
b100 1
#95
b10000 .
1$
#100
0$
#105
b1000 !
b1000 /
1$
#110
0$
b1000 0
b101 1
#115
1$
#120
0$
#125
1$
#130
0$
