
*** Running vivado
    with args -log reset_example_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reset_example_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source reset_example_top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1697.938 ; gain = 85.992 ; free physical = 14749 ; free virtual = 19446
Command: synth_design -top reset_example_top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165340
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'async_reset', assumed default net type 'wire' [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/sync_reset/reset_example_top_sync.v:138]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.227 ; gain = 375.770 ; free physical = 13701 ; free virtual = 18398
Synthesis current peak Physical Memory [PSS] (MB): peak = 2039.243; parent = 1853.382; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3724.328; parent = 2699.230; children = 1025.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reset_example_top' [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/sync_reset/reset_example_top_sync.v:68]
INFO: [Synth 8-6157] synthesizing module 'piso' [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/support/piso.v:2]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'piso' (0#1) [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/support/piso.v:2]
INFO: [Synth 8-6157] synthesizing module 'mmcm_clocks' [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.runs/synth_1/.Xil/Vivado-165182-amd/realtime/mmcm_clocks_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_clocks' (0#1) [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.runs/synth_1/.Xil/Vivado-165182-amd/realtime/mmcm_clocks_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_bridge' [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/sync_reset/reset_bridge_sync_reset.v:35]
INFO: [Synth 8-6155] done synthesizing module 'reset_bridge' (0#1) [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/sync_reset/reset_bridge_sync_reset.v:35]
INFO: [Synth 8-6155] done synthesizing module 'reset_example_top' (0#1) [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/sync_reset/reset_example_top_sync.v:68]
WARNING: [Synth 8-3848] Net async_reset in module/entity reset_example_top does not have driver. [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/sync_reset/reset_example_top_sync.v:138]
WARNING: [Synth 8-7129] Port SysRst_L in module reset_example_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2771.195 ; gain = 447.738 ; free physical = 13778 ; free virtual = 18475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3796.297; parent = 2771.199; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.008 ; gain = 465.551 ; free physical = 13777 ; free virtual = 18475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3814.109; parent = 2789.012; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.008 ; gain = 465.551 ; free physical = 13777 ; free virtual = 18475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3814.109; parent = 2789.012; children = 1025.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2789.008 ; gain = 0.000 ; free physical = 13777 ; free virtual = 18474
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks/mmcm_clocks_in_context.xdc] for cell 'mmcm_clocks_inst'
Finished Parsing XDC File [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks/mmcm_clocks_in_context.xdc] for cell 'mmcm_clocks_inst'
Parsing XDC File [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/support/reset_example.xdc]
WARNING: [Constraints 18-619] A clock with name 'SysClk' already exists, overwriting the previous clock with the same name. [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/support/reset_example.xdc:1]
Finished Parsing XDC File [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/support/reset_example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.srcs/sources_1/imports/support/reset_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reset_example_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reset_example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.727 ; gain = 0.000 ; free physical = 13727 ; free virtual = 18424
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2951.727 ; gain = 0.000 ; free physical = 13727 ; free virtual = 18424
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.727 ; gain = 628.270 ; free physical = 13711 ; free virtual = 18409
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.812; parent = 2919.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.727 ; gain = 628.270 ; free physical = 13711 ; free virtual = 18409
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.812; parent = 2919.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SysClk. (constraint file  /home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks/mmcm_clocks_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SysClk. (constraint file  /home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks/mmcm_clocks_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm_clocks_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.727 ; gain = 628.270 ; free physical = 13709 ; free virtual = 18407
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.812; parent = 2919.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2951.727 ; gain = 628.270 ; free physical = 13708 ; free virtual = 18407
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.812; parent = 2919.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 65    
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SysRst_L in module reset_example_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2951.727 ; gain = 628.270 ; free physical = 13215 ; free virtual = 17921
Synthesis current peak Physical Memory [PSS] (MB): peak = 2122.729; parent = 1936.883; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.812; parent = 2919.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'SysClk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2951.727 ; gain = 628.270 ; free physical = 12960 ; free virtual = 17667
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.939; parent = 2067.581; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3955.414; parent = 2930.316; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2955.328 ; gain = 631.871 ; free physical = 12934 ; free virtual = 17641
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.975; parent = 2096.616; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.430; parent = 2955.332; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2972.352 ; gain = 648.895 ; free physical = 12912 ; free virtual = 17619
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.975; parent = 2096.616; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3997.453; parent = 2972.355; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12948 ; free virtual = 17655
Synthesis current peak Physical Memory [PSS] (MB): peak = 2282.983; parent = 2097.621; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12948 ; free virtual = 17655
Synthesis current peak Physical Memory [PSS] (MB): peak = 2283.155; parent = 2097.793; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12945 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.972; parent = 2099.609; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12945 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2285.034; parent = 2099.672; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12945 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2285.901; parent = 2100.539; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12945 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2285.901; parent = 2100.539; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm_clocks   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |mmcm_clocks |     1|
|2     |CARRY8      |   512|
|3     |LUT1        |   130|
|4     |LUT3        |  4032|
|5     |FDPE        |     2|
|6     |FDRE        |  8192|
|7     |FDSE        |   129|
|8     |IBUF        |    65|
|9     |OBUF        |    65|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2978.289 ; gain = 654.832 ; free physical = 12945 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2285.933; parent = 2100.570; children = 185.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.391; parent = 2978.293; children = 1025.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 2978.289 ; gain = 492.113 ; free physical = 12969 ; free virtual = 17675
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2978.297 ; gain = 654.832 ; free physical = 12969 ; free virtual = 17675
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2987.195 ; gain = 0.000 ; free physical = 13067 ; free virtual = 17773
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.020 ; gain = 0.000 ; free physical = 13024 ; free virtual = 17730
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 65 instances

Synth Design complete, checksum: 366e2150
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:13 . Memory (MB): peak = 3031.020 ; gain = 1264.395 ; free physical = 13242 ; free virtual = 17948
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Reset/lab/KCU105/sync_reset/sync_reset.runs/synth_1/reset_example_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reset_example_top_utilization_synth.rpt -pb reset_example_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 10:55:42 2022...
