#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 12 22:31:15 2019
# Process ID: 9124
# Current directory: C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5352 C:\Users\Fabio\Downloads\04 - PWM\04 - PWM\PWM\PWM.xpr
# Log file: C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/vivado.log
# Journal file: C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.xpr}
INFO: [Project 1-313] Project file moved from '/home/fabio/VivadoSources/2017.3/Projects/Didattica/2019/PWM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 762.688 ; gain = 44.871
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tsbg484-3
Top: PWM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 820.887 ; gain = 51.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "=" match here [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:49]
ERROR: [Synth 8-944] 0 definitions of operator "=" match here [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:40]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 858.961 ; gain = 89.074
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tsbg484-3
Top: PWM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 973.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:17]
WARNING: [Synth 8-614] signal 't_on' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:26]
WARNING: [Synth 8-614] signal 't_total' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'PWM' (1#1) [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 973.586 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 973.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.055 ; gain = 279.469
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.055 ; gain = 279.469
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.563 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1779] cannot read from 'out' object pwm_out ; use 'buffer' or 'inout' [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:54]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.926 ; gain = 13.363
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.926 ; gain = 13.363
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:17]
WARNING: [Synth 8-614] signal 't_on' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:26]
WARNING: [Synth 8-614] signal 't_total' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'PWM' (1#1) [C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.152 ; gain = 5.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.152 ; gain = 5.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.328 ; gain = 17.402
file mkdir C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new
file mkdir C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new
file mkdir C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new
file mkdir C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new
file mkdir C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new
file mkdir {C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new}
close [ open {C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new/top_sim.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new/top_sim.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PWM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dd7d02000480492780302e72459098d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1367.328 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dd7d02000480492780302e72459098d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.328 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dd7d02000480492780302e72459098d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.328 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dd7d02000480492780302e72459098d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
save_wave_config {C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/top_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/top_sim_behav.wcfg}}
set_property xsim.view {{C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM/top_sim_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 22:57:24 2019...
