{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 19:15:59 2020 " "Info: Processing started: Wed Dec 09 19:15:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cache -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Info: Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cache_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_mem " "Info: Found entity 1: cache_mem" {  } { { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_mem " "Info: Found entity 1: main_mem" {  } { { "main_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench1.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench1 " "Info: Found entity 1: testbench1" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench1 " "Info: Elaborating entity \"testbench1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fp1 testbench1.v(9) " "Warning (10036): Verilog HDL or VHDL warning at testbench1.v(9): object \"fp1\" assigned a value but never read" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp testbench1.v(10) " "Warning (10036): Verilog HDL or VHDL warning at testbench1.v(10): object \"temp\" assigned a value but never read" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "A testbench1.v(12) " "Warning (10858): Verilog HDL warning at testbench1.v(12): object A used but never assigned" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen testbench1.v(21) " "Error (10174): Verilog HDL Unsupported Feature error at testbench1.v(21): system function \"\$fopen\" is not supported for synthesis" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 21 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench1.v(30) " "Warning (10175): Verilog HDL warning at testbench1.v(30): ignoring unsupported system task" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench1.v(31) " "Warning (10175): Verilog HDL warning at testbench1.v(31): ignoring unsupported system task" {  } { { "testbench1.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Error: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 09 19:16:00 2020 " "Error: Processing ended: Wed Dec 09 19:16:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
