Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sun Aug 21 07:58:42 2022
| Host              : tindz-Lenovo-IdeaPad-S340-15IIL running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.187        0.000                      0                 1442        0.006        0.000                      0                 1442        1.000        0.000                       0                   717  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}        10.001          99.990          
  clk_out2_design_1_clk_wiz_0_0    {0.000 2.500}        5.001           199.980         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0          2.187        0.000                      0                 1442        0.006        0.000                      0                 1442        1.000        0.000                       0                   716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.001      89.999     MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.552ns (22.384%)  route 1.914ns (77.616%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 8.660 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.779ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.177     5.496    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X42Y125        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_1/O
                         net (fo=4, routed)           0.145     5.731    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len[1]
    SLICE_X43Y124        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.853 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[1]_i_1/O
                         net (fo=1, routed)           0.072     5.925    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[1]
    SLICE_X43Y124        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.646     8.661    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y124        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
                         clock pessimism             -0.511     8.150    
                         clock uncertainty           -0.062     8.087    
    SLICE_X43Y124        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.112    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.550ns (22.550%)  route 1.889ns (77.450%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 8.665 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.779ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.224     5.543    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X43Y125        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.665 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.095     5.760    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X42Y125        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     5.848 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.050     5.898    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.650     8.665    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism             -0.511     8.154    
                         clock uncertainty           -0.062     8.091    
    SLICE_X42Y125        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.116    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.511ns (20.968%)  route 1.926ns (79.032%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 8.665 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.779ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.224     5.543    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X43Y125        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.678 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_2/O
                         net (fo=2, routed)           0.133     5.811    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     5.847 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[0]_i_1/O
                         net (fo=1, routed)           0.049     5.896    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.650     8.665    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism             -0.511     8.154    
                         clock uncertainty           -0.062     8.091    
    SLICE_X42Y125        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.116    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.511ns (21.003%)  route 1.922ns (78.997%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 8.665 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.779ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.224     5.543    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X43Y125        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.678 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_2/O
                         net (fo=2, routed)           0.129     5.807    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.843 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_1/O
                         net (fo=1, routed)           0.049     5.892    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.650     8.665    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism             -0.511     8.154    
                         clock uncertainty           -0.062     8.091    
    SLICE_X42Y125        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.116    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.560ns (23.188%)  route 1.855ns (76.812%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 8.665 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.779ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.224     5.543    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X43Y125        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.665 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.095     5.760    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X42Y125        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     5.858 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.016     5.874    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.650     8.665    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism             -0.511     8.154    
                         clock uncertainty           -0.062     8.091    
    SLICE_X42Y125        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.116    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.430ns (18.251%)  route 1.926ns (81.749%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 8.667 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.779ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.177     5.496    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X42Y125        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_1/O
                         net (fo=4, routed)           0.229     5.815    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[1]
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.652     8.667    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
                         clock pessimism             -0.511     8.156    
                         clock uncertainty           -0.062     8.093    
    SLICE_X42Y125        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.118    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.429ns (19.195%)  route 1.806ns (80.805%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 8.667 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.779ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.176     5.495    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X42Y125        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     5.584 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.110     5.694    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[2]
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.652     8.667    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y125        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
                         clock pessimism             -0.511     8.156    
                         clock uncertainty           -0.062     8.093    
    SLICE_X42Y125        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     8.118    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2BID[12]
                            (rising edge-triggered cell PS8 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.078ns (6.378%)  route 1.145ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.620 - 5.001 ) 
    Source Clock Delay      (SCD):    3.441ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.852ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.779ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.011     3.441    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X19Y180        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.519 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           1.145     4.664    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_bid[12]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2BID[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.605     8.620    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.511     8.109    
                         clock uncertainty           -0.062     8.046    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2BID[12])
                                                     -0.893     7.153    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.340ns (15.792%)  route 1.813ns (84.208%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 8.663 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.779ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.970 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4/O
                         net (fo=1, routed)           0.184     5.154    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_4_n_0
    SLICE_X42Y127        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.189 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=1, routed)           0.040     5.229    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X42Y127        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.319 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.293     5.612    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]_1[2]
    SLICE_X42Y127        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.648     8.663    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y127        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/C
                         clock pessimism             -0.511     8.152    
                         clock uncertainty           -0.062     8.089    
    SLICE_X42Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.114    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.001ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.446ns (20.870%)  route 1.691ns (79.130%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 8.663 - 5.001 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.852ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.779ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         2.029     3.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.537 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=11, routed)          1.296     4.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X41Y127        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.956 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_3/O
                         net (fo=2, routed)           0.139     5.095    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_3_n_0
    SLICE_X42Y127        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     5.192 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=1, routed)           0.088     5.280    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[1]
    SLICE_X42Y126        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.377 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           0.101     5.478    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[1]
    SLICE_X43Y126        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.529 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.067     5.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[3]
    SLICE_X43Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.001     5.001 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     6.141    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.771 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.015 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.649     8.663    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
                         clock pessimism             -0.511     8.153    
                         clock uncertainty           -0.062     8.090    
    SLICE_X43Y126        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.802%)  route 0.104ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      1.633ns (routing 0.779ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.852ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.140     1.140    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.770 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.990    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.633     3.647    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y133        FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.705 r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.104     3.809    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X40Y135        SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.279     1.279    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.152 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.402    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.430 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.865     3.295    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X40Y135        SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.461     3.756    
    SLICE_X40Y135        SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.047     3.803    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.005ns (routing 0.464ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.514ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.005     2.095    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y131        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.134 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/Q
                         net (fo=1, routed)           0.059     2.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[27]
    SLICE_X39Y130        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.132     1.804    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X39Y130        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism              0.308     2.112    
    SLICE_X39Y130        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.159    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      1.108ns (routing 0.464ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.514ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.108     2.198    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X17Y183        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.237 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.105     2.342    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[18]
    SLICE_X19Y183        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.258     1.930    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X19Y183        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism              0.331     2.261    
    SLICE_X19Y183        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     2.307    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.024ns (routing 0.464ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.514ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.024     2.114    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y112        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.153 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.025     2.178    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[3]
    SLICE_X38Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     2.198 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.006     2.204    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X38Y112        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.157     1.829    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y112        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.291     2.120    
    SLICE_X38Y112        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.167    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.063ns (48.837%)  route 0.066ns (51.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      1.018ns (routing 0.464ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.514ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.018     2.108    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y131        FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.147 f  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=22, routed)          0.057     2.204    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[1][1]
    SLICE_X43Y131        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.024     2.228 r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1/O
                         net (fo=1, routed)           0.009     2.237    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_14
    SLICE_X43Y131        FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.141     1.813    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X43Y131        FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism              0.337     2.150    
    SLICE_X43Y131        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.197    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Net Delay (Source):      1.111ns (routing 0.464ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.514ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.111     2.201    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.239 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[72]/Q
                         net (fo=1, routed)           0.063     2.302    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[32]
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.248     1.920    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X16Y182        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism              0.293     2.213    
    SLICE_X16Y182        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.260    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      1.103ns (routing 0.464ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.514ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.103     2.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X20Y180        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y180        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.232 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/Q
                         net (fo=1, routed)           0.112     2.344    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[22]
    SLICE_X19Y183        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.258     1.930    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X19Y183        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/CLK
                         clock pessimism              0.331     2.261    
    SLICE_X19Y183        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     2.300    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.006ns (routing 0.464ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.514ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.006     2.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.135 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/Q
                         net (fo=2, routed)           0.026     2.161    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[7]
    SLICE_X39Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.175 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2/O
                         net (fo=1, routed)           0.017     2.192    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2_n_0
    SLICE_X39Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.134     1.806    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.296     2.102    
    SLICE_X39Y123        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.148    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.006ns (routing 0.464ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.514ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.006     2.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.135 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/Q
                         net (fo=3, routed)           0.029     2.164    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[6]
    SLICE_X39Y123        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.178 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.016     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1__0_n_0
    SLICE_X39Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.134     1.806    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.296     2.102    
    SLICE_X39Y123        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.148    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.006ns (routing 0.464ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.514ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.694     0.694    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.924 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.073    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.090 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.006     2.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y122        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.135 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/Q
                         net (fo=3, routed)           0.028     2.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[4]
    SLICE_X39Y122        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.177 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.017     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__2_n_0
    SLICE_X39Y122        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.778     0.778    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.653    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=714, routed)         1.134     1.806    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y122        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.296     2.102    
    SLICE_X39Y122        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.148    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.001
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         5.001       2.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.001       3.710      BUFGCE_X0Y51   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         5.001       3.930      MMCM_X0Y2      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.001       3.937      SLICE_X37Y152  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.001       3.937      SLICE_X41Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.001       3.937      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.001       3.937      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.001       3.937      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.001       3.937      SLICE_X41Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.001       3.937      SLICE_X40Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X41Y136  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X41Y136  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y137  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y137  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y137  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y137  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y137  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y137  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X41Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X41Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X40Y134  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



