{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652835026981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652835026990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 21:50:26 2022 " "Processing started: Tue May 17 21:50:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652835026990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652835026990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_intup -c lab_intup " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_intup -c lab_intup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652835026990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1652835027329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monz80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monz80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monz80-SYN " "Found design unit 1: monz80-SYN" {  } { { "MonZ80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/MonZ80.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027672 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonZ80 " "Found entity 1: MonZ80" {  } { { "MonZ80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/MonZ80.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80avalonmm_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z80avalonmm_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80avalonmm_0-rtl " "Found design unit 1: z80avalonmm_0-rtl" {  } { { "z80avalonmm_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm_0.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027677 ""} { "Info" "ISGN_ENTITY_NAME" "1 z80avalonmm_0 " "Found entity 1: z80avalonmm_0" {  } { { "z80avalonmm_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridged_jtag_uart.vhd 8 4 " "Found 8 design units, including 4 entities, in source file bridged_jtag_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_avalon_jtag_slave_arbitrator-europa " "Found design unit 1: jtag_uart_0_avalon_jtag_slave_arbitrator-europa" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 z80avalonmm_0_avalon_master_arbitrator-europa " "Found design unit 2: z80avalonmm_0_avalon_master_arbitrator-europa" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bridged_jtag_uart_reset_clk_0_domain_synch_module-europa " "Found design unit 3: bridged_jtag_uart_reset_clk_0_domain_synch_module-europa" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 496 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bridged_jtag_uart-europa " "Found design unit 4: bridged_jtag_uart-europa" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 561 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_avalon_jtag_slave_arbitrator " "Found entity 1: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_ENTITY_NAME" "2 z80avalonmm_0_avalon_master_arbitrator " "Found entity 2: z80avalonmm_0_avalon_master_arbitrator" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_ENTITY_NAME" "3 bridged_jtag_uart_reset_clk_0_domain_synch_module " "Found entity 3: bridged_jtag_uart_reset_clk_0_domain_synch_module" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""} { "Info" "ISGN_ENTITY_NAME" "4 bridged_jtag_uart " "Found entity 4: bridged_jtag_uart" {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_0.vhd 14 7 " "Found 14 design units, including 7 entities, in source file jtag_uart_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_log_module-europa " "Found design unit 1: jtag_uart_0_log_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_0_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_0_sim_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_0_scfifo_w-europa " "Found design unit 3: jtag_uart_0_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_drom_module-europa " "Found design unit 4: jtag_uart_0_drom_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_0_sim_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 711 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_0_scfifo_r-europa " "Found design unit 6: jtag_uart_0_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 828 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0-europa " "Found design unit 7: jtag_uart_0-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80avalonmm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z80avalonmm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80AvalonMM-Z80AvalonMM_arch " "Found design unit 1: Z80AvalonMM-Z80AvalonMM_arch" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80AvalonMM " "Found entity 1: Z80AvalonMM" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/ssram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/ssram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM-behaviour " "Found design unit 1: SSRAM-behaviour" {  } { { "../../t80/rtl/vhdl/SSRAM.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/SSRAM.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027689 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM " "Found entity 1: SSRAM" {  } { { "../../t80/rtl/vhdl/SSRAM.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/SSRAM.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../t80/rtl/vhdl/T80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027692 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../t80/rtl/vhdl/T80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../t80/rtl/vhdl/T80_ALU.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027695 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../t80/rtl/vhdl/T80_ALU.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../t80/rtl/vhdl/T80_MCode.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027699 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../t80/rtl/vhdl/T80_MCode.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../../t80/rtl/vhdl/T80_Pack.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../t80/rtl/vhdl/T80_Reg.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027703 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../t80/rtl/vhdl/T80_Reg.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab2/t80/rtl/vhdl/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../../t80/rtl/vhdl/T80s.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027705 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../../t80/rtl/vhdl/T80s.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_top " "Found entity 1: sistema_top" {  } { { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi_pll_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi_pll_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mi_pll_divisor-SYN " "Found design unit 1: mi_pll_divisor-SYN" {  } { { "mi_pll_divisor.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/mi_pll_divisor.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027711 ""} { "Info" "ISGN_ENTITY_NAME" "1 mi_pll_divisor " "Found entity 1: mi_pll_divisor" {  } { { "mi_pll_divisor.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/mi_pll_divisor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835027711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835027711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_top " "Elaborating entity \"sistema_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652835027941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:inst " "Elaborating entity \"sistema\" for hierarchy \"sistema:inst\"" {  } { { "sistema_top.bdf" "inst" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 176 336 568 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027943 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "sistema.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 1936 -1176 -1144 1968 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 1 0 "Quartus II" 0 -1 1652835027944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s sistema:inst\|T80s:inst " "Elaborating entity \"T80s\" for hierarchy \"sistema:inst\|T80s:inst\"" {  } { { "sistema.bdf" "inst" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { -264 -912 -744 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 sistema:inst\|T80s:inst\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"sistema:inst\|T80s:inst\|T80:u0\"" {  } { { "../../t80/rtl/vhdl/T80s.vhd" "u0" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode sistema:inst\|T80s:inst\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"sistema:inst\|T80s:inst\|T80:u0\|T80_MCode:mcode\"" {  } { { "../../t80/rtl/vhdl/T80.vhd" "mcode" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU sistema:inst\|T80s:inst\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"sistema:inst\|T80s:inst\|T80:u0\|T80_ALU:alu\"" {  } { { "../../t80/rtl/vhdl/T80.vhd" "alu" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg sistema:inst\|T80s:inst\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"sistema:inst\|T80s:inst\|T80:u0\|T80_Reg:Regs\"" {  } { { "../../t80/rtl/vhdl/T80.vhd" "Regs" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridged_jtag_uart sistema:inst\|bridged_jtag_uart:inst7 " "Elaborating entity \"bridged_jtag_uart\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\"" {  } { { "sistema.bdf" "inst7" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 8 216 648 200 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "bridged_jtag_uart.vhd" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027971 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z80avalonmm_0_read_data_valid_jtag_uart_0_avalon_jtag_slave bridged_jtag_uart.vhd(59) " "VHDL Signal Declaration warning at bridged_jtag_uart.vhd(59): used implicit default value for signal \"z80avalonmm_0_read_data_valid_jtag_uart_0_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1652835027972 "|sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0 " "Elaborating entity \"jtag_uart_0\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "bridged_jtag_uart.vhd" "the_jtag_uart_0" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027973 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 1 0 "Quartus II" 0 -1 1652835027974 "|sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 1 0 "Quartus II" 0 -1 1652835027974 "|sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_w" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835027975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "wfifo" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028023 ""}  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835028023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_r" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1225 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sistema:inst\|bridged_jtag_uart:inst7\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028394 ""}  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1225 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835028394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z80avalonmm_0_avalon_master_arbitrator sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0_avalon_master_arbitrator:the_z80avalonmm_0_avalon_master " "Elaborating entity \"z80avalonmm_0_avalon_master_arbitrator\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0_avalon_master_arbitrator:the_z80avalonmm_0_avalon_master\"" {  } { { "bridged_jtag_uart.vhd" "the_z80avalonmm_0_avalon_master" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z80avalonmm_0 sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0 " "Elaborating entity \"z80avalonmm_0\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\"" {  } { { "bridged_jtag_uart.vhd" "the_z80avalonmm_0" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80AvalonMM sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0 " "Elaborating entity \"Z80AvalonMM\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\"" {  } { { "z80avalonmm_0.vhd" "z80avalonmm_0" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm_0.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_control_register z80avalonmm.vhd(43) " "Verilog HDL or VHDL warning at z80avalonmm.vhd(43): object \"s_control_register\" assigned a value but never read" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1652835028402 "|sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridged_jtag_uart_reset_clk_0_domain_synch_module sistema:inst\|bridged_jtag_uart:inst7\|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch " "Elaborating entity \"bridged_jtag_uart_reset_clk_0_domain_synch_module\" for hierarchy \"sistema:inst\|bridged_jtag_uart:inst7\|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch\"" {  } { { "bridged_jtag_uart.vhd" "bridged_jtag_uart_reset_clk_0_domain_synch" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 sistema:inst\|74138:inst32 " "Elaborating entity \"74138\" for hierarchy \"sistema:inst\|74138:inst32\"" {  } { { "sistema.bdf" "inst32" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 1360 -1016 -896 1520 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:inst\|74138:inst32 " "Elaborated megafunction instantiation \"sistema:inst\|74138:inst32\"" {  } { { "sistema.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 1360 -1016 -896 1520 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM sistema:inst\|SSRAM:inst1 " "Elaborating entity \"SSRAM\" for hierarchy \"sistema:inst\|SSRAM:inst1\"" {  } { { "sistema.bdf" "inst1" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 56 -480 -152 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonZ80 sistema:inst\|MonZ80:inst2 " "Elaborating entity \"MonZ80\" for hierarchy \"sistema:inst\|MonZ80:inst2\"" {  } { { "sistema.bdf" "inst2" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 424 -432 -216 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\"" {  } { { "MonZ80.vhd" "altsyncram_component" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/MonZ80.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\"" {  } { { "MonZ80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/MonZ80.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monitor.hex " "Parameter \"init_file\" = \"monitor.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028455 ""}  } { { "MonZ80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/MonZ80.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835028455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4a1 " "Found entity 1: altsyncram_j4a1" {  } { { "db/altsyncram_j4a1.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_j4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4a1 sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated " "Elaborating entity \"altsyncram_j4a1\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bh92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bh92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bh92 " "Found entity 1: altsyncram_bh92" {  } { { "db/altsyncram_bh92.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_bh92.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bh92 sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1 " "Elaborating entity \"altsyncram_bh92\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\"" {  } { { "db/altsyncram_j4a1.tdf" "altsyncram1" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_j4a1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\|decode_ara:decode4 " "Elaborating entity \"decode_ara\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\|decode_ara:decode4\"" {  } { { "db/altsyncram_bh92.tdf" "decode4" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_bh92.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/decode_37a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\|decode_37a:rden_decode_a " "Elaborating entity \"decode_37a\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\|decode_37a:rden_decode_a\"" {  } { { "db/altsyncram_bh92.tdf" "rden_decode_a" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_bh92.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qlb " "Found entity 1: mux_qlb" {  } { { "db/mux_qlb.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mux_qlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qlb sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\|mux_qlb:mux6 " "Elaborating entity \"mux_qlb\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|altsyncram_bh92:altsyncram1\|mux_qlb:mux6\"" {  } { { "db/altsyncram_bh92.tdf" "mux6" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_bh92.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j4a1.tdf" "mgl_prim2" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_j4a1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j4a1.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_j4a1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028772 ""}  } { { "db/altsyncram_j4a1.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_j4a1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835028772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sistema:inst\|MonZ80:inst2\|altsyncram:altsyncram_component\|altsyncram_j4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:inst23 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:inst23\"" {  } { { "sistema_top.bdf" "inst23" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 1024 200 488 1120 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(81) " "Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028805 "|sistema_top|button_debouncer:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(82) " "Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028805 "|sistema_top|button_debouncer:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(91) " "Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028805 "|sistema_top|button_debouncer:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(93) " "Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028805 "|sistema_top|button_debouncer:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi_pll_divisor mi_pll_divisor:inst6 " "Elaborating entity \"mi_pll_divisor\" for hierarchy \"mi_pll_divisor:inst6\"" {  } { { "sistema_top.bdf" "inst6" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 720 752 992 880 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mi_pll_divisor:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mi_pll_divisor:inst6\|altpll:altpll_component\"" {  } { { "mi_pll_divisor.vhd" "altpll_component" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/mi_pll_divisor.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mi_pll_divisor:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"mi_pll_divisor:inst6\|altpll:altpll_component\"" {  } { { "mi_pll_divisor.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/mi_pll_divisor.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mi_pll_divisor:inst6\|altpll:altpll_component " "Instantiated megafunction \"mi_pll_divisor:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mi_pll_divisor " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mi_pll_divisor\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028838 ""}  } { { "mi_pll_divisor.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/mi_pll_divisor.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835028838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mi_pll_divisor_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mi_pll_divisor_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi_pll_divisor_altpll " "Found entity 1: mi_pll_divisor_altpll" {  } { { "db/mi_pll_divisor_altpll.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mi_pll_divisor_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi_pll_divisor_altpll mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated " "Elaborating entity \"mi_pll_divisor_altpll\" for hierarchy \"mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:inst24 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:inst24\"" {  } { { "sistema_top.bdf" "inst24" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 856 208 496 952 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 button_debouncer.v(81) " "Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (10)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028900 "|sistema_top|button_debouncer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(82) " "Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028900 "|sistema_top|button_debouncer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(91) " "Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028900 "|sistema_top|button_debouncer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(93) " "Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028900 "|sistema_top|button_debouncer:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "sistema_top.bdf" "inst3" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 496 896 1008 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 496 896 1008 584 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835028914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028914 ""}  } { { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 496 896 1008 584 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835028914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst3\|lpm_mux:\$00000 BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 496 896 1008 584 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vpc " "Found entity 1: mux_vpc" {  } { { "db/mux_vpc.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mux_vpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835028983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835028983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vpc BUSMUX:inst3\|lpm_mux:\$00000\|mux_vpc:auto_generated " "Elaborating entity \"mux_vpc\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\|mux_vpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:inst21 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:inst21\"" {  } { { "sistema_top.bdf" "inst21" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 512 208 496 608 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 button_debouncer.v(81) " "Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (2)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028987 "|sistema_top|button_debouncer:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(82) " "Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028987 "|sistema_top|button_debouncer:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(91) " "Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028987 "|sistema_top|button_debouncer:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(93) " "Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028987 "|sistema_top|button_debouncer:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:inst20 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:inst20\"" {  } { { "sistema_top.bdf" "inst20" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 664 208 496 760 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835028988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 button_debouncer.v(81) " "Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (2)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028989 "|sistema_top|button_debouncer:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(82) " "Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028989 "|sistema_top|button_debouncer:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(91) " "Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028989 "|sistema_top|button_debouncer:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(93) " "Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1652835028989 "|sistema_top|button_debouncer:inst20"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rp14 " "Found entity 1: altsyncram_rp14" {  } { { "db/altsyncram_rp14.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_rp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835029642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835029642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jrc " "Found entity 1: mux_jrc" {  } { { "db/mux_jrc.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mux_jrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835029753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835029753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835029823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835029823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cntr_95j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835029925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835029925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835030003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835030003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835030053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835030053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835030119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835030119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835030169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835030169 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835030197 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "busmux:inst3\|lpm_mux:\$00000\|mux_vpc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer busmux:inst3\|lpm_mux:\$00000\|mux_vpc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_vpc.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mux_vpc.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1652835031266 "|sistema_top|busmux:inst3|lpm_mux:$00000|mux_vpc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1652835031266 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sistema:inst\|SSRAM:inst1\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sistema:inst\|SSRAM:inst1\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1652835033425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1652835033425 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1652835033425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:inst\|SSRAM:inst1\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"sistema:inst\|SSRAM:inst1\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:inst\|SSRAM:inst1\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"sistema:inst\|SSRAM:inst1\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652835033445 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652835033445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh41 " "Found entity 1: altsyncram_hh41" {  } { { "db/altsyncram_hh41.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/altsyncram_hh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835033499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835033499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835033550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835033550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835033600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835033600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652835033651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652835033651 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "Quartus II" 0 -1 1652835034584 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../t80/rtl/vhdl/T80s.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 90 -1 0 } } { "../../t80/rtl/vhdl/T80s.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 88 -1 0 } } { "../../t80/rtl/vhdl/T80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 963 -1 0 } } { "../../t80/rtl/vhdl/T80.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80.vhd" 347 -1 0 } } { "../../t80/rtl/vhdl/T80s.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 89 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "../../t80/rtl/vhdl/T80s.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/t80/rtl/vhdl/T80s.vhd" 87 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1139 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/jtag_uart_0.vhd" 1061 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1652835034668 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1652835034668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1652835044017 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1652835044071 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1652835044071 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1652835044173 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1652835044278 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1652835044278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652835044381 "|sistema_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1652835044381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/out/lab_intup.map.smsg " "Generated suppressed messages file C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/out/lab_intup.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652835044813 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 5 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1652835045526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652835045572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835045572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 280 -32 136 296 "BUTTON" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652835046078 "|sistema_top|BUTTON[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652835046078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3921 " "Implemented 3921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652835046078 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652835046078 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1652835046078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3793 " "Implemented 3793 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652835046078 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1652835046078 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1652835046078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652835046078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652835046125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 21:50:46 2022 " "Processing ended: Tue May 17 21:50:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652835046125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652835046125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652835046125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652835046125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652835047480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652835047486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 21:50:47 2022 " "Processing started: Tue May 17 21:50:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652835047486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652835047486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_intup -c lab_intup " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_intup -c lab_intup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652835047487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652835047556 ""}
{ "Info" "0" "" "Project  = lab_intup" {  } {  } 0 0 "Project  = lab_intup" 0 0 "Fitter" 0 0 1652835047557 ""}
{ "Info" "0" "" "Revision = lab_intup" {  } {  } 0 0 "Revision = lab_intup" 0 0 "Fitter" 0 0 1652835047557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652835047683 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_intup EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"lab_intup\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652835047710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652835047742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652835047742 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mi_pll_divisor_altpll.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mi_pll_divisor_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1652835047785 ""}  } { { "db/mi_pll_divisor_altpll.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mi_pll_divisor_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1652835047785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652835048031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1652835048040 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652835048245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652835048245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652835048245 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652835048245 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 7528 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652835048252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 7530 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652835048252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 7532 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652835048252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 7534 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652835048252 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652835048252 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652835048259 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1652835049451 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652835049451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_intup.sdc " "Synopsys Design Constraints File file not found: 'lab_intup.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1652835049469 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1652835049476 "|sistema_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst24\|data_out\[9\] " "Node: button_debouncer:inst24\|data_out\[9\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1652835049476 "|sistema_top|button_debouncer:inst24|data_out[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst20\|data_out\[1\] " "Node: button_debouncer:inst20\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652835049476 "|sistema_top|button_debouncer:inst20|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049497 ""}  } {  } 0 332056 "%1!s!" 1 0 "Fitter" 0 -1 1652835049497 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835049497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835049497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835049497 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Fitter" 0 -1 1652835049497 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652835049497 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049498 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049498 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1652835049498 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652835049498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652835049701 ""}  } { { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 200 -32 136 216 "CLOCK_50" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 7503 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652835049701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node mi_pll_divisor:inst6\|altpll:altpll_component\|mi_pll_divisor_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652835049701 ""}  } { { "db/mi_pll_divisor_altpll.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/db/mi_pll_divisor_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mi_pll_divisor:inst6|altpll:altpll_component|mi_pll_divisor_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652835049701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652835049701 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 6018 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652835049701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:inst23\|data_out\[0\]  " "Automatically promoted node button_debouncer:inst23\|data_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652835049701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:inst23\|data_out\[0\]~0 " "Destination node button_debouncer:inst23\|data_out\[0\]~0" {  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 88 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:inst23|data_out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 3398 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|inst57 " "Destination node sistema:inst\|inst57" {  } { { "sistema.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema.bdf" { { 24 -1128 -1064 72 "inst57" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|inst57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 1425 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049701 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652835049701 ""}  } { { "button_debouncer.v" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/button_debouncer.v" 88 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:inst23|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652835049701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sistema:inst\|bridged_jtag_uart:inst7\|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch\|data_out  " "Automatically promoted node sistema:inst\|bridged_jtag_uart:inst7\|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[9\] " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[9\]" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 226 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 486 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[1\] " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[1\]" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 226 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 502 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[8\] " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[8\]" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 226 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[0\] " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_rddatareg\[0\]" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 226 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_addrreg\[2\] " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|s_addrreg\[2\]" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 235 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_addrreg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_WR " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_WR" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE.AVALON_WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 513 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_RD " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_RD" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE.AVALON_RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_WR_DONE~0 " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_WR_DONE~0" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE.AVALON_WR_DONE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 3741 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_RD_DONE~0 " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.AVALON_RD_DONE~0" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE.AVALON_RD_DONE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 3742 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.IDLE~0 " "Destination node sistema:inst\|bridged_jtag_uart:inst7\|z80avalonmm_0:the_z80avalonmm_0\|Z80AvalonMM:z80avalonmm_0\|STATE.IDLE~0" {  } { { "z80avalonmm.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/z80avalonmm.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE.IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 3743 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652835049702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1652835049702 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652835049702 ""}  } { { "bridged_jtag_uart.vhd" "" { Text "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/bridged_jtag_uart.vhd" 491 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sistema:inst\|bridged_jtag_uart:inst7\|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch\|data_out" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652835049702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652835050235 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652835050239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652835050240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652835050244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652835050249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652835050253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652835050253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652835050257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652835050325 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1652835050329 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652835050329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652835050565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652835051257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652835051811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652835051842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652835052768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652835052769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652835053348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1652835054666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652835054666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652835054946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1652835054947 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1652835054947 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652835054947 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1652835055027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652835055062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652835055487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652835055516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652835055955 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652835056694 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "16 Cyclone III " "16 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 280 -32 136 296 "BUTTON" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 360 -32 144 376 "PS2_KBDAT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 336 -32 144 352 "PS2_KBCLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 200 -32 136 216 "CLOCK_50" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 280 -32 136 296 "BUTTON" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 280 -32 136 296 "BUTTON" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "sistema_top.bdf" "" { Schematic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/sistema_top.bdf" { { 256 -32 136 272 "SW" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1652835057604 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1652835057604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/out/lab_intup.fit.smsg " "Generated suppressed messages file C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/out/lab_intup.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652835057886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6149 " "Peak virtual memory: 6149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652835058725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 21:50:58 2022 " "Processing ended: Tue May 17 21:50:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652835058725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652835058725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652835058725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652835058725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652835059857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652835059865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 21:50:59 2022 " "Processing started: Tue May 17 21:50:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652835059865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652835059865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_intup -c lab_intup " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_intup -c lab_intup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652835059865 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652835060707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652835060734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652835061060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 21:51:01 2022 " "Processing ended: Tue May 17 21:51:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652835061060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652835061060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652835061060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652835061060 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652835061658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652835062326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652835062333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 21:51:02 2022 " "Processing started: Tue May 17 21:51:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652835062333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652835062333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_intup -c lab_intup " "Command: quartus_sta lab_intup -c lab_intup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652835062334 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1652835062408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1652835062642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1652835062677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1652835062677 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1652835063006 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1652835063006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_intup.sdc " "Synopsys Design Constraints File file not found: 'lab_intup.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Quartus II" 0 -1 1652835063025 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1652835063031 "|sistema_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst24\|data_out\[9\] " "Node: button_debouncer:inst24\|data_out\[9\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1652835063031 "|sistema_top|button_debouncer:inst24|data_out[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst20\|data_out\[1\] " "Node: button_debouncer:inst20\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1652835063031 "|sistema_top|button_debouncer:inst20|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063127 ""}  } {  } 0 332056 "%1!s!" 1 0 "Quartus II" 0 -1 1652835063127 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835063127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835063127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835063127 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Quartus II" 0 -1 1652835063127 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1652835063128 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1652835063141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.555 " "Worst-case setup slack is 44.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.555               0.000 altera_reserved_tck  " "   44.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 altera_reserved_tck  " "    0.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.526 " "Worst-case recovery slack is 48.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.526               0.000 altera_reserved_tck  " "   48.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 altera_reserved_tck  " "    1.061               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.484 " "Worst-case minimum pulse width slack is 49.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1652835063262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1652835063291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1652835063772 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1652835063953 "|sistema_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst24\|data_out\[9\] " "Node: button_debouncer:inst24\|data_out\[9\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1652835063953 "|sistema_top|button_debouncer:inst24|data_out[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst20\|data_out\[1\] " "Node: button_debouncer:inst20\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1652835063953 "|sistema_top|button_debouncer:inst20|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063957 ""}  } {  } 0 332056 "%1!s!" 1 0 "Quartus II" 0 -1 1652835063957 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835063957 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835063957 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835063957 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Quartus II" 0 -1 1652835063957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.227 " "Worst-case setup slack is 45.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.227               0.000 altera_reserved_tck  " "   45.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.754 " "Worst-case recovery slack is 48.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.754               0.000 altera_reserved_tck  " "   48.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.959 " "Worst-case removal slack is 0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 altera_reserved_tck  " "    0.959               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.426 " "Worst-case minimum pulse width slack is 49.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.426               0.000 altera_reserved_tck  " "   49.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835063993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835063993 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1652835064062 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1652835064232 "|sistema_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst24\|data_out\[9\] " "Node: button_debouncer:inst24\|data_out\[9\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1652835064232 "|sistema_top|button_debouncer:inst24|data_out[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button_debouncer:inst20\|data_out\[1\] " "Node: button_debouncer:inst20\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1652835064232 "|sistema_top|button_debouncer:inst20|data_out[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064236 ""}  } {  } 0 332056 "%1!s!" 1 0 "Quartus II" 0 -1 1652835064236 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835064236 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835064236 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1652835064236 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Quartus II" 0 -1 1652835064236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.145 " "Worst-case setup slack is 47.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.145               0.000 altera_reserved_tck  " "   47.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835064244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835064252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.481 " "Worst-case recovery slack is 49.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.481               0.000 altera_reserved_tck  " "   49.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835064257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 altera_reserved_tck  " "    0.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835064262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.284 " "Worst-case minimum pulse width slack is 49.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652835064268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652835064268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1652835064491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1652835064491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/out/lab_intup.sta.smsg " "Generated suppressed messages file C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/out/lab_intup.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652835064527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652835064622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 21:51:04 2022 " "Processing ended: Tue May 17 21:51:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652835064622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652835064622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652835064622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652835064622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652835065814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Database Export Quartus II 64-Bit " "Running Quartus II 64-Bit Database Export" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652835065823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 21:51:05 2022 " "Processing started: Tue May 17 21:51:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652835065823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652835065823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb lab_intup -c lab_intup --export_database=C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/export_db " "Command: quartus_cdb lab_intup -c lab_intup --export_database=C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab2/Lab2/hw/export_db" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652835065823 ""}
{ "Info" "IQATM_ASCII_EXPORTED" "post-synthesis black-box " "Successfully exported the post-synthesis black-box database" {  } {  } 0 39038 "Successfully exported the %1!s! database" 0 0 "Quartus II" 0 -1 1652835069035 ""}
{ "Info" "IQATM_ASCII_EXPORTED" "post-synthesis " "Successfully exported the post-synthesis database" {  } {  } 0 39038 "Successfully exported the %1!s! database" 0 0 "Quartus II" 0 -1 1652835070850 ""}
{ "Info" "IQATM_ASCII_EXPORTED" "post-fitter " "Successfully exported the post-fitter database" {  } {  } 0 39038 "Successfully exported the %1!s! database" 0 0 "Quartus II" 0 -1 1652835072813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Database Export 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Database Export was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652835073278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 21:51:13 2022 " "Processing ended: Tue May 17 21:51:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652835073278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652835073278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652835073278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652835073278 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652835073817 ""}
