Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 62d35a87e4e04fa29d3db45171984cdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot four_bit_adder_TB_behav xil_defaultlib.four_bit_adder_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.Nbit_adder [nbit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.four_bit_adder_tb
Built simulation snapshot four_bit_adder_TB_behav
