Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,443
design__inferred_latch__count,0
design__instance__count,1389
design__instance__area,14219.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0010637739906087518
power__switching__total,0.0006688035209663212
power__leakage__total,1.599589793954692E-8
power__total,0.0017325935186818242
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.28421152347139217
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28754952011163515
timing__hold__ws__corner:nom_tt_025C_1v80,0.3173463803786282
timing__setup__ws__corner:nom_tt_025C_1v80,13.530734249348772
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317346
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.676226
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,16
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.30050859873308006
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30515188462029097
timing__hold__ws__corner:nom_ss_100C_1v60,0.863309559386886
timing__setup__ws__corner:nom_ss_100C_1v60,11.14679491371291
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863310
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.470951
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27582567566232297
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2784812181900278
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11481177444841621
timing__setup__ws__corner:nom_ff_n40C_1v95,14.35778114816826
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114812
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.843876
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,16
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27262690099330544
clock__skew__worst_setup,0.27541983362419326
timing__hold__ws,0.1115679802344769
timing__setup__ws,11.099287136877956
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111568
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.422851
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1389
design__instance__area__stdcell,14219.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.862161
design__instance__utilization__stdcell,0.862161
design__instance__count__class:buffer,9
design__instance__count__class:inverter,17
design__instance__count__class:sequential_cell,255
design__instance__count__class:multi_input_combinational_cell,611
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,590
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25933.7
design__violations,0
design__instance__count__class:timing_repair_buffer,239
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,186
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
route__net,1167
route__net__special,2
route__drc_errors__iter:1,668
route__wirelength__iter:1,29804
route__drc_errors__iter:2,233
route__wirelength__iter:2,29433
route__drc_errors__iter:3,218
route__wirelength__iter:3,29269
route__drc_errors__iter:4,28
route__wirelength__iter:4,29247
route__drc_errors__iter:5,0
route__wirelength__iter:5,29249
route__drc_errors,0
route__wirelength,29249
route__vias,8287
route__vias__singlecut,8287
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,233.98
timing__unannotated_net__count__corner:nom_tt_025C_1v80,36
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,36
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,36
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2800603994649169
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2834846049254602
timing__hold__ws__corner:min_tt_025C_1v80,0.3127281855324835
timing__setup__ws__corner:min_tt_025C_1v80,13.556951500682954
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312728
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.708626
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,36
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2944511107171053
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2990119070312536
timing__hold__ws__corner:min_ss_100C_1v60,0.8550521643853989
timing__setup__ws__corner:min_ss_100C_1v60,11.190428456171558
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.855052
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,13.533133
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,36
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27262690099330544
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27541983362419326
timing__hold__ws__corner:min_ff_n40C_1v95,0.1115679802344769
timing__setup__ws__corner:min_ff_n40C_1v95,14.376175323760473
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111568
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.866241
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,36
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28934785941778346
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2923031066594621
timing__hold__ws__corner:max_tt_025C_1v80,0.32214176682451445
timing__setup__ws__corner:max_tt_025C_1v80,13.501768973906316
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322142
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.646551
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,36
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,16
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.30799960675899357
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31239708926160065
timing__hold__ws__corner:max_ss_100C_1v60,0.8719087920673231
timing__setup__ws__corner:max_ss_100C_1v60,11.099287136877956
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.871909
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.422851
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,36
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28000019761970396
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2819350388505905
timing__hold__ws__corner:max_ff_n40C_1v95,0.11853385275489084
timing__setup__ws__corner:max_ff_n40C_1v95,14.337337056725405
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118534
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.823067
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,36
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,36
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000109469
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000118793
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000290488
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000118793
design_powergrid__voltage__worst,0.000118793
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000118793
design_powergrid__drop__worst__net:VPWR,0.000109469
design_powergrid__voltage__worst__net:VGND,0.000118793
design_powergrid__drop__worst__net:VGND,0.000118793
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000028399999999999999138362849482319916205597110092639923095703125
ir__drop__worst,0.000109000000000000006714247213768231858921353705227375030517578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
