<HTML>
<!-- created Dec 13 2011 from m68k.texi line 475 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>M68xxx and Coldfire Specific Information System Reset</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00113.html">
<LINK REV="Precedes" HREF="cpu_supplement00098.html">
<LINK REV="Subdocument" HREF="cpu_supplement00098.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00098.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00098.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00113.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H3>7.6.1: System Reset</H3>
<P>
An RTEMS based application is initiated or re-initiated when the MC68020
processor is reset.  When the MC68020 is reset, the processor performs
the following actions:
</P>
<UL>
<LI>The tracing bits of the status register are cleared to
disable tracing.

<LI>The supervisor interrupt state is entered by setting the
supervisor (S) bit and clearing the master/interrupt (M) bit of
the status register.

<LI>The interrupt mask of the status register is set to
level 7 to effectively disable all maskable interrupts.

<LI>The vector base register (VBR) is set to zero.

<LI>The cache control register (CACR) is set to zero to
disable and freeze the processor cache.

<LI>The interrupt stack pointer (ISP) is set to the value
stored at vector 0 (bytes 0-3) of the exception vector table
(EVT).

<LI>The program counter (PC) is set to the value stored at
vector 1 (bytes 4-7) of the EVT.

<LI>The processor begins execution at the address stored in
the PC.
</UL>

<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00113.html">
<LINK REV="Precedes" HREF="cpu_supplement00098.html">
<LINK REV="Subdocument" HREF="cpu_supplement00098.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00098.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00098.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00113.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
