Oh no...

Cycle: 1021
Incorrect Write to Register File
MARS instruction number: 38	Instruction: multu $10,$10
MARS: Register Write to Reg: 0x21 Val: 0x01000000
Student: Register Write to Reg: 0x10 Val: 0xFEFEFEFD

Cycle: 1022
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA	Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0x11 Val: 0x00000001

Cycle: 1023
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA	Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0x12 Val: 0xFEFEFEFE

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


