Reporting 1 scan chain (muxed_scan)
 
Chain 1: scan_chain_1 
  scan_in:      scan_in 
  scan_out:     scan_out   
  shift_enable: scan_enable (active high) 
  clock_domain: scan_clock (edge: rise)
  length: 348
    bit 1 	iBuffer_i_buffer_reg[0][0]  <clk (rise)>  
    bit 2 	iBuffer_i_buffer_reg[0][1]  <clk (rise)>  
    bit 3 	iBuffer_i_buffer_reg[0][2]  <clk (rise)>  
    bit 4 	iBuffer_i_buffer_reg[0][3]  <clk (rise)>  
    bit 5 	iBuffer_i_buffer_reg[0][4]  <clk (rise)>  
    bit 6 	iBuffer_i_buffer_reg[0][5]  <clk (rise)>  
    bit 7 	iBuffer_i_buffer_reg[0][6]  <clk (rise)>  
    bit 8 	iBuffer_i_buffer_reg[0][7]  <clk (rise)>  
    bit 9 	iBuffer_i_buffer_reg[0][8]  <clk (rise)>  
    bit 10 	iBuffer_i_buffer_reg[0][9]  <clk (rise)>  
    bit 11 	iBuffer_i_buffer_reg[0][10]  <clk (rise)>  
    bit 12 	iBuffer_i_buffer_reg[0][11]  <clk (rise)>  
    bit 13 	iBuffer_i_buffer_reg[0][12]  <clk (rise)>  
    bit 14 	iBuffer_i_buffer_reg[0][13]  <clk (rise)>  
    bit 15 	iBuffer_i_buffer_reg[0][14]  <clk (rise)>  
    bit 16 	iBuffer_i_buffer_reg[0][15]  <clk (rise)>  
    bit 17 	iBuffer_i_buffer_reg[0][16]  <clk (rise)>  
    bit 18 	iBuffer_i_buffer_reg[0][17]  <clk (rise)>  
    bit 19 	iBuffer_i_buffer_reg[0][18]  <clk (rise)>  
    bit 20 	iBuffer_i_buffer_reg[0][19]  <clk (rise)>  
    bit 21 	iBuffer_i_buffer_reg[1][0]  <clk (rise)>  
    bit 22 	iBuffer_i_buffer_reg[1][1]  <clk (rise)>  
    bit 23 	iBuffer_i_buffer_reg[1][2]  <clk (rise)>  
    bit 24 	iBuffer_i_buffer_reg[1][3]  <clk (rise)>  
    bit 25 	iBuffer_i_buffer_reg[1][4]  <clk (rise)>  
    bit 26 	iBuffer_i_buffer_reg[1][5]  <clk (rise)>  
    bit 27 	iBuffer_i_buffer_reg[1][6]  <clk (rise)>  
    bit 28 	iBuffer_i_buffer_reg[1][7]  <clk (rise)>  
    bit 29 	iBuffer_i_buffer_reg[1][8]  <clk (rise)>  
    bit 30 	iBuffer_i_buffer_reg[1][9]  <clk (rise)>  
    bit 31 	iBuffer_i_buffer_reg[1][10]  <clk (rise)>  
    bit 32 	iBuffer_i_buffer_reg[1][11]  <clk (rise)>  
    bit 33 	iBuffer_i_buffer_reg[1][12]  <clk (rise)>  
    bit 34 	iBuffer_i_buffer_reg[1][13]  <clk (rise)>  
    bit 35 	iBuffer_i_buffer_reg[1][14]  <clk (rise)>  
    bit 36 	iBuffer_i_buffer_reg[1][15]  <clk (rise)>  
    bit 37 	iBuffer_i_buffer_reg[1][16]  <clk (rise)>  
    bit 38 	iBuffer_i_buffer_reg[1][17]  <clk (rise)>  
    bit 39 	iBuffer_i_buffer_reg[1][18]  <clk (rise)>  
    bit 40 	iBuffer_i_buffer_reg[1][19]  <clk (rise)>  
    bit 41 	iBuffer_instruction_out_reg[0]  <clk (rise)>  
    bit 42 	iBuffer_instruction_out_reg[1]  <clk (rise)>  
    bit 43 	iBuffer_instruction_out_reg[2]  <clk (rise)>  
    bit 44 	iBuffer_instruction_out_reg[3]  <clk (rise)>  
    bit 45 	iBuffer_instruction_out_reg[4]  <clk (rise)>  
    bit 46 	iBuffer_instruction_out_reg[5]  <clk (rise)>  
    bit 47 	iBuffer_instruction_out_reg[6]  <clk (rise)>  
    bit 48 	iBuffer_instruction_out_reg[7]  <clk (rise)>  
    bit 49 	iBuffer_instruction_out_reg[8]  <clk (rise)>  
    bit 50 	iBuffer_instruction_out_reg[9]  <clk (rise)>  
    bit 51 	iBuffer_instruction_out_reg[10]  <clk (rise)>  
    bit 52 	iBuffer_instruction_out_reg[11]  <clk (rise)>  
    bit 53 	iBuffer_instruction_out_reg[12]  <clk (rise)>  
    bit 54 	iBuffer_instruction_out_reg[13]  <clk (rise)>  
    bit 55 	iBuffer_instruction_out_reg[14]  <clk (rise)>  
    bit 56 	iBuffer_instruction_out_reg[15]  <clk (rise)>  
    bit 57 	iBuffer_instruction_out_reg[16]  <clk (rise)>  
    bit 58 	iBuffer_instruction_out_reg[17]  <clk (rise)>  
    bit 59 	iBuffer_instruction_out_reg[18]  <clk (rise)>  
    bit 60 	iBuffer_instruction_out_reg[19]  <clk (rise)>  
    bit 61 	iBuffer_jump_bubble_reg[0]  <clk (rise)>  
    bit 62 	iBuffer_jump_bubble_reg[1]  <clk (rise)>  
    bit 63 	thePAT/dmem_dmem_reg[0][0]  <clk (rise)>  
    bit 64 	thePAT/dmem_dmem_reg[0][1]  <clk (rise)>  
    bit 65 	thePAT/dmem_dmem_reg[0][2]  <clk (rise)>  
    bit 66 	thePAT/dmem_dmem_reg[0][3]  <clk (rise)>  
    bit 67 	thePAT/dmem_dmem_reg[0][4]  <clk (rise)>  
    bit 68 	thePAT/dmem_dmem_reg[0][5]  <clk (rise)>  
    bit 69 	thePAT/dmem_dmem_reg[0][6]  <clk (rise)>  
    bit 70 	thePAT/dmem_dmem_reg[0][7]  <clk (rise)>  
    bit 71 	thePAT/dmem_dmem_reg[1][0]  <clk (rise)>  
    bit 72 	thePAT/dmem_dmem_reg[1][1]  <clk (rise)>  
    bit 73 	thePAT/dmem_dmem_reg[1][2]  <clk (rise)>  
    bit 74 	thePAT/dmem_dmem_reg[1][3]  <clk (rise)>  
    bit 75 	thePAT/dmem_dmem_reg[1][4]  <clk (rise)>  
    bit 76 	thePAT/dmem_dmem_reg[1][5]  <clk (rise)>  
    bit 77 	thePAT/dmem_dmem_reg[1][6]  <clk (rise)>  
    bit 78 	thePAT/dmem_dmem_reg[1][7]  <clk (rise)>  
    bit 79 	thePAT/dmem_dmem_reg[2][0]  <clk (rise)>  
    bit 80 	thePAT/dmem_dmem_reg[2][1]  <clk (rise)>  
    bit 81 	thePAT/dmem_dmem_reg[2][2]  <clk (rise)>  
    bit 82 	thePAT/dmem_dmem_reg[2][3]  <clk (rise)>  
    bit 83 	thePAT/dmem_dmem_reg[2][4]  <clk (rise)>  
    bit 84 	thePAT/dmem_dmem_reg[2][5]  <clk (rise)>  
    bit 85 	thePAT/dmem_dmem_reg[2][6]  <clk (rise)>  
    bit 86 	thePAT/dmem_dmem_reg[2][7]  <clk (rise)>  
    bit 87 	thePAT/dmem_dmem_reg[3][0]  <clk (rise)>  
    bit 88 	thePAT/dmem_dmem_reg[3][1]  <clk (rise)>  
    bit 89 	thePAT/dmem_dmem_reg[3][2]  <clk (rise)>  
    bit 90 	thePAT/dmem_dmem_reg[3][3]  <clk (rise)>  
    bit 91 	thePAT/dmem_dmem_reg[3][4]  <clk (rise)>  
    bit 92 	thePAT/dmem_dmem_reg[3][5]  <clk (rise)>  
    bit 93 	thePAT/dmem_dmem_reg[3][6]  <clk (rise)>  
    bit 94 	thePAT/dmem_dmem_reg[3][7]  <clk (rise)>  
    bit 95 	thePAT/dmem_dmem_reg[4][0]  <clk (rise)>  
    bit 96 	thePAT/dmem_dmem_reg[4][1]  <clk (rise)>  
    bit 97 	thePAT/dmem_dmem_reg[4][2]  <clk (rise)>  
    bit 98 	thePAT/dmem_dmem_reg[4][3]  <clk (rise)>  
    bit 99 	thePAT/dmem_dmem_reg[4][4]  <clk (rise)>  
    bit 100 	thePAT/dmem_dmem_reg[4][5]  <clk (rise)>  
    bit 101 	thePAT/dmem_dmem_reg[4][6]  <clk (rise)>  
    bit 102 	thePAT/dmem_dmem_reg[4][7]  <clk (rise)>  
    bit 103 	thePAT/dmem_dmem_reg[5][0]  <clk (rise)>  
    bit 104 	thePAT/dmem_dmem_reg[5][1]  <clk (rise)>  
    bit 105 	thePAT/dmem_dmem_reg[5][2]  <clk (rise)>  
    bit 106 	thePAT/dmem_dmem_reg[5][3]  <clk (rise)>  
    bit 107 	thePAT/dmem_dmem_reg[5][4]  <clk (rise)>  
    bit 108 	thePAT/dmem_dmem_reg[5][5]  <clk (rise)>  
    bit 109 	thePAT/dmem_dmem_reg[5][6]  <clk (rise)>  
    bit 110 	thePAT/dmem_dmem_reg[5][7]  <clk (rise)>  
    bit 111 	thePAT/dmem_dmem_reg[6][0]  <clk (rise)>  
    bit 112 	thePAT/dmem_dmem_reg[6][1]  <clk (rise)>  
    bit 113 	thePAT/dmem_dmem_reg[6][2]  <clk (rise)>  
    bit 114 	thePAT/dmem_dmem_reg[6][3]  <clk (rise)>  
    bit 115 	thePAT/dmem_dmem_reg[6][4]  <clk (rise)>  
    bit 116 	thePAT/dmem_dmem_reg[6][5]  <clk (rise)>  
    bit 117 	thePAT/dmem_dmem_reg[6][6]  <clk (rise)>  
    bit 118 	thePAT/dmem_dmem_reg[6][7]  <clk (rise)>  
    bit 119 	thePAT/dmem_dmem_reg[7][0]  <clk (rise)>  
    bit 120 	thePAT/dmem_dmem_reg[7][1]  <clk (rise)>  
    bit 121 	thePAT/dmem_dmem_reg[7][2]  <clk (rise)>  
    bit 122 	thePAT/dmem_dmem_reg[7][3]  <clk (rise)>  
    bit 123 	thePAT/dmem_dmem_reg[7][4]  <clk (rise)>  
    bit 124 	thePAT/dmem_dmem_reg[7][5]  <clk (rise)>  
    bit 125 	thePAT/dmem_dmem_reg[7][6]  <clk (rise)>  
    bit 126 	thePAT/dmem_dmem_reg[7][7]  <clk (rise)>  
    bit 127 	thePAT/thePC/lr_reg[0]  <clk (rise)>  
    bit 128 	thePAT/thePC/lr_reg[1]  <clk (rise)>  
    bit 129 	thePAT/thePC/lr_reg[2]  <clk (rise)>  
    bit 130 	thePAT/thePC/lr_reg[3]  <clk (rise)>  
    bit 131 	thePAT/thePC/lr_reg[4]  <clk (rise)>  
    bit 132 	thePAT/thePC/lr_reg[5]  <clk (rise)>  
    bit 133 	thePAT/thePC/lr_reg[6]  <clk (rise)>  
    bit 134 	thePAT/thePC/lr_reg[7]  <clk (rise)>  
    bit 135 	thePAT/thePC/lr_reg[8]  <clk (rise)>  
    bit 136 	thePAT/thePC/pc_out_reg[0]  <clk (rise)>  
    bit 137 	thePAT/thePC/pc_out_reg[1]  <clk (rise)>  
    bit 138 	thePAT/thePC/pc_out_reg[2]  <clk (rise)>  
    bit 139 	thePAT/thePC/pc_out_reg[3]  <clk (rise)>  
    bit 140 	thePAT/thePC/pc_out_reg[4]  <clk (rise)>  
    bit 141 	thePAT/thePC/pc_out_reg[5]  <clk (rise)>  
    bit 142 	thePAT/thePC/pc_out_reg[6]  <clk (rise)>  
    bit 143 	thePAT/thePC/pc_out_reg[7]  <clk (rise)>  
    bit 144 	thePAT/thePC/pc_out_reg[8]  <clk (rise)>  
    bit 145 	thePAT/thePC/pc_reg[0]  <clk (rise)>  
    bit 146 	thePAT/thePC/pc_reg[1]  <clk (rise)>  
    bit 147 	thePAT/thePC/pc_reg[2]  <clk (rise)>  
    bit 148 	thePAT/thePC/pc_reg[3]  <clk (rise)>  
    bit 149 	thePAT/thePC/pc_reg[4]  <clk (rise)>  
    bit 150 	thePAT/thePC/pc_reg[5]  <clk (rise)>  
    bit 151 	thePAT/thePC/pc_reg[6]  <clk (rise)>  
    bit 152 	thePAT/thePC/pc_reg[7]  <clk (rise)>  
    bit 153 	thePAT/thePC/pc_reg[8]  <clk (rise)>  
    bit 154 	thePAT/acc_reg[0]  <clk (rise)>  
    bit 155 	thePAT/acc_reg[1]  <clk (rise)>  
    bit 156 	thePAT/acc_reg[2]  <clk (rise)>  
    bit 157 	thePAT/acc_reg[3]  <clk (rise)>  
    bit 158 	thePAT/acc_reg[4]  <clk (rise)>  
    bit 159 	thePAT/acc_reg[5]  <clk (rise)>  
    bit 160 	thePAT/acc_reg[6]  <clk (rise)>  
    bit 161 	thePAT/acc_reg[7]  <clk (rise)>  
    bit 162 	thePAT/alu_b_regd_2_reg[0]  <clk (rise)>  
    bit 163 	thePAT/alu_b_regd_2_reg[1]  <clk (rise)>  
    bit 164 	thePAT/alu_b_regd_2_reg[2]  <clk (rise)>  
    bit 165 	thePAT/alu_b_regd_2_reg[3]  <clk (rise)>  
    bit 166 	thePAT/alu_b_regd_2_reg[4]  <clk (rise)>  
    bit 167 	thePAT/alu_b_regd_2_reg[5]  <clk (rise)>  
    bit 168 	thePAT/alu_b_regd_2_reg[6]  <clk (rise)>  
    bit 169 	thePAT/alu_b_regd_2_reg[7]  <clk (rise)>  
    bit 170 	thePAT/alu_b_regd_3_reg[0]  <clk (rise)>  
    bit 171 	thePAT/alu_b_regd_3_reg[1]  <clk (rise)>  
    bit 172 	thePAT/alu_b_regd_3_reg[2]  <clk (rise)>  
    bit 173 	thePAT/alu_b_regd_3_reg[3]  <clk (rise)>  
    bit 174 	thePAT/alu_b_regd_3_reg[4]  <clk (rise)>  
    bit 175 	thePAT/alu_b_regd_3_reg[5]  <clk (rise)>  
    bit 176 	thePAT/alu_b_regd_3_reg[6]  <clk (rise)>  
    bit 177 	thePAT/alu_b_regd_3_reg[7]  <clk (rise)>  
    bit 178 	thePAT/alu_b_regd_reg[0]  <clk (rise)>  
    bit 179 	thePAT/alu_b_regd_reg[1]  <clk (rise)>  
    bit 180 	thePAT/alu_b_regd_reg[2]  <clk (rise)>  
    bit 181 	thePAT/alu_b_regd_reg[3]  <clk (rise)>  
    bit 182 	thePAT/alu_b_regd_reg[4]  <clk (rise)>  
    bit 183 	thePAT/alu_b_regd_reg[5]  <clk (rise)>  
    bit 184 	thePAT/alu_b_regd_reg[6]  <clk (rise)>  
    bit 185 	thePAT/alu_b_regd_reg[7]  <clk (rise)>  
    bit 186 	thePAT/bubbles_reg[0]  <clk (rise)>  
    bit 187 	thePAT/bubbles_reg[1]  <clk (rise)>  
    bit 188 	thePAT/bubbles_reg[2]  <clk (rise)>  
    bit 189 	thePAT/bufp_reg[0]  <clk (rise)>  
    bit 190 	thePAT/bufp_reg[1]  <clk (rise)>  
    bit 191 	thePAT/bufp_reg[2]  <clk (rise)>  
    bit 192 	thePAT/condition_decoded_reg[0]  <clk (rise)>  
    bit 193 	thePAT/condition_decoded_reg[1]  <clk (rise)>  
    bit 194 	thePAT/condition_decoded_reg[2]  <clk (rise)>  
    bit 195 	thePAT/data_out_reg[0]  <clk (rise)>  
    bit 196 	thePAT/data_out_reg[1]  <clk (rise)>  
    bit 197 	thePAT/data_out_reg[2]  <clk (rise)>  
    bit 198 	thePAT/data_out_reg[3]  <clk (rise)>  
    bit 199 	thePAT/data_out_reg[4]  <clk (rise)>  
    bit 200 	thePAT/data_out_reg[5]  <clk (rise)>  
    bit 201 	thePAT/data_out_reg[6]  <clk (rise)>  
    bit 202 	thePAT/data_out_reg[7]  <clk (rise)>  
    bit 203 	thePAT/data_write_adr_reg[0]  <clk (rise)>  
    bit 204 	thePAT/data_write_adr_reg[1]  <clk (rise)>  
    bit 205 	thePAT/data_write_adr_reg[2]  <clk (rise)>  
    bit 206 	thePAT/data_write_adr_reg[3]  <clk (rise)>  
    bit 207 	thePAT/data_write_reg  <clk (rise)>  
    bit 208 	thePAT/dest_acc_regd_reg  <clk (rise)>  
    bit 209 	thePAT/dest_dmem_regd_reg  <clk (rise)>  
    bit 210 	thePAT/dest_field_regd_reg  <clk (rise)>  
    bit 211 	thePAT/dest_pc_regd_reg  <clk (rise)>  
    bit 212 	thePAT/field_op_regd_reg  <clk (rise)>  
    bit 213 	thePAT/field_out_reg[0]  <clk (rise)>  
    bit 214 	thePAT/field_out_reg[1]  <clk (rise)>  
    bit 215 	thePAT/field_out_reg[2]  <clk (rise)>  
    bit 216 	thePAT/field_out_reg[3]  <clk (rise)>  
    bit 217 	thePAT/field_out_reg[4]  <clk (rise)>  
    bit 218 	thePAT/field_out_reg[5]  <clk (rise)>  
    bit 219 	thePAT/field_out_reg[6]  <clk (rise)>  
    bit 220 	thePAT/field_out_reg[7]  <clk (rise)>  
    bit 221 	thePAT/field_value_muxd_reg[0]  <clk (rise)>  
    bit 222 	thePAT/field_value_muxd_reg[1]  <clk (rise)>  
    bit 223 	thePAT/field_value_muxd_reg[2]  <clk (rise)>  
    bit 224 	thePAT/field_value_muxd_reg[3]  <clk (rise)>  
    bit 225 	thePAT/field_value_muxd_reg[4]  <clk (rise)>  
    bit 226 	thePAT/field_value_muxd_reg[5]  <clk (rise)>  
    bit 227 	thePAT/field_value_muxd_reg[6]  <clk (rise)>  
    bit 228 	thePAT/field_value_muxd_reg[7]  <clk (rise)>  
    bit 229 	thePAT/field_write_en_high_reg  <clk (rise)>  
    bit 230 	thePAT/field_write_en_low_reg  <clk (rise)>  
    bit 231 	thePAT/fieldp_history_reg[0][0]  <clk (rise)>  
    bit 232 	thePAT/fieldp_history_reg[0][1]  <clk (rise)>  
    bit 233 	thePAT/fieldp_history_reg[0][2]  <clk (rise)>  
    bit 234 	thePAT/fieldp_history_reg[0][3]  <clk (rise)>  
    bit 235 	thePAT/fieldp_history_reg[0][4]  <clk (rise)>  
    bit 236 	thePAT/fieldp_history_reg[1][0]  <clk (rise)>  
    bit 237 	thePAT/fieldp_history_reg[1][1]  <clk (rise)>  
    bit 238 	thePAT/fieldp_history_reg[1][2]  <clk (rise)>  
    bit 239 	thePAT/fieldp_history_reg[1][3]  <clk (rise)>  
    bit 240 	thePAT/fieldp_history_reg[1][4]  <clk (rise)>  
    bit 241 	thePAT/fieldp_history_reg[2][0]  <clk (rise)>  
    bit 242 	thePAT/fieldp_history_reg[2][1]  <clk (rise)>  
    bit 243 	thePAT/fieldp_history_reg[2][2]  <clk (rise)>  
    bit 244 	thePAT/fieldp_history_reg[2][3]  <clk (rise)>  
    bit 245 	thePAT/fieldp_history_reg[2][4]  <clk (rise)>  
    bit 246 	thePAT/fieldp_history_reg[3][0]  <clk (rise)>  
    bit 247 	thePAT/fieldp_history_reg[3][1]  <clk (rise)>  
    bit 248 	thePAT/fieldp_history_reg[3][2]  <clk (rise)>  
    bit 249 	thePAT/fieldp_history_reg[3][3]  <clk (rise)>  
    bit 250 	thePAT/fieldp_history_reg[3][4]  <clk (rise)>  
    bit 251 	thePAT/fieldp_reg[0]  <clk (rise)>  
    bit 252 	thePAT/fieldp_reg[1]  <clk (rise)>  
    bit 253 	thePAT/fieldp_reg[2]  <clk (rise)>  
    bit 254 	thePAT/fieldp_reg[3]  <clk (rise)>  
    bit 255 	thePAT/fieldp_reg[4]  <clk (rise)>  
    bit 256 	thePAT/fieldwp_reg[0]  <clk (rise)>  
    bit 257 	thePAT/fieldwp_reg[1]  <clk (rise)>  
    bit 258 	thePAT/fieldwp_reg[2]  <clk (rise)>  
    bit 259 	thePAT/fieldwp_reg[3]  <clk (rise)>  
    bit 260 	thePAT/fieldwp_reg[4]  <clk (rise)>  
    bit 261 	thePAT/immediate_all_regd_reg[0]  <clk (rise)>  
    bit 262 	thePAT/immediate_all_regd_reg[1]  <clk (rise)>  
    bit 263 	thePAT/immediate_all_regd_reg[2]  <clk (rise)>  
    bit 264 	thePAT/immediate_all_regd_reg[3]  <clk (rise)>  
    bit 265 	thePAT/immediate_bufp_regd_reg[0]  <clk (rise)>  
    bit 266 	thePAT/immediate_bufp_regd_reg[1]  <clk (rise)>  
    bit 267 	thePAT/immediate_bufp_regd_reg[2]  <clk (rise)>  
    bit 268 	thePAT/immediate_bufp_regd_reg[3]  <clk (rise)>  
    bit 269 	thePAT/immediate_i8_regd_reg[0]  <clk (rise)>  
    bit 270 	thePAT/immediate_i8_regd_reg[1]  <clk (rise)>  
    bit 271 	thePAT/immediate_i8_regd_reg[2]  <clk (rise)>  
    bit 272 	thePAT/immediate_i8_regd_reg[3]  <clk (rise)>  
    bit 273 	thePAT/immediate_i8_regd_reg[4]  <clk (rise)>  
    bit 274 	thePAT/immediate_i8_regd_reg[5]  <clk (rise)>  
    bit 275 	thePAT/immediate_i8_regd_reg[6]  <clk (rise)>  
    bit 276 	thePAT/immediate_i8_regd_reg[7]  <clk (rise)>  
    bit 277 	thePAT/immediate_pc_reg[0]  <clk (rise)>  
    bit 278 	thePAT/immediate_pc_reg[1]  <clk (rise)>  
    bit 279 	thePAT/immediate_pc_reg[2]  <clk (rise)>  
    bit 280 	thePAT/immediate_pc_reg[3]  <clk (rise)>  
    bit 281 	thePAT/immediate_pc_reg[4]  <clk (rise)>  
    bit 282 	thePAT/immediate_pc_reg[5]  <clk (rise)>  
    bit 283 	thePAT/immediate_pc_reg[6]  <clk (rise)>  
    bit 284 	thePAT/immediate_pc_reg[7]  <clk (rise)>  
    bit 285 	thePAT/instruction_1_reg[0]  <clk (rise)>  
    bit 286 	thePAT/instruction_1_reg[1]  <clk (rise)>  
    bit 287 	thePAT/instruction_1_reg[2]  <clk (rise)>  
    bit 288 	thePAT/instruction_1_reg[3]  <clk (rise)>  
    bit 289 	thePAT/instruction_1_reg[4]  <clk (rise)>  
    bit 290 	thePAT/instruction_1_reg[5]  <clk (rise)>  
    bit 291 	thePAT/instruction_1_reg[6]  <clk (rise)>  
    bit 292 	thePAT/instruction_1_reg[7]  <clk (rise)>  
    bit 293 	thePAT/instruction_1_reg[8]  <clk (rise)>  
    bit 294 	thePAT/instruction_1_reg[9]  <clk (rise)>  
    bit 295 	thePAT/instruction_1_reg[10]  <clk (rise)>  
    bit 296 	thePAT/instruction_1_reg[11]  <clk (rise)>  
    bit 297 	thePAT/instruction_1_reg[12]  <clk (rise)>  
    bit 298 	thePAT/instruction_1_reg[13]  <clk (rise)>  
    bit 299 	thePAT/instruction_1_reg[14]  <clk (rise)>  
    bit 300 	thePAT/instruction_1_reg[15]  <clk (rise)>  
    bit 301 	thePAT/instruction_1_reg[16]  <clk (rise)>  
    bit 302 	thePAT/instruction_1_reg[17]  <clk (rise)>  
    bit 303 	thePAT/instruction_1_reg[18]  <clk (rise)>  
    bit 304 	thePAT/instruction_1_reg[19]  <clk (rise)>  
    bit 305 	thePAT/instruction_3_reg[0]  <clk (rise)>  
    bit 306 	thePAT/instruction_3_reg[1]  <clk (rise)>  
    bit 307 	thePAT/instruction_3_reg[2]  <clk (rise)>  
    bit 308 	thePAT/instruction_3_reg[3]  <clk (rise)>  
    bit 309 	thePAT/instruction_3_reg[4]  <clk (rise)>  
    bit 310 	thePAT/instruction_3_reg[5]  <clk (rise)>  
    bit 311 	thePAT/instruction_3_reg[6]  <clk (rise)>  
    bit 312 	thePAT/instruction_3_reg[7]  <clk (rise)>  
    bit 313 	thePAT/instruction_4_reg[0]  <clk (rise)>  
    bit 314 	thePAT/instruction_4_reg[1]  <clk (rise)>  
    bit 315 	thePAT/instruction_4_reg[2]  <clk (rise)>  
    bit 316 	thePAT/jump_forward_reg  <clk (rise)>  
    bit 317 	thePAT/jump_return_reg  <clk (rise)>  
    bit 318 	thePAT/jumping_reg  <clk (rise)>  
    bit 319 	thePAT/low_high_buffer_reg  <clk (rise)>  
    bit 320 	thePAT/n_reg  <clk (rise)>  
    bit 321 	thePAT/op_add_addm_regd_2_reg  <clk (rise)>  
    bit 322 	thePAT/op_add_addm_regd_reg  <clk (rise)>  
    bit 323 	thePAT/op_and_regd_reg  <clk (rise)>  
    bit 324 	thePAT/op_call_regd_reg  <clk (rise)>  
    bit 325 	thePAT/op_ldm_regd_reg  <clk (rise)>  
    bit 326 	thePAT/op_mov_regd_reg  <clk (rise)>  
    bit 327 	thePAT/op_not_regd_reg  <clk (rise)>  
    bit 328 	thePAT/op_or_regd_reg  <clk (rise)>  
    bit 329 	thePAT/op_out_regd_reg  <clk (rise)>  
    bit 330 	thePAT/op_return_regd_reg  <clk (rise)>  
    bit 331 	thePAT/op_setb_regd_reg  <clk (rise)>  
    bit 332 	thePAT/op_shl_regd_reg  <clk (rise)>  
    bit 333 	thePAT/op_shlo_regd_reg  <clk (rise)>  
    bit 334 	thePAT/op_shr_regd_reg  <clk (rise)>  
    bit 335 	thePAT/op_sub_subm_regd_2_reg  <clk (rise)>  
    bit 336 	thePAT/op_sub_subm_regd_reg  <clk (rise)>  
    bit 337 	thePAT/outputs_reg[0]  <clk (rise)>  
    bit 338 	thePAT/outputs_reg[1]  <clk (rise)>  
    bit 339 	thePAT/outputs_reg[2]  <clk (rise)>  
    bit 340 	thePAT/outputs_reg[3]  <clk (rise)>  
    bit 341 	thePAT/outputs_reg[4]  <clk (rise)>  
    bit 342 	thePAT/outputs_reg[5]  <clk (rise)>  
    bit 343 	thePAT/outputs_reg[6]  <clk (rise)>  
    bit 344 	thePAT/outputs_reg[7]  <clk (rise)>  
    bit 345 	thePAT/source_field_regd_reg  <clk (rise)>  
    bit 346 	thePAT/source_imm_regd_reg  <clk (rise)>  
    bit 347 	thePAT/source_in_regd_reg  <clk (rise)>  
    bit 348 	thePAT/z_reg  <clk (rise)>  
------------------------

