
---------- Begin Simulation Statistics ----------
final_tick                               882296036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121929                       # Simulator instruction rate (inst/s)
host_mem_usage                                 736648                       # Number of bytes of host memory used
host_op_rate                                   224617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   820.15                       # Real time elapsed on the host
host_tick_rate                             1075771102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.882296                       # Number of seconds simulated
sim_ticks                                882296036000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.645921                       # CPI: cycles per instruction
system.cpu.discardedOps                          4208                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1537590362                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056670                       # IPC: instructions per cycle
system.cpu.numCycles                       1764592072                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       227001710                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10460961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20988171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10524567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21051906                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            855                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658056                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649942                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650238                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649091                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989230                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2677                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             179                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              157                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65334832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65334832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65334860                       # number of overall hits
system.cpu.dcache.overall_hits::total        65334860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21047388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047431                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1674222559498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1674222559498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1674222559498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1674222559498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382220                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79545.383945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79545.383945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79545.221433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79545.221433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10523933                       # number of writebacks
system.cpu.dcache.writebacks::total          10523933                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10521050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10521050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10521050                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10521050                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526381                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 826804847999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 826804847999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 826808339999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 826808339999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78546.294827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78546.294827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78546.305706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78546.305706                       # average overall mshr miss latency
system.cpu.dcache.replacements               10524333                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33277500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33277500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75976.027397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75976.027397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75559.466019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75559.466019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63291339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63291339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1674189281998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1674189281998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79545.458225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79545.458225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10521024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10521024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 826773717499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 826773717499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78546.411736                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78546.411736                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.605634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.605634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3492000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3492000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.605634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.605634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81209.302326                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81209.302326                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.287257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75861308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.287257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1073                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          854                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         183291099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        183291099                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45068645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2085914                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168978                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42860741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42860741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42860741                       # number of overall hits
system.cpu.icache.overall_hits::total        42860741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          957                       # number of overall misses
system.cpu.icache.overall_misses::total           957                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73900000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73900000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73900000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73900000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42861698                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42861698                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42861698                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42861698                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77220.480669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77220.480669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77220.480669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77220.480669                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          234                       # number of writebacks
system.cpu.icache.writebacks::total               234                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          957                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72943000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72943000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76220.480669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76220.480669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76220.480669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76220.480669                       # average overall mshr miss latency
system.cpu.icache.replacements                    234                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42860741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42860741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           957                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42861698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42861698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77220.480669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77220.480669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76220.480669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76220.480669                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           622.370286                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42861698                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44787.563218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   622.370286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.607783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.607783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          723                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          723                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.706055                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85724353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85724353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 882296036000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184220346                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   61                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data                  61                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.demand_misses::.cpu.inst                906                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526320                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527226                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               906                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526320                       # number of overall misses
system.l2.overall_misses::total              10527226                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 811018159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     811089103500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70944000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 811018159500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    811089103500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527338                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527338                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78304.635762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77046.694334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77046.802595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78304.635762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77046.694334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77046.802595                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10460415                       # number of writebacks
system.l2.writebacks::total                  10460415                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527220                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 705754717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 705816552500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 705754717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 705816552500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999989                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68326.519337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67046.703144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67046.813166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68326.519337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67046.703144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67046.813166                       # average overall mshr miss latency
system.l2.replacements                       10461806                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10523933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10523933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10523933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10523933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          230                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 810984650500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  810984650500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77046.504621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77046.504621                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 705725550500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 705725550500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67046.505571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67046.505571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78304.635762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78304.635762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68326.519337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68326.519337                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33509000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33509000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.896930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81929.095355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81929.095355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29166500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29166500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72194.306931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72194.306931                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65159.287397                       # Cycle average of tags in use
system.l2.tags.total_refs                    21051841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999730                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.709491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.568897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65152.009009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178942134                       # Number of tag accesses
system.l2.tags.data_accesses                178942134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5232022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000895956500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31398757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4920183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10460415                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527219                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10460415                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5228393                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10460415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.193694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.995970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.357577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       326994    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.019784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326962     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326996                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336871008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334733280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    381.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  882296017000                       # Total gap between requests
system.mem_ctrls.avgGap                      42038.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336842048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    167424000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32823.450200789528                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 381778942.957871377468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189759438.066884845495                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          905                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526314                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10460415                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24788000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 276639995000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21502168413000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27390.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26280.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2055575.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336842048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336871008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334733280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334733280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          905                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527219                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10460415                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10460415                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        32823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    381778943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        381811766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        32823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        32823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    379388852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       379388852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    379388852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        32823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    381778943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761200618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527219                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5232000                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       658427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       658021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       658122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       658073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       658168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       657870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       657771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       657708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       657716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       657885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       658030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       657910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       657933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       657568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       657909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       658108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327071                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327137                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             79279426750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52636095000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       276664783000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7530.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26280.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9729329                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4855772                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1174117                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   859.019481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   766.860567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   286.858204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15734      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        63774      5.43%      6.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        57338      4.88%     11.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        51241      4.36%     16.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        47242      4.02%     20.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33279      2.83%     22.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        67198      5.72%     28.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        30503      2.60%     31.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       807808     68.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1174117                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673742016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334848000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              763.623533                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              379.518876                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4192458060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2228340510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37586102400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13656329100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 69647316960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 206514067740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 164895094560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  498719709330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   565.252125                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 421861183250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29461640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 430973212750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4190744460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2227433505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37578241260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13654710900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 69647316960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 206549815290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 164864991360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  498713253735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.244808                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 421789652500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29461640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 431044743500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10460415                       # Transaction distribution
system.membus.trans_dist::CleanEvict              536                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525910                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525910                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31515390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31515390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671604288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671604288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527220                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         41932931000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34357074000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20984348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          234                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          456                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2148                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31577096                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31579244                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        38112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673610016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673648128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10461806                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334733280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20989145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20988233    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    912      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20989145                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 882296036000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15788036500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            957499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10526382995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
