[verilog]
include_paths = ["./02_pulsar"]

[option]
linter = true
