<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="char_fifo_synth_1" LaunchDir="C:/training/des_7/completed_old/memory_architecture/KC705/verilog/wave_gen.runs/char_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_core_synth_1" LaunchDir="C:/training/des_7/completed_old/memory_architecture/KC705/verilog/wave_gen.runs/clk_core_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/training/des_7/completed_old/memory_architecture/KC705/verilog/wave_gen.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="char_fifo_synth_1"/>
		<Parent Id="clk_core_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/training/des_7/completed_old/memory_architecture/KC705/verilog/wave_gen.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

