{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758823413633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758823413633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 01:03:33 2025 " "Processing started: Fri Sep 26 01:03:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758823413633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1758823413633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_gen_wave -c Top_gen_wave --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_gen_wave -c Top_gen_wave --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1758823413633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1758823413790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1758823413790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_gen_wave " "Found entity 1: Top_gen_wave" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/seven_seg_anode_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/seven_seg_anode_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_anode_common " "Found entity 1: seven_seg_anode_common" {  } { { "../../02_rtl/TOP_MODULE/seven_seg_anode_common.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/seven_seg_anode_common.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_phase " "Found entity 1: CTR_step_phase" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_amp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_amp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_amp " "Found entity 1: CTR_step_amp" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_amp.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_amp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_sevenseg " "Found entity 1: CTR_sevenseg" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_wave " "Found entity 1: CTR_adjust_phase_wave" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_noise " "Found entity 1: CTR_adjust_phase_noise" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_wave " "Found entity 1: CTR_adjust_amp_wave" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_noise " "Found entity 1: CTR_adjust_amp_noise" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/BTN_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/BTN_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_detect_edge " "Found entity 1: BTN_detect_edge" {  } { { "../../02_rtl/TOP_MODULE/BTN_detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/BTN_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758823418884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en_noise Top_gen_wave.sv(115) " "Verilog HDL Implicit Net warning at Top_gen_wave.sv(115): created implicit net for \"w_en_noise\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en_add_nose Top_gen_wave.sv(201) " "Verilog HDL Implicit Net warning at Top_gen_wave.sv(201): created implicit net for \"w_en_add_nose\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(43) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(43): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(44) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(44): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(45) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(45): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(46) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(46): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(47) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(47): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(48) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(48): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(49) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(49): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CTR_step_phase CTR_step_phase.sv(24) " "Verilog HDL Parameter Declaration warning at CTR_step_phase.sv(24): Parameter Declaration in module \"CTR_step_phase\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418885 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CTR_sevenseg CTR_sevenseg.sv(14) " "Verilog HDL Parameter Declaration warning at CTR_sevenseg.sv(14): Parameter Declaration in module \"CTR_sevenseg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418885 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CTR_sevenseg CTR_sevenseg.sv(15) " "Verilog HDL Parameter Declaration warning at CTR_sevenseg.sv(15): Parameter Declaration in module \"CTR_sevenseg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1758823418885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_gen_wave " "Elaborating entity \"Top_gen_wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1758823418912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_noise Top_gen_wave.sv(115) " "Verilog HDL or VHDL warning at Top_gen_wave.sv(115): object \"w_en_noise\" assigned a value but never read" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_add_nose Top_gen_wave.sv(201) " "Verilog HDL or VHDL warning at Top_gen_wave.sv(201): object \"w_en_add_nose\" assigned a value but never read" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_en_add_noise Top_gen_wave.sv(200) " "Verilog HDL warning at Top_gen_wave.sv(200): object w_en_add_noise used but never assigned" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 200 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sel_duty_cycle Top_gen_wave.sv(222) " "Verilog HDL warning at Top_gen_wave.sv(222): object w_sel_duty_cycle used but never assigned" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 222 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sel_duty_cycle 0 Top_gen_wave.sv(222) " "Net \"w_sel_duty_cycle\" at Top_gen_wave.sv(222) has no driver or initial value, using a default initial value '0'" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 222 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_en_add_noise 0 Top_gen_wave.sv(200) " "Net \"w_en_add_noise\" at Top_gen_wave.sv(200) has no driver or initial value, using a default initial value '0'" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 200 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ledr\[9..8\] Top_gen_wave.sv(29) " "Output port \"o_ledr\[9..8\]\" at Top_gen_wave.sv(29) has no driver" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758823418913 "|Top_gen_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_wave CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit " "Elaborating entity \"CTR_adjust_amp_wave\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_amp_wave_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418914 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_hex_2 CTR_adjust_amp_wave.sv(16) " "Output port \"o_hex_2\" at CTR_adjust_amp_wave.sv(16) has no driver" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758823418914 "|Top_gen_wave|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_detect_edge CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|BTN_detect_edge:BTN_DE_unit " "Elaborating entity \"BTN_detect_edge\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|BTN_detect_edge:BTN_DE_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "BTN_DE_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_amp CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|CTR_step_amp:CTR_step_amp_unit " "Elaborating entity \"CTR_step_amp\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|CTR_step_amp:CTR_step_amp_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "CTR_step_amp_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_wave CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit " "Elaborating entity \"CTR_adjust_phase_wave\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_phase_wave_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CTR_adjust_phase_wave.sv(62) " "Verilog HDL assignment warning at CTR_adjust_phase_wave.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758823418916 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_phase CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit " "Elaborating entity \"CTR_step_phase\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" "CTR_step_phase_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(47) " "Verilog HDL assignment warning at CTR_step_phase.sv(47): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758823418917 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(49) " "Verilog HDL assignment warning at CTR_step_phase.sv(49): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758823418917 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(51) " "Verilog HDL assignment warning at CTR_step_phase.sv(51): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758823418917 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(53) " "Verilog HDL assignment warning at CTR_step_phase.sv(53): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758823418918 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(54) " "Verilog HDL assignment warning at CTR_step_phase.sv(54): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758823418918 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_sevenseg CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT " "Elaborating entity \"CTR_sevenseg\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "SEG_UNIT" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_anode_common CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\|seven_seg_anode_common:HEX_1_unit " "Elaborating entity \"seven_seg_anode_common\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\|seven_seg_anode_common:HEX_1_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "HEX_1_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_noise CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit " "Elaborating entity \"CTR_adjust_amp_noise\" for hierarchy \"CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_amp_noise_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418927 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_hex_2 CTR_adjust_amp_noise.sv(16) " "Output port \"o_hex_2\" at CTR_adjust_amp_noise.sv(16) has no driver" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1758823418927 "|Top_gen_wave|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_noise CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit " "Elaborating entity \"CTR_adjust_phase_noise\" for hierarchy \"CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_phase_noise_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758823418930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CTR_adjust_phase_noise.sv(62) " "Verilog HDL assignment warning at CTR_adjust_phase_noise.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758823418930 "|Top_gen_wave|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_en_nosie " "Net \"w_en_nosie\" is missing source, defaulting to GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "w_en_nosie" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758823418950 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758823418950 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_en_nosie " "Net \"w_en_nosie\" is missing source, defaulting to GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "w_en_nosie" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758823418951 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758823418951 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_en_nosie " "Net \"w_en_nosie\" is missing source, defaulting to GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "w_en_nosie" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758823418951 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758823418951 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1758823418967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758823418978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 01:03:38 2025 " "Processing ended: Fri Sep 26 01:03:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758823418978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758823418978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758823418978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1758823418978 ""}
