
../repos/eddieantonio-ocreval-3ab279a/editopcost/editopcost:     file format elf32-littlearm


Disassembly of section .init:

00010794 <.init>:
   10794:	push	{r3, lr}
   10798:	bl	108f8 <abort@plt+0x48>
   1079c:	pop	{r3, pc}

Disassembly of section .plt:

000107a0 <calloc@plt-0x14>:
   107a0:	push	{lr}		; (str lr, [sp, #-4]!)
   107a4:	ldr	lr, [pc, #4]	; 107b0 <calloc@plt-0x4>
   107a8:	add	lr, pc, lr
   107ac:	ldr	pc, [lr, #8]!
   107b0:	andeq	r1, r1, r0, asr r8

000107b4 <calloc@plt>:
   107b4:	add	ip, pc, #0, 12
   107b8:	add	ip, ip, #69632	; 0x11000
   107bc:	ldr	pc, [ip, #2128]!	; 0x850

000107c0 <printf@plt>:
   107c0:	add	ip, pc, #0, 12
   107c4:	add	ip, ip, #69632	; 0x11000
   107c8:	ldr	pc, [ip, #2120]!	; 0x848

000107cc <fopen@plt>:
   107cc:	add	ip, pc, #0, 12
   107d0:	add	ip, ip, #69632	; 0x11000
   107d4:	ldr	pc, [ip, #2112]!	; 0x840

000107d8 <free@plt>:
   107d8:	add	ip, pc, #0, 12
   107dc:	add	ip, ip, #69632	; 0x11000
   107e0:	ldr	pc, [ip, #2104]!	; 0x838

000107e4 <fgets@plt>:
   107e4:	add	ip, pc, #0, 12
   107e8:	add	ip, ip, #69632	; 0x11000
   107ec:	ldr	pc, [ip, #2096]!	; 0x830

000107f0 <strdup@plt>:
   107f0:	add	ip, pc, #0, 12
   107f4:	add	ip, ip, #69632	; 0x11000
   107f8:	ldr	pc, [ip, #2088]!	; 0x828

000107fc <unlink@plt>:
   107fc:	add	ip, pc, #0, 12
   10800:	add	ip, ip, #69632	; 0x11000
   10804:	ldr	pc, [ip, #2080]!	; 0x820

00010808 <__xstat@plt>:
   10808:	add	ip, pc, #0, 12
   1080c:	add	ip, ip, #69632	; 0x11000
   10810:	ldr	pc, [ip, #2072]!	; 0x818

00010814 <fwrite@plt>:
   10814:	add	ip, pc, #0, 12
   10818:	add	ip, ip, #69632	; 0x11000
   1081c:	ldr	pc, [ip, #2064]!	; 0x810

00010820 <__libc_start_main@plt>:
   10820:	add	ip, pc, #0, 12
   10824:	add	ip, ip, #69632	; 0x11000
   10828:	ldr	pc, [ip, #2056]!	; 0x808

0001082c <__sysv_signal@plt>:
   1082c:	add	ip, pc, #0, 12
   10830:	add	ip, ip, #69632	; 0x11000
   10834:	ldr	pc, [ip, #2048]!	; 0x800

00010838 <__gmon_start__@plt>:
   10838:	add	ip, pc, #0, 12
   1083c:	add	ip, ip, #69632	; 0x11000
   10840:	ldr	pc, [ip, #2040]!	; 0x7f8

00010844 <getpid@plt>:
   10844:	add	ip, pc, #0, 12
   10848:	add	ip, ip, #69632	; 0x11000
   1084c:	ldr	pc, [ip, #2032]!	; 0x7f0

00010850 <exit@plt>:
   10850:	add	ip, pc, #0, 12
   10854:	add	ip, ip, #69632	; 0x11000
   10858:	ldr	pc, [ip, #2024]!	; 0x7e8

0001085c <bcmp@plt>:
   1085c:	add	ip, pc, #0, 12
   10860:	add	ip, ip, #69632	; 0x11000
   10864:	ldr	pc, [ip, #2016]!	; 0x7e0

00010868 <strlen@plt>:
   10868:	add	ip, pc, #0, 12
   1086c:	add	ip, ip, #69632	; 0x11000
   10870:	ldr	pc, [ip, #2008]!	; 0x7d8

00010874 <fprintf@plt>:
   10874:	add	ip, pc, #0, 12
   10878:	add	ip, ip, #69632	; 0x11000
   1087c:	ldr	pc, [ip, #2000]!	; 0x7d0

00010880 <__isoc99_sscanf@plt>:
   10880:	add	ip, pc, #0, 12
   10884:	add	ip, ip, #69632	; 0x11000
   10888:	ldr	pc, [ip, #1992]!	; 0x7c8

0001088c <fclose@plt>:
   1088c:	add	ip, pc, #0, 12
   10890:	add	ip, ip, #69632	; 0x11000
   10894:	ldr	pc, [ip, #1984]!	; 0x7c0

00010898 <sprintf@plt>:
   10898:	add	ip, pc, #0, 12
   1089c:	add	ip, ip, #69632	; 0x11000
   108a0:	ldr	pc, [ip, #1976]!	; 0x7b8

000108a4 <strncmp@plt>:
   108a4:	add	ip, pc, #0, 12
   108a8:	add	ip, ip, #69632	; 0x11000
   108ac:	ldr	pc, [ip, #1968]!	; 0x7b0

000108b0 <abort@plt>:
   108b0:	add	ip, pc, #0, 12
   108b4:	add	ip, ip, #69632	; 0x11000
   108b8:	ldr	pc, [ip, #1960]!	; 0x7a8

Disassembly of section .text:

000108bc <error@@Base-0xfa4>:
   108bc:	mov	fp, #0
   108c0:	mov	lr, #0
   108c4:	pop	{r1}		; (ldr r1, [sp], #4)
   108c8:	mov	r2, sp
   108cc:	push	{r2}		; (str r2, [sp, #-4]!)
   108d0:	push	{r0}		; (str r0, [sp, #-4]!)
   108d4:	ldr	ip, [pc, #16]	; 108ec <abort@plt+0x3c>
   108d8:	push	{ip}		; (str ip, [sp, #-4]!)
   108dc:	ldr	r0, [pc, #12]	; 108f0 <abort@plt+0x40>
   108e0:	ldr	r3, [pc, #12]	; 108f4 <abort@plt+0x44>
   108e4:	bl	10820 <__libc_start_main@plt>
   108e8:	bl	108b0 <abort@plt>
   108ec:	muleq	r1, r8, sl
   108f0:	muleq	r1, r4, ip
   108f4:	andeq	r1, r1, r8, lsr sl
   108f8:	ldr	r3, [pc, #20]	; 10914 <abort@plt+0x64>
   108fc:	ldr	r2, [pc, #20]	; 10918 <abort@plt+0x68>
   10900:	add	r3, pc, r3
   10904:	ldr	r2, [r3, r2]
   10908:	cmp	r2, #0
   1090c:	bxeq	lr
   10910:	b	10838 <__gmon_start__@plt>
   10914:	strdeq	r1, [r1], -r8
   10918:	andeq	r0, r0, r4, rrx
   1091c:	ldr	r0, [pc, #24]	; 1093c <abort@plt+0x8c>
   10920:	ldr	r3, [pc, #24]	; 10940 <abort@plt+0x90>
   10924:	cmp	r3, r0
   10928:	bxeq	lr
   1092c:	ldr	r3, [pc, #16]	; 10944 <abort@plt+0x94>
   10930:	cmp	r3, #0
   10934:	bxeq	lr
   10938:	bx	r3
   1093c:	andeq	r2, r2, r8, ror r0
   10940:	andeq	r2, r2, r8, ror r0
   10944:	andeq	r0, r0, r0
   10948:	ldr	r0, [pc, #36]	; 10974 <abort@plt+0xc4>
   1094c:	ldr	r1, [pc, #36]	; 10978 <abort@plt+0xc8>
   10950:	sub	r1, r1, r0
   10954:	asr	r1, r1, #2
   10958:	add	r1, r1, r1, lsr #31
   1095c:	asrs	r1, r1, #1
   10960:	bxeq	lr
   10964:	ldr	r3, [pc, #16]	; 1097c <abort@plt+0xcc>
   10968:	cmp	r3, #0
   1096c:	bxeq	lr
   10970:	bx	r3
   10974:	andeq	r2, r2, r8, ror r0
   10978:	andeq	r2, r2, r8, ror r0
   1097c:	andeq	r0, r0, r0
   10980:	push	{r4, lr}
   10984:	ldr	r4, [pc, #24]	; 109a4 <abort@plt+0xf4>
   10988:	ldrb	r3, [r4]
   1098c:	cmp	r3, #0
   10990:	popne	{r4, pc}
   10994:	bl	1091c <abort@plt+0x6c>
   10998:	mov	r3, #1
   1099c:	strb	r3, [r4]
   109a0:	pop	{r4, pc}
   109a4:	andeq	r2, r2, r8, lsl #1
   109a8:	b	10948 <abort@plt+0x98>
   109ac:	push	{r4, r5, r6, r7, fp, lr}
   109b0:	add	fp, sp, #16
   109b4:	movw	r0, #8436	; 0x20f4
   109b8:	movw	r1, #8852	; 0x2294
   109bc:	movt	r0, #2
   109c0:	movt	r1, #2
   109c4:	ldm	r0, {r2, lr}
   109c8:	ldm	r1, {r3, r4, r7}
   109cc:	add	r5, r1, #32
   109d0:	ldr	ip, [r0, #8]
   109d4:	sub	r4, r4, lr
   109d8:	vld1.32	{d24-d25}, [r5]
   109dc:	sub	r6, r3, r2
   109e0:	add	r3, r0, #16
   109e4:	add	r2, r1, #48	; 0x30
   109e8:	vld1.32	{d16-d17}, [r3]
   109ec:	add	r3, r0, #32
   109f0:	vld1.32	{d26-d27}, [r2]
   109f4:	sub	r7, r7, ip
   109f8:	vld1.32	{d18-d19}, [r3]
   109fc:	add	r3, r0, #48	; 0x30
   10a00:	vld1.32	{d20-d21}, [r3]
   10a04:	add	r3, r1, #16
   10a08:	vld1.32	{d22-d23}, [r3]
   10a0c:	str	r6, [r1]
   10a10:	stmib	r1, {r4, r7}
   10a14:	vsub.i32	q9, q12, q9
   10a18:	vsub.i32	q10, q13, q10
   10a1c:	vsub.i32	q8, q11, q8
   10a20:	vst1.32	{d16-d17}, [r3]
   10a24:	vst1.32	{d18-d19}, [r5]
   10a28:	vst1.32	{d20-d21}, [r2]
   10a2c:	add	r2, r1, #64	; 0x40
   10a30:	add	r3, r0, #64	; 0x40
   10a34:	vld1.32	{d16-d17}, [r3]
   10a38:	vld1.32	{d18-d19}, [r2]
   10a3c:	add	r3, r0, #80	; 0x50
   10a40:	vsub.i32	q8, q9, q8
   10a44:	vst1.32	{d16-d17}, [r2]
   10a48:	add	r2, r1, #80	; 0x50
   10a4c:	vld1.32	{d16-d17}, [r3]
   10a50:	add	r3, r0, #96	; 0x60
   10a54:	vld1.32	{d18-d19}, [r2]
   10a58:	vsub.i32	q8, q9, q8
   10a5c:	vst1.32	{d16-d17}, [r2]
   10a60:	add	r2, r1, #96	; 0x60
   10a64:	vld1.32	{d16-d17}, [r3]
   10a68:	add	r3, r0, #112	; 0x70
   10a6c:	vld1.32	{d18-d19}, [r2]
   10a70:	vsub.i32	q8, q9, q8
   10a74:	vst1.32	{d16-d17}, [r2]
   10a78:	add	r2, r1, #112	; 0x70
   10a7c:	vld1.32	{d16-d17}, [r3]
   10a80:	add	r3, r0, #128	; 0x80
   10a84:	vld1.32	{d18-d19}, [r2]
   10a88:	vsub.i32	q8, q9, q8
   10a8c:	vst1.32	{d16-d17}, [r2]
   10a90:	add	r2, r1, #128	; 0x80
   10a94:	vld1.32	{d16-d17}, [r3]
   10a98:	add	r3, r0, #144	; 0x90
   10a9c:	vld1.32	{d18-d19}, [r2]
   10aa0:	vsub.i32	q8, q9, q8
   10aa4:	vst1.32	{d16-d17}, [r2]
   10aa8:	add	r2, r1, #144	; 0x90
   10aac:	vld1.32	{d16-d17}, [r3]
   10ab0:	add	r3, r0, #160	; 0xa0
   10ab4:	vld1.32	{d18-d19}, [r2]
   10ab8:	vsub.i32	q8, q9, q8
   10abc:	vst1.32	{d16-d17}, [r2]
   10ac0:	add	r2, r1, #160	; 0xa0
   10ac4:	vld1.32	{d16-d17}, [r3]
   10ac8:	add	r3, r0, #176	; 0xb0
   10acc:	vld1.32	{d18-d19}, [r2]
   10ad0:	vsub.i32	q8, q9, q8
   10ad4:	vst1.32	{d16-d17}, [r2]
   10ad8:	add	r2, r1, #176	; 0xb0
   10adc:	vld1.32	{d16-d17}, [r3]
   10ae0:	add	r3, r0, #192	; 0xc0
   10ae4:	vld1.32	{d18-d19}, [r2]
   10ae8:	vsub.i32	q8, q9, q8
   10aec:	vst1.32	{d16-d17}, [r2]
   10af0:	add	r2, r1, #192	; 0xc0
   10af4:	vld1.32	{d16-d17}, [r3]
   10af8:	add	r3, r0, #208	; 0xd0
   10afc:	vld1.32	{d18-d19}, [r2]
   10b00:	vsub.i32	q8, q9, q8
   10b04:	vst1.32	{d16-d17}, [r2]
   10b08:	add	r2, r1, #208	; 0xd0
   10b0c:	vld1.32	{d16-d17}, [r3]
   10b10:	add	r3, r0, #224	; 0xe0
   10b14:	vld1.32	{d18-d19}, [r2]
   10b18:	vsub.i32	q8, q9, q8
   10b1c:	vst1.32	{d16-d17}, [r2]
   10b20:	add	r2, r1, #224	; 0xe0
   10b24:	vld1.32	{d16-d17}, [r3]
   10b28:	add	r3, r0, #240	; 0xf0
   10b2c:	vld1.32	{d18-d19}, [r2]
   10b30:	vsub.i32	q8, q9, q8
   10b34:	vst1.32	{d16-d17}, [r2]
   10b38:	add	r2, r1, #240	; 0xf0
   10b3c:	vld1.32	{d16-d17}, [r3]
   10b40:	add	r3, r0, #256	; 0x100
   10b44:	vld1.32	{d18-d19}, [r2]
   10b48:	vsub.i32	q8, q9, q8
   10b4c:	vst1.32	{d16-d17}, [r2]
   10b50:	add	r2, r1, #256	; 0x100
   10b54:	vld1.32	{d16-d17}, [r3]
   10b58:	add	r3, r0, #272	; 0x110
   10b5c:	vld1.32	{d18-d19}, [r2]
   10b60:	vsub.i32	q8, q9, q8
   10b64:	vst1.32	{d16-d17}, [r2]
   10b68:	add	r2, r1, #272	; 0x110
   10b6c:	vld1.32	{d16-d17}, [r3]
   10b70:	add	r3, r0, #288	; 0x120
   10b74:	vld1.32	{d18-d19}, [r2]
   10b78:	vsub.i32	q8, q9, q8
   10b7c:	vst1.32	{d16-d17}, [r2]
   10b80:	add	r2, r1, #288	; 0x120
   10b84:	vld1.32	{d16-d17}, [r3]
   10b88:	add	r3, r0, #304	; 0x130
   10b8c:	vld1.32	{d18-d19}, [r2]
   10b90:	vsub.i32	q8, q9, q8
   10b94:	vst1.32	{d16-d17}, [r2]
   10b98:	add	r2, r1, #304	; 0x130
   10b9c:	vld1.32	{d16-d17}, [r3]
   10ba0:	add	r3, r0, #320	; 0x140
   10ba4:	vld1.32	{d18-d19}, [r2]
   10ba8:	vsub.i32	q8, q9, q8
   10bac:	vst1.32	{d16-d17}, [r2]
   10bb0:	add	r2, r1, #320	; 0x140
   10bb4:	vld1.32	{d16-d17}, [r3]
   10bb8:	add	r3, r0, #336	; 0x150
   10bbc:	vld1.32	{d18-d19}, [r2]
   10bc0:	vsub.i32	q8, q9, q8
   10bc4:	vst1.32	{d16-d17}, [r2]
   10bc8:	add	r2, r1, #336	; 0x150
   10bcc:	vld1.32	{d16-d17}, [r3]
   10bd0:	add	r3, r0, #352	; 0x160
   10bd4:	vld1.32	{d18-d19}, [r2]
   10bd8:	vsub.i32	q8, q9, q8
   10bdc:	vst1.32	{d16-d17}, [r2]
   10be0:	add	r2, r1, #352	; 0x160
   10be4:	vld1.32	{d16-d17}, [r3]
   10be8:	add	r3, r0, #368	; 0x170
   10bec:	vld1.32	{d18-d19}, [r2]
   10bf0:	vsub.i32	q8, q9, q8
   10bf4:	vst1.32	{d16-d17}, [r2]
   10bf8:	add	r2, r1, #368	; 0x170
   10bfc:	vld1.32	{d16-d17}, [r3]
   10c00:	add	r3, r0, #384	; 0x180
   10c04:	add	r0, r0, #400	; 0x190
   10c08:	vld1.32	{d18-d19}, [r2]
   10c0c:	vsub.i32	q8, q9, q8
   10c10:	vst1.32	{d16-d17}, [r2]
   10c14:	add	r2, r1, #384	; 0x180
   10c18:	vld1.32	{d16-d17}, [r3]
   10c1c:	add	r1, r1, #400	; 0x190
   10c20:	vld1.32	{d18-d19}, [r2]
   10c24:	vsub.i32	q8, q9, q8
   10c28:	vst1.32	{d16-d17}, [r2]
   10c2c:	vld1.32	{d16-d17}, [r0]
   10c30:	vld1.32	{d18-d19}, [r1]
   10c34:	vsub.i32	q8, q9, q8
   10c38:	vst1.32	{d16-d17}, [r1]
   10c3c:	pop	{r4, r5, r6, r7, fp, pc}
   10c40:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   10c44:	add	fp, sp, #24
   10c48:	movw	r8, #8852	; 0x2294
   10c4c:	movw	r5, #6824	; 0x1aa8
   10c50:	mov	r4, #0
   10c54:	movt	r8, #2
   10c58:	movt	r5, #1
   10c5c:	ldr	r7, [r8]
   10c60:	ldr	r6, [r8, #8]
   10c64:	mla	r2, r4, r6, r7
   10c68:	mov	r0, r5
   10c6c:	mov	r1, r4
   10c70:	bl	107c0 <printf@plt>
   10c74:	add	r0, r8, r4, lsl #2
   10c78:	ldr	r0, [r0, #12]
   10c7c:	mla	r7, r0, r4, r7
   10c80:	add	r4, r4, #1
   10c84:	sub	r6, r6, r0
   10c88:	cmp	r4, #101	; 0x65
   10c8c:	bne	10c64 <abort@plt+0x3b4>
   10c90:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   10c94:	push	{fp, lr}
   10c98:	mov	fp, sp
   10c9c:	sub	sp, sp, #8
   10ca0:	movw	r2, #6836	; 0x1ab4
   10ca4:	str	r0, [sp, #4]
   10ca8:	add	r0, sp, #4
   10cac:	mov	r3, #0
   10cb0:	mov	r5, r1
   10cb4:	movt	r2, #1
   10cb8:	bl	11548 <abort@plt+0xc98>
   10cbc:	ldr	r0, [sp, #4]
   10cc0:	sub	r0, r0, #1
   10cc4:	cmp	r0, #2
   10cc8:	bcc	10cd8 <abort@plt+0x428>
   10ccc:	movw	r0, #6875	; 0x1adb
   10cd0:	movt	r0, #1
   10cd4:	bl	11860 <error@@Base>
   10cd8:	movw	r4, #8852	; 0x2294
   10cdc:	ldr	r1, [r5]
   10ce0:	movt	r4, #2
   10ce4:	mov	r0, r4
   10ce8:	bl	10f90 <abort@plt+0x6e0>
   10cec:	ldr	r0, [sp, #4]
   10cf0:	cmp	r0, #2
   10cf4:	bne	10f88 <abort@plt+0x6d8>
   10cf8:	ldr	r1, [r5, #4]
   10cfc:	movw	r5, #8436	; 0x20f4
   10d00:	movt	r5, #2
   10d04:	mov	r0, r5
   10d08:	bl	10f90 <abort@plt+0x6e0>
   10d0c:	ldr	r3, [r4]
   10d10:	ldm	r5, {r0, r1, ip}
   10d14:	ldmib	r4, {r2, lr}
   10d18:	add	r6, r4, #32
   10d1c:	vld1.32	{d24-d25}, [r6]
   10d20:	sub	r1, r2, r1
   10d24:	add	r2, r4, #48	; 0x30
   10d28:	sub	r7, r3, r0
   10d2c:	add	r3, r5, #16
   10d30:	vld1.32	{d26-d27}, [r2]
   10d34:	sub	r0, lr, ip
   10d38:	vld1.32	{d16-d17}, [r3]
   10d3c:	add	r3, r5, #32
   10d40:	vld1.32	{d18-d19}, [r3]
   10d44:	add	r3, r5, #48	; 0x30
   10d48:	vld1.32	{d20-d21}, [r3]
   10d4c:	add	r3, r4, #16
   10d50:	vld1.32	{d22-d23}, [r3]
   10d54:	str	r7, [r4]
   10d58:	str	r1, [r4, #4]
   10d5c:	str	r0, [r4, #8]
   10d60:	add	r0, r5, #64	; 0x40
   10d64:	add	r1, r4, #64	; 0x40
   10d68:	vsub.i32	q9, q12, q9
   10d6c:	vsub.i32	q10, q13, q10
   10d70:	vsub.i32	q8, q11, q8
   10d74:	vst1.32	{d16-d17}, [r3]
   10d78:	vst1.32	{d18-d19}, [r6]
   10d7c:	vst1.32	{d20-d21}, [r2]
   10d80:	vld1.32	{d18-d19}, [r0]
   10d84:	add	r0, r4, #80	; 0x50
   10d88:	vld1.32	{d16-d17}, [r1]
   10d8c:	vsub.i32	q8, q8, q9
   10d90:	vst1.32	{d16-d17}, [r1]
   10d94:	add	r1, r5, #80	; 0x50
   10d98:	vld1.32	{d16-d17}, [r1]
   10d9c:	vld1.32	{d18-d19}, [r0]
   10da0:	add	r1, r5, #96	; 0x60
   10da4:	vsub.i32	q8, q9, q8
   10da8:	vst1.32	{d16-d17}, [r0]
   10dac:	add	r0, r4, #96	; 0x60
   10db0:	vld1.32	{d16-d17}, [r1]
   10db4:	add	r1, r5, #112	; 0x70
   10db8:	vld1.32	{d18-d19}, [r0]
   10dbc:	vsub.i32	q8, q9, q8
   10dc0:	vst1.32	{d16-d17}, [r0]
   10dc4:	add	r0, r4, #112	; 0x70
   10dc8:	vld1.32	{d16-d17}, [r1]
   10dcc:	add	r1, r5, #128	; 0x80
   10dd0:	vld1.32	{d18-d19}, [r0]
   10dd4:	vsub.i32	q8, q9, q8
   10dd8:	vst1.32	{d16-d17}, [r0]
   10ddc:	add	r0, r4, #128	; 0x80
   10de0:	vld1.32	{d16-d17}, [r1]
   10de4:	add	r1, r5, #144	; 0x90
   10de8:	vld1.32	{d18-d19}, [r0]
   10dec:	vsub.i32	q8, q9, q8
   10df0:	vst1.32	{d16-d17}, [r0]
   10df4:	add	r0, r4, #144	; 0x90
   10df8:	vld1.32	{d16-d17}, [r1]
   10dfc:	add	r1, r5, #160	; 0xa0
   10e00:	vld1.32	{d18-d19}, [r0]
   10e04:	vsub.i32	q8, q9, q8
   10e08:	vst1.32	{d16-d17}, [r0]
   10e0c:	add	r0, r4, #160	; 0xa0
   10e10:	vld1.32	{d16-d17}, [r1]
   10e14:	add	r1, r5, #176	; 0xb0
   10e18:	vld1.32	{d18-d19}, [r0]
   10e1c:	vsub.i32	q8, q9, q8
   10e20:	vst1.32	{d16-d17}, [r0]
   10e24:	add	r0, r4, #176	; 0xb0
   10e28:	vld1.32	{d16-d17}, [r1]
   10e2c:	add	r1, r5, #192	; 0xc0
   10e30:	vld1.32	{d18-d19}, [r0]
   10e34:	vsub.i32	q8, q9, q8
   10e38:	vst1.32	{d16-d17}, [r0]
   10e3c:	add	r0, r4, #192	; 0xc0
   10e40:	vld1.32	{d16-d17}, [r1]
   10e44:	add	r1, r5, #208	; 0xd0
   10e48:	vld1.32	{d18-d19}, [r0]
   10e4c:	vsub.i32	q8, q9, q8
   10e50:	vst1.32	{d16-d17}, [r0]
   10e54:	add	r0, r4, #208	; 0xd0
   10e58:	vld1.32	{d16-d17}, [r1]
   10e5c:	add	r1, r5, #224	; 0xe0
   10e60:	vld1.32	{d18-d19}, [r0]
   10e64:	vsub.i32	q8, q9, q8
   10e68:	vst1.32	{d16-d17}, [r0]
   10e6c:	add	r0, r4, #224	; 0xe0
   10e70:	vld1.32	{d16-d17}, [r1]
   10e74:	add	r1, r5, #240	; 0xf0
   10e78:	vld1.32	{d18-d19}, [r0]
   10e7c:	vsub.i32	q8, q9, q8
   10e80:	vst1.32	{d16-d17}, [r0]
   10e84:	add	r0, r4, #240	; 0xf0
   10e88:	vld1.32	{d16-d17}, [r1]
   10e8c:	add	r1, r5, #256	; 0x100
   10e90:	vld1.32	{d18-d19}, [r0]
   10e94:	vsub.i32	q8, q9, q8
   10e98:	vst1.32	{d16-d17}, [r0]
   10e9c:	add	r0, r4, #256	; 0x100
   10ea0:	vld1.32	{d16-d17}, [r1]
   10ea4:	add	r1, r5, #272	; 0x110
   10ea8:	vld1.32	{d18-d19}, [r0]
   10eac:	vsub.i32	q8, q9, q8
   10eb0:	vst1.32	{d16-d17}, [r0]
   10eb4:	add	r0, r4, #272	; 0x110
   10eb8:	vld1.32	{d16-d17}, [r1]
   10ebc:	add	r1, r5, #288	; 0x120
   10ec0:	vld1.32	{d18-d19}, [r0]
   10ec4:	vsub.i32	q8, q9, q8
   10ec8:	vst1.32	{d16-d17}, [r0]
   10ecc:	add	r0, r4, #288	; 0x120
   10ed0:	vld1.32	{d16-d17}, [r1]
   10ed4:	add	r1, r5, #304	; 0x130
   10ed8:	vld1.32	{d18-d19}, [r0]
   10edc:	vsub.i32	q8, q9, q8
   10ee0:	vst1.32	{d16-d17}, [r0]
   10ee4:	add	r0, r4, #304	; 0x130
   10ee8:	vld1.32	{d16-d17}, [r1]
   10eec:	add	r1, r5, #320	; 0x140
   10ef0:	vld1.32	{d18-d19}, [r0]
   10ef4:	vsub.i32	q8, q9, q8
   10ef8:	vst1.32	{d16-d17}, [r0]
   10efc:	add	r0, r4, #320	; 0x140
   10f00:	vld1.32	{d16-d17}, [r1]
   10f04:	add	r1, r5, #336	; 0x150
   10f08:	vld1.32	{d18-d19}, [r0]
   10f0c:	vsub.i32	q8, q9, q8
   10f10:	vst1.32	{d16-d17}, [r0]
   10f14:	add	r0, r4, #336	; 0x150
   10f18:	vld1.32	{d16-d17}, [r1]
   10f1c:	add	r1, r5, #352	; 0x160
   10f20:	vld1.32	{d18-d19}, [r0]
   10f24:	vsub.i32	q8, q9, q8
   10f28:	vst1.32	{d16-d17}, [r0]
   10f2c:	add	r0, r4, #352	; 0x160
   10f30:	vld1.32	{d16-d17}, [r1]
   10f34:	add	r1, r5, #368	; 0x170
   10f38:	vld1.32	{d18-d19}, [r0]
   10f3c:	vsub.i32	q8, q9, q8
   10f40:	vst1.32	{d16-d17}, [r0]
   10f44:	add	r0, r4, #368	; 0x170
   10f48:	vld1.32	{d16-d17}, [r1]
   10f4c:	add	r1, r5, #384	; 0x180
   10f50:	vld1.32	{d18-d19}, [r0]
   10f54:	vsub.i32	q8, q9, q8
   10f58:	vst1.32	{d16-d17}, [r0]
   10f5c:	add	r0, r4, #384	; 0x180
   10f60:	vld1.32	{d16-d17}, [r1]
   10f64:	add	r1, r5, #400	; 0x190
   10f68:	vld1.32	{d18-d19}, [r0]
   10f6c:	vsub.i32	q8, q9, q8
   10f70:	vst1.32	{d16-d17}, [r0]
   10f74:	add	r0, r4, #400	; 0x190
   10f78:	vld1.32	{d16-d17}, [r1]
   10f7c:	vld1.32	{d18-d19}, [r0]
   10f80:	vsub.i32	q8, q9, q8
   10f84:	vst1.32	{d16-d17}, [r0]
   10f88:	bl	10c40 <abort@plt+0x390>
   10f8c:	bl	11820 <abort@plt+0xf70>
   10f90:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   10f94:	add	fp, sp, #24
   10f98:	sub	sp, sp, #16
   10f9c:	mov	r6, r1
   10fa0:	movw	r1, #6899	; 0x1af3
   10fa4:	mov	r4, r0
   10fa8:	movt	r1, #1
   10fac:	mov	r0, r6
   10fb0:	bl	113cc <abort@plt+0xb1c>
   10fb4:	mov	r5, r0
   10fb8:	movw	r0, #8329	; 0x2089
   10fbc:	mov	r1, #99	; 0x63
   10fc0:	movt	r0, #2
   10fc4:	mov	r2, r5
   10fc8:	bl	107e4 <fgets@plt>
   10fcc:	cmp	r0, #0
   10fd0:	beq	11200 <abort@plt+0x950>
   10fd4:	movw	r0, #8329	; 0x2089
   10fd8:	movw	r1, #6901	; 0x1af5
   10fdc:	mov	r2, #42	; 0x2a
   10fe0:	movt	r0, #2
   10fe4:	movt	r1, #1
   10fe8:	bl	1085c <bcmp@plt>
   10fec:	cmp	r0, #0
   10ff0:	bne	11200 <abort@plt+0x950>
   10ff4:	movw	r0, #8329	; 0x2089
   10ff8:	mov	r1, #99	; 0x63
   10ffc:	mov	r2, r5
   11000:	movt	r0, #2
   11004:	bl	107e4 <fgets@plt>
   11008:	cmp	r0, #0
   1100c:	beq	11200 <abort@plt+0x950>
   11010:	movw	r0, #8329	; 0x2089
   11014:	movw	r1, #6946	; 0x1b22
   11018:	mov	r2, #45	; 0x2d
   1101c:	movt	r0, #2
   11020:	movt	r1, #1
   11024:	bl	1085c <bcmp@plt>
   11028:	cmp	r0, #0
   1102c:	bne	11200 <abort@plt+0x950>
   11030:	movw	r0, #8329	; 0x2089
   11034:	mov	r1, #99	; 0x63
   11038:	mov	r2, r5
   1103c:	movt	r0, #2
   11040:	bl	107e4 <fgets@plt>
   11044:	cmp	r0, #0
   11048:	beq	11200 <abort@plt+0x950>
   1104c:	movw	r0, #8329	; 0x2089
   11050:	movw	r1, #7079	; 0x1ba7
   11054:	add	r2, sp, #8
   11058:	movt	r0, #2
   1105c:	movt	r1, #1
   11060:	bl	10880 <__isoc99_sscanf@plt>
   11064:	cmp	r0, #1
   11068:	bne	11200 <abort@plt+0x950>
   1106c:	ldr	r0, [r4]
   11070:	ldr	r1, [sp, #8]
   11074:	mov	r2, r5
   11078:	add	r0, r0, r1
   1107c:	mov	r1, #99	; 0x63
   11080:	str	r0, [r4]
   11084:	movw	r0, #8329	; 0x2089
   11088:	movt	r0, #2
   1108c:	bl	107e4 <fgets@plt>
   11090:	cmp	r0, #0
   11094:	beq	11200 <abort@plt+0x950>
   11098:	movw	r0, #8329	; 0x2089
   1109c:	movw	r1, #7079	; 0x1ba7
   110a0:	add	r2, sp, #8
   110a4:	movt	r0, #2
   110a8:	movt	r1, #1
   110ac:	bl	10880 <__isoc99_sscanf@plt>
   110b0:	cmp	r0, #1
   110b4:	bne	11200 <abort@plt+0x950>
   110b8:	ldr	r0, [r4, #4]
   110bc:	ldr	r1, [sp, #8]
   110c0:	mov	r2, r5
   110c4:	add	r0, r0, r1
   110c8:	mov	r1, #99	; 0x63
   110cc:	str	r0, [r4, #4]
   110d0:	movw	r0, #8329	; 0x2089
   110d4:	movt	r0, #2
   110d8:	bl	107e4 <fgets@plt>
   110dc:	cmp	r0, #0
   110e0:	beq	11200 <abort@plt+0x950>
   110e4:	movw	r0, #8329	; 0x2089
   110e8:	movw	r1, #7079	; 0x1ba7
   110ec:	add	r2, sp, #12
   110f0:	movt	r0, #2
   110f4:	movt	r1, #1
   110f8:	bl	10880 <__isoc99_sscanf@plt>
   110fc:	cmp	r0, #1
   11100:	bne	11200 <abort@plt+0x950>
   11104:	ldr	r1, [sp, #12]
   11108:	ldr	r0, [r4, #8]
   1110c:	add	r0, r0, r1
   11110:	cmp	r1, #1
   11114:	str	r0, [r4, #8]
   11118:	blt	111f0 <abort@plt+0x940>
   1111c:	movw	r0, #8329	; 0x2089
   11120:	mov	r1, #99	; 0x63
   11124:	mov	r2, r5
   11128:	movt	r0, #2
   1112c:	bl	107e4 <fgets@plt>
   11130:	cmp	r0, #0
   11134:	beq	111f0 <abort@plt+0x940>
   11138:	movw	r0, #8329	; 0x2089
   1113c:	mov	r1, #99	; 0x63
   11140:	mov	r2, r5
   11144:	movt	r0, #2
   11148:	bl	107e4 <fgets@plt>
   1114c:	cmp	r0, #0
   11150:	beq	111f0 <abort@plt+0x940>
   11154:	movw	r0, #8329	; 0x2089
   11158:	mov	r1, #99	; 0x63
   1115c:	mov	r2, r5
   11160:	movt	r0, #2
   11164:	bl	107e4 <fgets@plt>
   11168:	cmp	r0, #0
   1116c:	beq	111f0 <abort@plt+0x940>
   11170:	movw	r0, #8329	; 0x2089
   11174:	mov	r1, #99	; 0x63
   11178:	mov	r2, r5
   1117c:	movt	r0, #2
   11180:	bl	107e4 <fgets@plt>
   11184:	cmp	r0, #0
   11188:	beq	111f0 <abort@plt+0x940>
   1118c:	movw	r6, #8329	; 0x2089
   11190:	movw	r8, #7075	; 0x1ba3
   11194:	add	r9, sp, #8
   11198:	add	r7, sp, #4
   1119c:	movt	r6, #2
   111a0:	movt	r8, #1
   111a4:	mov	r0, r6
   111a8:	mov	r1, r8
   111ac:	mov	r2, r9
   111b0:	mov	r3, r7
   111b4:	bl	10880 <__isoc99_sscanf@plt>
   111b8:	cmp	r0, #2
   111bc:	bne	111f0 <abort@plt+0x940>
   111c0:	ldr	r0, [sp, #4]
   111c4:	ldr	r2, [sp, #8]
   111c8:	add	r0, r4, r0, lsl #2
   111cc:	ldr	r1, [r0, #12]
   111d0:	add	r1, r1, r2
   111d4:	mov	r2, r5
   111d8:	str	r1, [r0, #12]
   111dc:	mov	r0, r6
   111e0:	mov	r1, #99	; 0x63
   111e4:	bl	107e4 <fgets@plt>
   111e8:	cmp	r0, #0
   111ec:	bne	111a4 <abort@plt+0x8f4>
   111f0:	mov	r0, r5
   111f4:	bl	11444 <abort@plt+0xb94>
   111f8:	sub	sp, fp, #24
   111fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11200:	movw	r0, #6991	; 0x1b4f
   11204:	movw	r1, #7009	; 0x1b61
   11208:	cmp	r6, #0
   1120c:	movt	r0, #1
   11210:	movt	r1, #1
   11214:	movne	r1, r6
   11218:	bl	118a0 <error@@Base+0x40>
   1121c:	push	{r4, r5, r6, r7, fp, lr}
   11220:	add	fp, sp, #16
   11224:	mov	r2, r1
   11228:	movw	r1, #7015	; 0x1b67
   1122c:	mov	r4, r0
   11230:	movt	r1, #1
   11234:	mov	r0, r2
   11238:	bl	113cc <abort@plt+0xb1c>
   1123c:	movw	r1, #7017	; 0x1b69
   11240:	movw	r2, #6901	; 0x1af5
   11244:	movw	r3, #6946	; 0x1b22
   11248:	mov	r5, r0
   1124c:	movt	r1, #1
   11250:	movt	r2, #1
   11254:	movt	r3, #1
   11258:	bl	10874 <fprintf@plt>
   1125c:	movw	r6, #7083	; 0x1bab
   11260:	ldr	r2, [r4]
   11264:	movw	r3, #7022	; 0x1b6e
   11268:	mov	r0, r5
   1126c:	movt	r6, #1
   11270:	movt	r3, #1
   11274:	mov	r1, r6
   11278:	bl	10874 <fprintf@plt>
   1127c:	ldr	r2, [r4, #4]
   11280:	movw	r3, #7033	; 0x1b79
   11284:	mov	r0, r5
   11288:	mov	r1, r6
   1128c:	movt	r3, #1
   11290:	bl	10874 <fprintf@plt>
   11294:	ldr	r2, [r4, #8]
   11298:	movw	r3, #7043	; 0x1b83
   1129c:	mov	r0, r5
   112a0:	mov	r1, r6
   112a4:	movt	r3, #1
   112a8:	bl	10874 <fprintf@plt>
   112ac:	ldr	r0, [r4, #8]
   112b0:	cmp	r0, #1
   112b4:	blt	1131c <abort@plt+0xa6c>
   112b8:	movw	r0, #7049	; 0x1b89
   112bc:	mov	r1, #25
   112c0:	mov	r2, #1
   112c4:	mov	r3, r5
   112c8:	movt	r0, #1
   112cc:	bl	10814 <fwrite@plt>
   112d0:	movw	r6, #7094	; 0x1bb6
   112d4:	mov	r7, #4
   112d8:	movt	r6, #1
   112dc:	ldr	r2, [r4, r7, lsl #2]
   112e0:	cmp	r2, #1
   112e4:	bge	11300 <abort@plt+0xa50>
   112e8:	add	r7, r7, #1
   112ec:	cmp	r7, #104	; 0x68
   112f0:	beq	1131c <abort@plt+0xa6c>
   112f4:	ldr	r2, [r4, r7, lsl #2]
   112f8:	cmp	r2, #1
   112fc:	blt	112e8 <abort@plt+0xa38>
   11300:	sub	r3, r7, #3
   11304:	mov	r0, r5
   11308:	mov	r1, r6
   1130c:	bl	10874 <fprintf@plt>
   11310:	add	r7, r7, #1
   11314:	cmp	r7, #104	; 0x68
   11318:	bne	112f4 <abort@plt+0xa44>
   1131c:	mov	r0, r5
   11320:	pop	{r4, r5, r6, r7, fp, lr}
   11324:	b	11444 <abort@plt+0xb94>
   11328:	push	{fp, lr}
   1132c:	mov	fp, sp
   11330:	bl	107b4 <calloc@plt>
   11334:	cmp	r0, #0
   11338:	popne	{fp, pc}
   1133c:	movw	r0, #7105	; 0x1bc1
   11340:	movt	r0, #1
   11344:	bl	11860 <error@@Base>
   11348:	push	{r4, r5, r6, sl, fp, lr}
   1134c:	add	fp, sp, #16
   11350:	ldrb	r3, [r0]
   11354:	ldrb	ip, [r1]
   11358:	mov	r2, r0
   1135c:	mov	r0, #0
   11360:	cmp	r3, #0
   11364:	beq	113a4 <abort@plt+0xaf4>
   11368:	add	r6, r2, #1
   1136c:	add	lr, r1, #1
   11370:	mov	r2, #0
   11374:	uxtb	r4, ip
   11378:	uxtb	r5, r3
   1137c:	cmp	r5, r4
   11380:	bne	113b4 <abort@plt+0xb04>
   11384:	ldrb	r3, [r6, r2]
   11388:	ldrb	ip, [lr, r2]
   1138c:	add	r2, r2, #1
   11390:	cmp	r3, #0
   11394:	bne	11374 <abort@plt+0xac4>
   11398:	cmp	ip, #0
   1139c:	bne	113b0 <abort@plt+0xb00>
   113a0:	pop	{r4, r5, r6, sl, fp, pc}
   113a4:	mov	r2, #0
   113a8:	cmp	ip, #0
   113ac:	beq	113a0 <abort@plt+0xaf0>
   113b0:	mov	r3, #0
   113b4:	ldrb	r1, [r1, r2]
   113b8:	uxtb	r2, r3
   113bc:	mov	r0, #1
   113c0:	cmp	r2, r1
   113c4:	mvncc	r0, #0
   113c8:	pop	{r4, r5, r6, sl, fp, pc}
   113cc:	push	{r4, r5, fp, lr}
   113d0:	add	fp, sp, #8
   113d4:	mov	r5, r1
   113d8:	cmp	r0, #0
   113dc:	beq	11410 <abort@plt+0xb60>
   113e0:	mov	r1, r5
   113e4:	mov	r4, r0
   113e8:	bl	107cc <fopen@plt>
   113ec:	cmp	r0, #0
   113f0:	popne	{r4, r5, fp, pc}
   113f4:	ldrb	r0, [r5]
   113f8:	cmp	r0, #119	; 0x77
   113fc:	bne	11434 <abort@plt+0xb84>
   11400:	movw	r0, #7131	; 0x1bdb
   11404:	mov	r1, r4
   11408:	movt	r0, #1
   1140c:	bl	118a0 <error@@Base+0x40>
   11410:	ldrb	r0, [r5]
   11414:	movw	r1, #8320	; 0x2080
   11418:	movw	r2, #8324	; 0x2084
   1141c:	movt	r1, #2
   11420:	movt	r2, #2
   11424:	cmp	r0, #114	; 0x72
   11428:	moveq	r2, r1
   1142c:	ldr	r0, [r2]
   11430:	pop	{r4, r5, fp, pc}
   11434:	movw	r0, #7153	; 0x1bf1
   11438:	mov	r1, r4
   1143c:	movt	r0, #1
   11440:	bl	118a0 <error@@Base+0x40>
   11444:	movw	r1, #8320	; 0x2080
   11448:	movt	r1, #2
   1144c:	ldr	r1, [r1]
   11450:	cmp	r1, r0
   11454:	bxeq	lr
   11458:	movw	r1, #8324	; 0x2084
   1145c:	movt	r1, #2
   11460:	ldr	r1, [r1]
   11464:	cmp	r1, r0
   11468:	beq	11470 <abort@plt+0xbc0>
   1146c:	b	1088c <fclose@plt>
   11470:	bx	lr
   11474:	push	{fp, lr}
   11478:	mov	fp, sp
   1147c:	sub	sp, sp, #88	; 0x58
   11480:	mov	r1, r0
   11484:	mov	r2, sp
   11488:	mov	r0, #3
   1148c:	bl	10808 <__xstat@plt>
   11490:	clz	r0, r0
   11494:	lsr	r0, r0, #5
   11498:	mov	sp, fp
   1149c:	pop	{fp, pc}
   114a0:	push	{r4, r5, fp, lr}
   114a4:	add	fp, sp, #8
   114a8:	sub	sp, sp, #104	; 0x68
   114ac:	movw	r0, #8430	; 0x20ee
   114b0:	movt	r0, #2
   114b4:	ldrh	r1, [r0]
   114b8:	add	r5, r1, #1
   114bc:	strh	r5, [r0]
   114c0:	movw	r0, #9272	; 0x2438
   114c4:	movt	r0, #2
   114c8:	ldr	r4, [r0]
   114cc:	bl	10844 <getpid@plt>
   114d0:	movw	r1, #7194	; 0x1c1a
   114d4:	mov	r3, r0
   114d8:	sxth	r0, r5
   114dc:	add	r5, sp, #4
   114e0:	mov	r2, r4
   114e4:	movt	r1, #1
   114e8:	str	r0, [sp]
   114ec:	mov	r0, r5
   114f0:	bl	10898 <sprintf@plt>
   114f4:	mov	r0, r5
   114f8:	bl	107f0 <strdup@plt>
   114fc:	mov	r4, r0
   11500:	bl	107fc <unlink@plt>
   11504:	mov	r0, r4
   11508:	sub	sp, fp, #8
   1150c:	pop	{r4, r5, fp, pc}
   11510:	push	{r4, sl, fp, lr}
   11514:	add	fp, sp, #8
   11518:	mov	r4, r0
   1151c:	bl	10868 <strlen@plt>
   11520:	sub	r0, r0, #1
   11524:	sxth	r0, r0
   11528:	cmp	r0, #0
   1152c:	bmi	1153c <abort@plt+0xc8c>
   11530:	ldrb	r1, [r4, r0]
   11534:	cmp	r1, #47	; 0x2f
   11538:	bne	11520 <abort@plt+0xc70>
   1153c:	add	r0, r0, r4
   11540:	add	r0, r0, #1
   11544:	pop	{r4, sl, fp, pc}
   11548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1154c:	add	fp, sp, #28
   11550:	sub	sp, sp, #12
   11554:	ldr	r4, [r1]
   11558:	str	r0, [sp, #8]
   1155c:	mov	r7, r3
   11560:	str	r2, [sp]
   11564:	str	r1, [sp, #4]
   11568:	mov	r0, r4
   1156c:	bl	10868 <strlen@plt>
   11570:	sub	r0, r0, #1
   11574:	sxth	r0, r0
   11578:	cmp	r0, #0
   1157c:	bmi	1158c <abort@plt+0xcdc>
   11580:	ldrb	r1, [r4, r0]
   11584:	cmp	r1, #47	; 0x2f
   11588:	bne	11570 <abort@plt+0xcc0>
   1158c:	add	r0, r0, r4
   11590:	movw	r1, #9272	; 0x2438
   11594:	movw	r4, #6440	; 0x1928
   11598:	movt	r1, #2
   1159c:	movt	r4, #1
   115a0:	add	r0, r0, #1
   115a4:	str	r0, [r1]
   115a8:	mov	r0, #2
   115ac:	mov	r1, r4
   115b0:	bl	1082c <__sysv_signal@plt>
   115b4:	mov	r0, #15
   115b8:	mov	r1, r4
   115bc:	bl	1082c <__sysv_signal@plt>
   115c0:	ldr	r0, [sp, #8]
   115c4:	ldr	r6, [r0]
   115c8:	cmp	r6, #1
   115cc:	bne	115e4 <abort@plt+0xd34>
   115d0:	movw	r0, #8304	; 0x2070
   115d4:	movt	r0, #2
   115d8:	ldrb	r0, [r0]
   115dc:	cmp	r0, #0
   115e0:	bne	117e4 <abort@plt+0xf34>
   115e4:	ldr	ip, [sp, #4]
   115e8:	mov	r8, #0
   115ec:	cmp	r6, #2
   115f0:	blt	117ec <abort@plt+0xf3c>
   115f4:	cmp	r7, #0
   115f8:	beq	1176c <abort@plt+0xebc>
   115fc:	mov	r8, #0
   11600:	mov	r5, #1
   11604:	mov	r9, #1
   11608:	ldr	r4, [ip, r5, lsl #2]
   1160c:	ldrb	r0, [r4]
   11610:	cmp	r0, #45	; 0x2d
   11614:	beq	11644 <abort@plt+0xd94>
   11618:	sxth	r0, r8
   1161c:	add	r8, r8, #1
   11620:	str	r4, [ip, r0, lsl #2]
   11624:	add	r9, r9, #1
   11628:	sxth	r5, r9
   1162c:	cmp	r6, r5
   11630:	ble	117ec <abort@plt+0xf3c>
   11634:	ldr	r4, [ip, r5, lsl #2]
   11638:	ldrb	r0, [r4]
   1163c:	cmp	r0, #45	; 0x2d
   11640:	bne	11618 <abort@plt+0xd68>
   11644:	ldrb	sl, [r4, #1]
   11648:	cmp	sl, #0
   1164c:	beq	11618 <abort@plt+0xd68>
   11650:	mov	r0, r4
   11654:	bl	10868 <strlen@plt>
   11658:	mov	r2, r0
   1165c:	movw	r0, #7223	; 0x1c37
   11660:	mov	r1, r4
   11664:	movt	r0, #1
   11668:	bl	108a4 <strncmp@plt>
   1166c:	cmp	r0, #0
   11670:	beq	117e4 <abort@plt+0xf34>
   11674:	ldr	ip, [sp, #4]
   11678:	add	r1, r5, #1
   1167c:	ldrb	r2, [r7]
   11680:	mov	r0, #0
   11684:	cmp	r1, r6
   11688:	ldrlt	r0, [ip, r1, lsl #2]
   1168c:	cmp	r2, #0
   11690:	beq	11800 <abort@plt+0xf50>
   11694:	mov	r1, #0
   11698:	cmp	sl, r2
   1169c:	beq	116c4 <abort@plt+0xe14>
   116a0:	mov	r2, #1
   116a4:	sxth	r1, r2
   116a8:	add	r3, r1, r1, lsl #1
   116ac:	ldrb	r3, [r7, r3, lsl #2]
   116b0:	cmp	r3, #0
   116b4:	beq	11800 <abort@plt+0xf50>
   116b8:	add	r2, r2, #1
   116bc:	cmp	sl, r3
   116c0:	bne	116a4 <abort@plt+0xdf4>
   116c4:	add	r1, r1, r1, lsl #1
   116c8:	add	r3, r7, r1, lsl #2
   116cc:	ldr	r1, [r3, #4]
   116d0:	cmp	r1, #0
   116d4:	beq	11724 <abort@plt+0xe74>
   116d8:	mov	r2, r4
   116dc:	cmp	r0, #0
   116e0:	ldrb	r5, [r2, #2]!
   116e4:	cmpeq	r5, #0
   116e8:	beq	11724 <abort@plt+0xe74>
   116ec:	ldr	r3, [r1]
   116f0:	cmp	r3, #0
   116f4:	bne	11810 <abort@plt+0xf60>
   116f8:	cmp	r5, #0
   116fc:	movne	r0, r2
   11700:	str	r0, [r1]
   11704:	ldrb	r0, [r2]
   11708:	cmp	r0, #0
   1170c:	addeq	r9, r9, #1
   11710:	add	r9, r9, #1
   11714:	sxth	r5, r9
   11718:	cmp	r6, r5
   1171c:	bgt	11634 <abort@plt+0xd84>
   11720:	b	117ec <abort@plt+0xf3c>
   11724:	ldr	r0, [r3, #8]
   11728:	cmp	r0, #0
   1172c:	beq	11800 <abort@plt+0xf50>
   11730:	ldrb	r1, [r4, #2]
   11734:	cmp	r1, #0
   11738:	bne	11800 <abort@plt+0xf50>
   1173c:	ldrb	r1, [r0]
   11740:	cmp	r1, #0
   11744:	bne	11810 <abort@plt+0xf60>
   11748:	mov	r1, #1
   1174c:	strb	r1, [r0]
   11750:	ldr	r0, [sp, #8]
   11754:	ldr	r6, [r0]
   11758:	add	r9, r9, #1
   1175c:	sxth	r5, r9
   11760:	cmp	r6, r5
   11764:	bgt	11634 <abort@plt+0xd84>
   11768:	b	117ec <abort@plt+0xf3c>
   1176c:	mov	r1, #1
   11770:	mov	r8, #0
   11774:	mov	r0, #1
   11778:	ldr	r4, [ip, r1, lsl #2]
   1177c:	ldrb	r1, [r4]
   11780:	cmp	r1, #45	; 0x2d
   11784:	beq	117b4 <abort@plt+0xf04>
   11788:	sxth	r1, r8
   1178c:	add	r0, r0, #1
   11790:	add	r8, r8, #1
   11794:	str	r4, [ip, r1, lsl #2]
   11798:	sxth	r1, r0
   1179c:	cmp	r6, r1
   117a0:	ble	117ec <abort@plt+0xf3c>
   117a4:	ldr	r4, [ip, r1, lsl #2]
   117a8:	ldrb	r1, [r4]
   117ac:	cmp	r1, #45	; 0x2d
   117b0:	bne	11788 <abort@plt+0xed8>
   117b4:	ldrb	r1, [r4, #1]
   117b8:	cmp	r1, #0
   117bc:	beq	11788 <abort@plt+0xed8>
   117c0:	mov	r0, r4
   117c4:	bl	10868 <strlen@plt>
   117c8:	mov	r2, r0
   117cc:	movw	r0, #7223	; 0x1c37
   117d0:	mov	r1, r4
   117d4:	movt	r0, #1
   117d8:	bl	108a4 <strncmp@plt>
   117dc:	cmp	r0, #0
   117e0:	bne	11800 <abort@plt+0xf50>
   117e4:	ldr	r0, [sp]
   117e8:	bl	11958 <error@@Base+0xf8>
   117ec:	ldr	r1, [sp, #8]
   117f0:	sxth	r0, r8
   117f4:	str	r0, [r1]
   117f8:	sub	sp, fp, #28
   117fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11800:	movw	r0, #7244	; 0x1c4c
   11804:	mov	r1, r4
   11808:	movt	r0, #1
   1180c:	bl	118a0 <error@@Base+0x40>
   11810:	movw	r0, #7259	; 0x1c5b
   11814:	mov	r1, r4
   11818:	movt	r0, #1
   1181c:	bl	118a0 <error@@Base+0x40>
   11820:	push	{fp, lr}
   11824:	mov	fp, sp
   11828:	mov	r0, #0
   1182c:	bl	11830 <abort@plt+0xf80>
   11830:	push	{fp, lr}
   11834:	mov	fp, sp
   11838:	mov	r4, r0
   1183c:	movw	r0, #9276	; 0x243c
   11840:	movt	r0, #2
   11844:	ldr	r0, [r0]
   11848:	cmp	r0, #0
   1184c:	beq	11854 <abort@plt+0xfa4>
   11850:	blx	r0
   11854:	bl	119a8 <error@@Base+0x148>
   11858:	mov	r0, r4
   1185c:	bl	10850 <exit@plt>

00011860 <error@@Base>:
   11860:	push	{fp, lr}
   11864:	mov	fp, sp
   11868:	mov	r3, r0
   1186c:	movw	r0, #9272	; 0x2438
   11870:	movw	r1, #7173	; 0x1c05
   11874:	movt	r0, #2
   11878:	movt	r1, #1
   1187c:	ldr	r2, [r0]
   11880:	movw	r0, #8312	; 0x2078
   11884:	movt	r0, #2
   11888:	ldr	r0, [r0]
   1188c:	bl	10874 <fprintf@plt>
   11890:	movw	r0, #8308	; 0x2074
   11894:	movt	r0, #2
   11898:	ldr	r0, [r0]
   1189c:	bl	11830 <abort@plt+0xf80>
   118a0:	push	{fp, lr}
   118a4:	mov	fp, sp
   118a8:	sub	sp, sp, #8
   118ac:	mov	r3, r0
   118b0:	movw	r0, #9272	; 0x2438
   118b4:	str	r1, [sp]
   118b8:	movw	r1, #7181	; 0x1c0d
   118bc:	movt	r0, #2
   118c0:	movt	r1, #1
   118c4:	ldr	r2, [r0]
   118c8:	movw	r0, #8312	; 0x2078
   118cc:	movt	r0, #2
   118d0:	ldr	r0, [r0]
   118d4:	bl	10874 <fprintf@plt>
   118d8:	movw	r0, #8308	; 0x2074
   118dc:	movt	r0, #2
   118e0:	ldr	r0, [r0]
   118e4:	bl	11830 <abort@plt+0xf80>
   118e8:	push	{fp, lr}
   118ec:	mov	fp, sp
   118f0:	sub	sp, sp, #8
   118f4:	mov	r3, r0
   118f8:	movw	r0, #9272	; 0x2438
   118fc:	str	r1, [sp]
   11900:	movw	r1, #7181	; 0x1c0d
   11904:	movt	r0, #2
   11908:	movt	r1, #1
   1190c:	ldr	r2, [r0]
   11910:	movw	r0, #8312	; 0x2078
   11914:	movt	r0, #2
   11918:	ldr	r0, [r0]
   1191c:	bl	10874 <fprintf@plt>
   11920:	mov	sp, fp
   11924:	pop	{fp, pc}
   11928:	push	{fp, lr}
   1192c:	mov	fp, sp
   11930:	movw	r0, #8432	; 0x20f0
   11934:	movt	r0, #2
   11938:	ldrb	r1, [r0]
   1193c:	cmp	r1, #1
   11940:	popeq	{fp, pc}
   11944:	mov	r1, #1
   11948:	strb	r1, [r0]
   1194c:	movw	r0, #7208	; 0x1c28
   11950:	movt	r0, #1
   11954:	bl	11860 <error@@Base>
   11958:	push	{fp, lr}
   1195c:	mov	fp, sp
   11960:	mov	r3, r0
   11964:	movw	r0, #9268	; 0x2434
   11968:	movt	r0, #2
   1196c:	ldr	r0, [r0]
   11970:	cmp	r0, #0
   11974:	bne	119a0 <error@@Base+0x140>
   11978:	movw	r0, #9272	; 0x2438
   1197c:	movw	r1, #7229	; 0x1c3d
   11980:	movt	r0, #2
   11984:	movt	r1, #1
   11988:	ldr	r2, [r0]
   1198c:	movw	r0, #8312	; 0x2078
   11990:	movt	r0, #2
   11994:	ldr	r0, [r0]
   11998:	bl	10874 <fprintf@plt>
   1199c:	bl	11820 <abort@plt+0xf70>
   119a0:	blx	r0
   119a4:	bl	11820 <abort@plt+0xf70>
   119a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   119ac:	add	fp, sp, #24
   119b0:	sub	sp, sp, #104	; 0x68
   119b4:	movw	r8, #8430	; 0x20ee
   119b8:	movt	r8, #2
   119bc:	ldrsh	r0, [r8]
   119c0:	cmp	r0, #1
   119c4:	blt	11a30 <error@@Base+0x1d0>
   119c8:	movw	r9, #9272	; 0x2438
   119cc:	movw	r5, #7194	; 0x1c1a
   119d0:	mov	r7, #1
   119d4:	add	r4, sp, #4
   119d8:	movt	r9, #2
   119dc:	movt	r5, #1
   119e0:	ldr	r6, [r9]
   119e4:	bl	10844 <getpid@plt>
   119e8:	mov	r3, r0
   119ec:	sxth	r0, r7
   119f0:	mov	r1, r5
   119f4:	mov	r2, r6
   119f8:	str	r0, [sp]
   119fc:	mov	r0, r4
   11a00:	bl	10898 <sprintf@plt>
   11a04:	mov	r0, r4
   11a08:	bl	107f0 <strdup@plt>
   11a0c:	mov	r6, r0
   11a10:	bl	107fc <unlink@plt>
   11a14:	mov	r0, r6
   11a18:	bl	107d8 <free@plt>
   11a1c:	add	r0, r7, #1
   11a20:	sxth	r7, r0
   11a24:	ldrsh	r0, [r8]
   11a28:	cmp	r7, r0
   11a2c:	ble	119e0 <error@@Base+0x180>
   11a30:	sub	sp, fp, #24
   11a34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11a38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11a3c:	mov	r7, r0
   11a40:	ldr	r6, [pc, #72]	; 11a90 <error@@Base+0x230>
   11a44:	ldr	r5, [pc, #72]	; 11a94 <error@@Base+0x234>
   11a48:	add	r6, pc, r6
   11a4c:	add	r5, pc, r5
   11a50:	sub	r6, r6, r5
   11a54:	mov	r8, r1
   11a58:	mov	r9, r2
   11a5c:	bl	10794 <calloc@plt-0x20>
   11a60:	asrs	r6, r6, #2
   11a64:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11a68:	mov	r4, #0
   11a6c:	add	r4, r4, #1
   11a70:	ldr	r3, [r5], #4
   11a74:	mov	r2, r9
   11a78:	mov	r1, r8
   11a7c:	mov	r0, r7
   11a80:	blx	r3
   11a84:	cmp	r6, r4
   11a88:	bne	11a6c <error@@Base+0x20c>
   11a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11a90:	andeq	r0, r1, ip, lsr #9
   11a94:	andeq	r0, r1, r4, lsr #9
   11a98:	bx	lr

Disassembly of section .fini:

00011a9c <.fini>:
   11a9c:	push	{r3, lr}
   11aa0:	pop	{r3, pc}
