$date
	Thu Jun 08 15:22:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_4b_1_4_tb $end
$var wire 4 ! test_y3 [3:0] $end
$var wire 4 " test_y2 [3:0] $end
$var wire 4 # test_y1 [3:0] $end
$var wire 4 $ test_y0 [3:0] $end
$var reg 1 % clk $end
$var reg 4 & test_d [3:0] $end
$var reg 2 ' test_sel [1:0] $end
$scope module UUT $end
$var wire 4 ( d [3:0] $end
$var wire 2 ) sel [1:0] $end
$var reg 4 * y0 [3:0] $end
$var reg 4 + y1 [3:0] $end
$var reg 4 , y2 [3:0] $end
$var reg 4 - y3 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#50000
1%
#100000
b101 $
b101 *
0%
b101 &
b101 (
b0 '
b0 )
#150000
1%
#200000
b101 #
b101 +
0%
b1 '
b1 )
#250000
1%
#300000
b101 "
b101 ,
0%
b10 '
b10 )
#350000
1%
#400000
b101 !
b101 -
0%
b11 '
b11 )
#450000
1%
#500000
0%
b1 '
b1 )
#550000
1%
#600000
0%
#650000
1%
#700000
0%
