verilog xil_defaultlib --include "../../../../axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ipshared/8b3d" --include "../../../../axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ipshared/ec67/hdl" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_lmb_bram_0/sim/axis_dma_96mhz_lmb_bram_0.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_xbar_0/sim/axis_dma_96mhz_xbar_0.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_xlconcat_0/sim/axis_dma_96mhz_microblaze_0_xlconcat_0.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_uart_axis_0_0/sim/axis_dma_96mhz_uart_axis_0_0.v" \
"../../../bd/axis_dma_96mhz/sim/axis_dma_96mhz.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_0/sim/axis_dma_96mhz_auto_pc_0.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_1/sim/axis_dma_96mhz_auto_pc_1.v" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_2/sim/axis_dma_96mhz_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
