#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri May 23 15:15:44 2025
# Process ID: 83840
# Current directory: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent72780 D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.xpr
# Log file: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/vivado.log
# Journal file: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.xpr
INFO: [Project 1-313] Project file moved from 'D:/ASUS-PC/Desktop/temporary/Vivado2021/Mini_ctrl_brd_zynq' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo', nor could it be found using path 'D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0', nor could it be found using path 'D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2021/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_Pro_FPGA_ctrl_0_1

open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:user:Pro_FPGA_ctrl:1.0 - Pro_FPGA_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from block design file <D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD1_SD1_IO {MIO 46 .. 51}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
endgroup
save_bd_design
Wrote  : <D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_Pro_FPGA_ctrl_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'. The path is contained within another repository.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'. The path is contained within another repository.
set_property  ip_repo_paths  {d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'. The path is contained within another repository.
validate_bd_design
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'e:/Xilinx2021/Vivado/2021.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'system_Pro_FPGA_ctrl_0_1/blk_mem_gen_1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'system_Pro_FPGA_ctrl_0_1/blk_mem_gen_1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block Pro_FPGA_ctrl_0 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1689.785 ; gain = 165.250
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_ip_catalog -delete_ip xilinx.com:user:AM2302:1.0 -repo_path d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:AM2302:1.0' from repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo' at d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'e:/Xilinx2021/Vivado/2021.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'system_Pro_FPGA_ctrl_0_1/blk_mem_gen_1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'system_Pro_FPGA_ctrl_0_1/blk_mem_gen_1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block Pro_FPGA_ctrl_0 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'. The path is contained within another repository.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_Pro_FPGA_ctrl_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_Pro_FPGA_ctrl_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property  ip_repo_paths  {d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_Pro_FPGA_ctrl_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name Pro_FPGA_ctrl_v1_0_project -directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.tmp/Pro_FPGA_ctrl_v1_0_project d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/asus-pc/desktop/temporary/mini_ctrl_brd_zynq/mini_ctrl_brd_zynq.tmp/pro_fpga_ctrl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2021/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-3664] IP 'div_gen_hex_2_dec' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/div_gen_hex_2_dec_1/div_gen_hex_2_dec.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'div_gen_hex_2_dec' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/div_gen_hex_2_dec_1/div_gen_hex_2_dec_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'div_gen_hex_2_dec' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/div_gen_hex_2_dec_1/div_gen_hex_2_dec_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'div_gen_hex_2_dec' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/div_gen_hex_2_dec_1/div_gen_hex_2_dec_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'div_gen_hex_2_dec' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/div_gen_hex_2_dec_1/div_gen_hex_2_dec_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_1' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/blk_mem_gen_1_1/blk_mem_gen_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_1' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/blk_mem_gen_1_1/blk_mem_gen_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_1' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/blk_mem_gen_1_1/blk_mem_gen_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_1' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/blk_mem_gen_1_1/blk_mem_gen_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_1' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/blk_mem_gen_1_1/blk_mem_gen_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/mult_gen_0_1/mult_gen_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/mult_gen_0_1/mult_gen_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/mult_gen_0_1/mult_gen_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/mult_gen_0_1/mult_gen_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/src/mult_gen_0_1/mult_gen_0_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo'
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_Pro_FPGA_ctrl_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
reset_property IMPORTED_FROM [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/ip/system_Pro_FPGA_ctrl_0_1/system_Pro_FPGA_ctrl_0_1.xci]
ERROR: [Common 17-107] Cannot change read-only property 'IMPORTED_FROM'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_Pro_FPGA_ctrl_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Pro_FPGA_ctrl:1.0 [get_ips  system_Pro_FPGA_ctrl_0_1] -log ip_upgrade.log
Upgrading 'D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_Pro_FPGA_ctrl_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_Pro_FPGA_ctrl_0_1 (Pro_FPGA_ctrl_v1.0 1.0) from revision 6 to revision 5
Wrote  : <D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_Pro_FPGA_ctrl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded div_gen_hex_2_dec (Divider Generator 5.1) from revision 14 to revision 18
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_1 (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded mult_gen_0 (Multiplier 12.0) from revision 14 to revision 17
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pro_FPGA_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all system_Pro_FPGA_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_rst_ps7_0_125M_0_synth_1 system_Pro_FPGA_ctrl_0_1_synth_1 system_auto_pc_0_synth_1 -jobs 28
[Fri May 23 15:30:05 2025] Launched system_processing_system7_0_0_synth_1, system_rst_ps7_0_125M_0_synth_1, system_Pro_FPGA_ctrl_0_1_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_ps7_0_125M_0_synth_1: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_rst_ps7_0_125M_0_synth_1/runme.log
system_Pro_FPGA_ctrl_0_1_synth_1: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_Pro_FPGA_ctrl_0_1_synth_1/runme.log
system_auto_pc_0_synth_1: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 25cae3fb6558458a; cache size = 0.893 MB.
catch { [ delete_ip_run [get_ips -all system_processing_system7_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_processing_system7_0_0_synth_1

catch { config_ip_cache -export [get_ips -all system_Pro_FPGA_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
launch_runs system_Pro_FPGA_ctrl_0_1_synth_1 system_auto_pc_0_synth_1 -jobs 28
[Fri May 23 15:30:29 2025] Launched system_Pro_FPGA_ctrl_0_1_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_Pro_FPGA_ctrl_0_1_synth_1: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_Pro_FPGA_ctrl_0_1_synth_1/runme.log
system_auto_pc_0_synth_1: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -top
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -top
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/Xilinx2021/Vivado/2021.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/system_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 15:33:33 2025...
