
Lora004.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003108  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002414  080031c8  080031c8  000131c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080055dc  080055dc  000155dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080055e4  080055e4  000155e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080055e8  080055e8  000155e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  080055ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001d0  20000070  0800565c  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000240  0800565c  00020240  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001000f  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000291a  00000000  00000000  000300a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007edf  00000000  00000000  000329c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c68  00000000  00000000  0003a8a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000bf0  00000000  00000000  0003b508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006342  00000000  00000000  0003c0f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003bef  00000000  00000000  0004243a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00046029  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002074  00000000  00000000  000460a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031b0 	.word	0x080031b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080031b0 	.word	0x080031b0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	b083      	sub	sp, #12
 8000270:	000d      	movs	r5, r1
 8000272:	4692      	mov	sl, r2
 8000274:	4699      	mov	r9, r3
 8000276:	428b      	cmp	r3, r1
 8000278:	d82f      	bhi.n	80002da <__udivmoddi4+0x7a>
 800027a:	d02c      	beq.n	80002d6 <__udivmoddi4+0x76>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ae 	bl	80003e0 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8a9 	bl	80003e0 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	469b      	mov	fp, r3
 8000296:	d500      	bpl.n	800029a <__udivmoddi4+0x3a>
 8000298:	e074      	b.n	8000384 <__udivmoddi4+0x124>
 800029a:	4653      	mov	r3, sl
 800029c:	465a      	mov	r2, fp
 800029e:	4093      	lsls	r3, r2
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4642      	mov	r2, r8
 80002a6:	4093      	lsls	r3, r2
 80002a8:	001e      	movs	r6, r3
 80002aa:	42af      	cmp	r7, r5
 80002ac:	d829      	bhi.n	8000302 <__udivmoddi4+0xa2>
 80002ae:	d026      	beq.n	80002fe <__udivmoddi4+0x9e>
 80002b0:	465b      	mov	r3, fp
 80002b2:	1ba4      	subs	r4, r4, r6
 80002b4:	41bd      	sbcs	r5, r7
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	da00      	bge.n	80002bc <__udivmoddi4+0x5c>
 80002ba:	e079      	b.n	80003b0 <__udivmoddi4+0x150>
 80002bc:	2200      	movs	r2, #0
 80002be:	2300      	movs	r3, #0
 80002c0:	9200      	str	r2, [sp, #0]
 80002c2:	9301      	str	r3, [sp, #4]
 80002c4:	2301      	movs	r3, #1
 80002c6:	465a      	mov	r2, fp
 80002c8:	4093      	lsls	r3, r2
 80002ca:	9301      	str	r3, [sp, #4]
 80002cc:	2301      	movs	r3, #1
 80002ce:	4642      	mov	r2, r8
 80002d0:	4093      	lsls	r3, r2
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	e019      	b.n	800030a <__udivmoddi4+0xaa>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	d9d0      	bls.n	800027c <__udivmoddi4+0x1c>
 80002da:	2200      	movs	r2, #0
 80002dc:	2300      	movs	r3, #0
 80002de:	9200      	str	r2, [sp, #0]
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <__udivmoddi4+0x8c>
 80002e8:	601c      	str	r4, [r3, #0]
 80002ea:	605d      	str	r5, [r3, #4]
 80002ec:	9800      	ldr	r0, [sp, #0]
 80002ee:	9901      	ldr	r1, [sp, #4]
 80002f0:	b003      	add	sp, #12
 80002f2:	bc3c      	pop	{r2, r3, r4, r5}
 80002f4:	4690      	mov	r8, r2
 80002f6:	4699      	mov	r9, r3
 80002f8:	46a2      	mov	sl, r4
 80002fa:	46ab      	mov	fp, r5
 80002fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fe:	42a3      	cmp	r3, r4
 8000300:	d9d6      	bls.n	80002b0 <__udivmoddi4+0x50>
 8000302:	2200      	movs	r2, #0
 8000304:	2300      	movs	r3, #0
 8000306:	9200      	str	r2, [sp, #0]
 8000308:	9301      	str	r3, [sp, #4]
 800030a:	4643      	mov	r3, r8
 800030c:	2b00      	cmp	r3, #0
 800030e:	d0e8      	beq.n	80002e2 <__udivmoddi4+0x82>
 8000310:	07fb      	lsls	r3, r7, #31
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	431a      	orrs	r2, r3
 8000316:	4646      	mov	r6, r8
 8000318:	087b      	lsrs	r3, r7, #1
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	465b      	mov	r3, fp
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db22      	blt.n	800039c <__udivmoddi4+0x13c>
 8000356:	002b      	movs	r3, r5
 8000358:	465a      	mov	r2, fp
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4644      	mov	r4, r8
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	465b      	mov	r3, fp
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2c      	blt.n	80003c6 <__udivmoddi4+0x166>
 800036c:	0026      	movs	r6, r4
 800036e:	409e      	lsls	r6, r3
 8000370:	0033      	movs	r3, r6
 8000372:	0026      	movs	r6, r4
 8000374:	4647      	mov	r7, r8
 8000376:	40be      	lsls	r6, r7
 8000378:	0032      	movs	r2, r6
 800037a:	1a80      	subs	r0, r0, r2
 800037c:	4199      	sbcs	r1, r3
 800037e:	9000      	str	r0, [sp, #0]
 8000380:	9101      	str	r1, [sp, #4]
 8000382:	e7ae      	b.n	80002e2 <__udivmoddi4+0x82>
 8000384:	4642      	mov	r2, r8
 8000386:	2320      	movs	r3, #32
 8000388:	1a9b      	subs	r3, r3, r2
 800038a:	4652      	mov	r2, sl
 800038c:	40da      	lsrs	r2, r3
 800038e:	4641      	mov	r1, r8
 8000390:	0013      	movs	r3, r2
 8000392:	464a      	mov	r2, r9
 8000394:	408a      	lsls	r2, r1
 8000396:	0017      	movs	r7, r2
 8000398:	431f      	orrs	r7, r3
 800039a:	e782      	b.n	80002a2 <__udivmoddi4+0x42>
 800039c:	4642      	mov	r2, r8
 800039e:	2320      	movs	r3, #32
 80003a0:	1a9b      	subs	r3, r3, r2
 80003a2:	002a      	movs	r2, r5
 80003a4:	4646      	mov	r6, r8
 80003a6:	409a      	lsls	r2, r3
 80003a8:	0023      	movs	r3, r4
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	4313      	orrs	r3, r2
 80003ae:	e7d5      	b.n	800035c <__udivmoddi4+0xfc>
 80003b0:	4642      	mov	r2, r8
 80003b2:	2320      	movs	r3, #32
 80003b4:	2100      	movs	r1, #0
 80003b6:	1a9b      	subs	r3, r3, r2
 80003b8:	2200      	movs	r2, #0
 80003ba:	9100      	str	r1, [sp, #0]
 80003bc:	9201      	str	r2, [sp, #4]
 80003be:	2201      	movs	r2, #1
 80003c0:	40da      	lsrs	r2, r3
 80003c2:	9201      	str	r2, [sp, #4]
 80003c4:	e782      	b.n	80002cc <__udivmoddi4+0x6c>
 80003c6:	4642      	mov	r2, r8
 80003c8:	2320      	movs	r3, #32
 80003ca:	0026      	movs	r6, r4
 80003cc:	1a9b      	subs	r3, r3, r2
 80003ce:	40de      	lsrs	r6, r3
 80003d0:	002f      	movs	r7, r5
 80003d2:	46b4      	mov	ip, r6
 80003d4:	4097      	lsls	r7, r2
 80003d6:	4666      	mov	r6, ip
 80003d8:	003b      	movs	r3, r7
 80003da:	4333      	orrs	r3, r6
 80003dc:	e7c9      	b.n	8000372 <__udivmoddi4+0x112>
 80003de:	46c0      	nop			; (mov r8, r8)

080003e0 <__clzdi2>:
 80003e0:	b510      	push	{r4, lr}
 80003e2:	2900      	cmp	r1, #0
 80003e4:	d103      	bne.n	80003ee <__clzdi2+0xe>
 80003e6:	f000 f807 	bl	80003f8 <__clzsi2>
 80003ea:	3020      	adds	r0, #32
 80003ec:	e002      	b.n	80003f4 <__clzdi2+0x14>
 80003ee:	1c08      	adds	r0, r1, #0
 80003f0:	f000 f802 	bl	80003f8 <__clzsi2>
 80003f4:	bd10      	pop	{r4, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)

080003f8 <__clzsi2>:
 80003f8:	211c      	movs	r1, #28
 80003fa:	2301      	movs	r3, #1
 80003fc:	041b      	lsls	r3, r3, #16
 80003fe:	4298      	cmp	r0, r3
 8000400:	d301      	bcc.n	8000406 <__clzsi2+0xe>
 8000402:	0c00      	lsrs	r0, r0, #16
 8000404:	3910      	subs	r1, #16
 8000406:	0a1b      	lsrs	r3, r3, #8
 8000408:	4298      	cmp	r0, r3
 800040a:	d301      	bcc.n	8000410 <__clzsi2+0x18>
 800040c:	0a00      	lsrs	r0, r0, #8
 800040e:	3908      	subs	r1, #8
 8000410:	091b      	lsrs	r3, r3, #4
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0x22>
 8000416:	0900      	lsrs	r0, r0, #4
 8000418:	3904      	subs	r1, #4
 800041a:	a202      	add	r2, pc, #8	; (adr r2, 8000424 <__clzsi2+0x2c>)
 800041c:	5c10      	ldrb	r0, [r2, r0]
 800041e:	1840      	adds	r0, r0, r1
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	02020304 	.word	0x02020304
 8000428:	01010101 	.word	0x01010101
	...

08000434 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000434:	b510      	push	{r4, lr}
 8000436:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000438:	4b09      	ldr	r3, [pc, #36]	; (8000460 <HAL_InitTick+0x2c>)
 800043a:	6818      	ldr	r0, [r3, #0]
 800043c:	21fa      	movs	r1, #250	; 0xfa
 800043e:	0089      	lsls	r1, r1, #2
 8000440:	f7ff fe62 	bl	8000108 <__udivsi3>
 8000444:	f000 f87a 	bl	800053c <HAL_SYSTICK_Config>
 8000448:	2800      	cmp	r0, #0
 800044a:	d001      	beq.n	8000450 <HAL_InitTick+0x1c>
  {
    status = HAL_ERROR;
 800044c:	2001      	movs	r0, #1
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
  }

  /* Return function status */
  return status;
}
 800044e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000450:	2200      	movs	r2, #0
 8000452:	0021      	movs	r1, r4
 8000454:	3801      	subs	r0, #1
 8000456:	f000 f835 	bl	80004c4 <HAL_NVIC_SetPriority>
  HAL_StatusTypeDef  status = HAL_OK;
 800045a:	2000      	movs	r0, #0
 800045c:	e7f7      	b.n	800044e <HAL_InitTick+0x1a>
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	20000008 	.word	0x20000008

08000464 <HAL_Init>:
{
 8000464:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000466:	4a08      	ldr	r2, [pc, #32]	; (8000488 <HAL_Init+0x24>)
 8000468:	6813      	ldr	r3, [r2, #0]
 800046a:	2140      	movs	r1, #64	; 0x40
 800046c:	430b      	orrs	r3, r1
 800046e:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000470:	2000      	movs	r0, #0
 8000472:	f7ff ffdf 	bl	8000434 <HAL_InitTick>
 8000476:	1e04      	subs	r4, r0, #0
 8000478:	d002      	beq.n	8000480 <HAL_Init+0x1c>
    status = HAL_ERROR;
 800047a:	2401      	movs	r4, #1
}
 800047c:	0020      	movs	r0, r4
 800047e:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8000480:	f002 fcea 	bl	8002e58 <HAL_MspInit>
 8000484:	e7fa      	b.n	800047c <HAL_Init+0x18>
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	40022000 	.word	0x40022000

0800048c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800048c:	4a02      	ldr	r2, [pc, #8]	; (8000498 <HAL_IncTick+0xc>)
 800048e:	6813      	ldr	r3, [r2, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	6013      	str	r3, [r2, #0]
}
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	2000009c 	.word	0x2000009c

0800049c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800049c:	4b01      	ldr	r3, [pc, #4]	; (80004a4 <HAL_GetTick+0x8>)
 800049e:	6818      	ldr	r0, [r3, #0]
}
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	2000009c 	.word	0x2000009c

080004a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004ac:	f7ff fff6 	bl	800049c <HAL_GetTick>
 80004b0:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004b2:	1c63      	adds	r3, r4, #1
 80004b4:	d000      	beq.n	80004b8 <HAL_Delay+0x10>
  {
    wait++;
 80004b6:	3401      	adds	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 80004b8:	f7ff fff0 	bl	800049c <HAL_GetTick>
 80004bc:	1b40      	subs	r0, r0, r5
 80004be:	4284      	cmp	r4, r0
 80004c0:	d8fa      	bhi.n	80004b8 <HAL_Delay+0x10>
  {
  }
}
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004c4:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004c6:	2800      	cmp	r0, #0
 80004c8:	db11      	blt.n	80004ee <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ca:	0883      	lsrs	r3, r0, #2
 80004cc:	4d14      	ldr	r5, [pc, #80]	; (8000520 <HAL_NVIC_SetPriority+0x5c>)
 80004ce:	33c0      	adds	r3, #192	; 0xc0
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	595c      	ldr	r4, [r3, r5]
 80004d4:	2203      	movs	r2, #3
 80004d6:	4010      	ands	r0, r2
 80004d8:	00c0      	lsls	r0, r0, #3
 80004da:	32fc      	adds	r2, #252	; 0xfc
 80004dc:	0016      	movs	r6, r2
 80004de:	4086      	lsls	r6, r0
 80004e0:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004e2:	0189      	lsls	r1, r1, #6
 80004e4:	400a      	ands	r2, r1
 80004e6:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004e8:	4322      	orrs	r2, r4
 80004ea:	515a      	str	r2, [r3, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80004ec:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ee:	b2c0      	uxtb	r0, r0
 80004f0:	230f      	movs	r3, #15
 80004f2:	4003      	ands	r3, r0
 80004f4:	3b08      	subs	r3, #8
 80004f6:	089b      	lsrs	r3, r3, #2
 80004f8:	3306      	adds	r3, #6
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4a09      	ldr	r2, [pc, #36]	; (8000524 <HAL_NVIC_SetPriority+0x60>)
 80004fe:	4694      	mov	ip, r2
 8000500:	4463      	add	r3, ip
 8000502:	685d      	ldr	r5, [r3, #4]
 8000504:	2203      	movs	r2, #3
 8000506:	4010      	ands	r0, r2
 8000508:	00c0      	lsls	r0, r0, #3
 800050a:	24ff      	movs	r4, #255	; 0xff
 800050c:	0022      	movs	r2, r4
 800050e:	4082      	lsls	r2, r0
 8000510:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000512:	0189      	lsls	r1, r1, #6
 8000514:	400c      	ands	r4, r1
 8000516:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000518:	432c      	orrs	r4, r5
 800051a:	605c      	str	r4, [r3, #4]
 800051c:	e7e6      	b.n	80004ec <HAL_NVIC_SetPriority+0x28>
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	e000e100 	.word	0xe000e100
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000528:	231f      	movs	r3, #31
 800052a:	4018      	ands	r0, r3
 800052c:	3b1e      	subs	r3, #30
 800052e:	4083      	lsls	r3, r0
 8000530:	4a01      	ldr	r2, [pc, #4]	; (8000538 <HAL_NVIC_EnableIRQ+0x10>)
 8000532:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000534:	4770      	bx	lr
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	e000e100 	.word	0xe000e100

0800053c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800053c:	3801      	subs	r0, #1
 800053e:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <HAL_SYSTICK_Config+0x2c>)
 8000540:	4298      	cmp	r0, r3
 8000542:	d80f      	bhi.n	8000564 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000544:	4a09      	ldr	r2, [pc, #36]	; (800056c <HAL_SYSTICK_Config+0x30>)
 8000546:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000548:	4809      	ldr	r0, [pc, #36]	; (8000570 <HAL_SYSTICK_Config+0x34>)
 800054a:	6a03      	ldr	r3, [r0, #32]
 800054c:	021b      	lsls	r3, r3, #8
 800054e:	0a1b      	lsrs	r3, r3, #8
 8000550:	21c0      	movs	r1, #192	; 0xc0
 8000552:	0609      	lsls	r1, r1, #24
 8000554:	430b      	orrs	r3, r1
 8000556:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000558:	2300      	movs	r3, #0
 800055a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800055c:	3307      	adds	r3, #7
 800055e:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000560:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000562:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000564:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8000566:	e7fc      	b.n	8000562 <HAL_SYSTICK_Config+0x26>
 8000568:	00ffffff 	.word	0x00ffffff
 800056c:	e000e010 	.word	0xe000e010
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000574:	b570      	push	{r4, r5, r6, lr}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000576:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8000578:	251c      	movs	r5, #28
 800057a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800057c:	4025      	ands	r5, r4
 800057e:	2401      	movs	r4, #1
 8000580:	40ac      	lsls	r4, r5
 8000582:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000584:	6804      	ldr	r4, [r0, #0]
 8000586:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000588:	6883      	ldr	r3, [r0, #8]
 800058a:	2b10      	cmp	r3, #16
 800058c:	d004      	beq.n	8000598 <DMA_SetConfig+0x24>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800058e:	6803      	ldr	r3, [r0, #0]
 8000590:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000592:	6803      	ldr	r3, [r0, #0]
 8000594:	60da      	str	r2, [r3, #12]
  }
}
 8000596:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CPAR = DstAddress;
 8000598:	6803      	ldr	r3, [r0, #0]
 800059a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800059c:	6803      	ldr	r3, [r0, #0]
 800059e:	60d9      	str	r1, [r3, #12]
 80005a0:	e7f9      	b.n	8000596 <DMA_SetConfig+0x22>
	...

080005a4 <HAL_DMA_Init>:
{
 80005a4:	b570      	push	{r4, r5, r6, lr}
 80005a6:	1e04      	subs	r4, r0, #0
  if(hdma == NULL)
 80005a8:	d03d      	beq.n	8000626 <HAL_DMA_Init+0x82>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005aa:	6805      	ldr	r5, [r0, #0]
 80005ac:	4b1f      	ldr	r3, [pc, #124]	; (800062c <HAL_DMA_Init+0x88>)
 80005ae:	18e8      	adds	r0, r5, r3
 80005b0:	2114      	movs	r1, #20
 80005b2:	f7ff fda9 	bl	8000108 <__udivsi3>
 80005b6:	0080      	lsls	r0, r0, #2
 80005b8:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80005ba:	4b1d      	ldr	r3, [pc, #116]	; (8000630 <HAL_DMA_Init+0x8c>)
 80005bc:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80005be:	2202      	movs	r2, #2
 80005c0:	2325      	movs	r3, #37	; 0x25
 80005c2:	54e2      	strb	r2, [r4, r3]
  tmp = hdma->Instance->CCR;
 80005c4:	682b      	ldr	r3, [r5, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80005c6:	4a1b      	ldr	r2, [pc, #108]	; (8000634 <HAL_DMA_Init+0x90>)
 80005c8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80005ca:	68a3      	ldr	r3, [r4, #8]
 80005cc:	68e1      	ldr	r1, [r4, #12]
 80005ce:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005d0:	6921      	ldr	r1, [r4, #16]
 80005d2:	430b      	orrs	r3, r1
 80005d4:	6961      	ldr	r1, [r4, #20]
 80005d6:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80005d8:	69a1      	ldr	r1, [r4, #24]
 80005da:	430b      	orrs	r3, r1
 80005dc:	69e1      	ldr	r1, [r4, #28]
 80005de:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80005e0:	6a21      	ldr	r1, [r4, #32]
 80005e2:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 80005e4:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80005e6:	602b      	str	r3, [r5, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	01db      	lsls	r3, r3, #7
 80005ec:	68a2      	ldr	r2, [r4, #8]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d010      	beq.n	8000614 <HAL_DMA_Init+0x70>
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005f2:	4b11      	ldr	r3, [pc, #68]	; (8000638 <HAL_DMA_Init+0x94>)
 80005f4:	6819      	ldr	r1, [r3, #0]
 80005f6:	221c      	movs	r2, #28
 80005f8:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80005fa:	4015      	ands	r5, r2
 80005fc:	200f      	movs	r0, #15
 80005fe:	40a8      	lsls	r0, r5
 8000600:	4381      	bics	r1, r0
 8000602:	6019      	str	r1, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000604:	6819      	ldr	r1, [r3, #0]
 8000606:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8000608:	4002      	ands	r2, r0
 800060a:	6860      	ldr	r0, [r4, #4]
 800060c:	4090      	lsls	r0, r2
 800060e:	0002      	movs	r2, r0
 8000610:	430a      	orrs	r2, r1
 8000612:	601a      	str	r2, [r3, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000614:	2300      	movs	r3, #0
 8000616:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8000618:	2101      	movs	r1, #1
 800061a:	2225      	movs	r2, #37	; 0x25
 800061c:	54a1      	strb	r1, [r4, r2]
  hdma->Lock = HAL_UNLOCKED;
 800061e:	3a01      	subs	r2, #1
 8000620:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8000622:	2000      	movs	r0, #0
}
 8000624:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000626:	2001      	movs	r0, #1
 8000628:	e7fc      	b.n	8000624 <HAL_DMA_Init+0x80>
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	bffdfff8 	.word	0xbffdfff8
 8000630:	40020000 	.word	0x40020000
 8000634:	ffff800f 	.word	0xffff800f
 8000638:	400200a8 	.word	0x400200a8

0800063c <HAL_DMA_Start_IT>:
{
 800063c:	b570      	push	{r4, r5, r6, lr}
 800063e:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8000640:	2024      	movs	r0, #36	; 0x24
 8000642:	5c20      	ldrb	r0, [r4, r0]
 8000644:	2801      	cmp	r0, #1
 8000646:	d032      	beq.n	80006ae <HAL_DMA_Start_IT+0x72>
 8000648:	2501      	movs	r5, #1
 800064a:	2024      	movs	r0, #36	; 0x24
 800064c:	5425      	strb	r5, [r4, r0]
  if(HAL_DMA_STATE_READY == hdma->State)
 800064e:	3001      	adds	r0, #1
 8000650:	5c20      	ldrb	r0, [r4, r0]
 8000652:	2801      	cmp	r0, #1
 8000654:	d004      	beq.n	8000660 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8000656:	2200      	movs	r2, #0
 8000658:	2324      	movs	r3, #36	; 0x24
 800065a:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 800065c:	2002      	movs	r0, #2
}
 800065e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8000660:	3501      	adds	r5, #1
 8000662:	3024      	adds	r0, #36	; 0x24
 8000664:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000666:	2000      	movs	r0, #0
 8000668:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800066a:	6825      	ldr	r5, [r4, #0]
 800066c:	6828      	ldr	r0, [r5, #0]
 800066e:	2601      	movs	r6, #1
 8000670:	43b0      	bics	r0, r6
 8000672:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000674:	0020      	movs	r0, r4
 8000676:	f7ff ff7d 	bl	8000574 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 800067a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800067c:	2b00      	cmp	r3, #0
 800067e:	d00b      	beq.n	8000698 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000680:	6822      	ldr	r2, [r4, #0]
 8000682:	6813      	ldr	r3, [r2, #0]
 8000684:	210e      	movs	r1, #14
 8000686:	430b      	orrs	r3, r1
 8000688:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800068a:	6822      	ldr	r2, [r4, #0]
 800068c:	6813      	ldr	r3, [r2, #0]
 800068e:	2101      	movs	r1, #1
 8000690:	430b      	orrs	r3, r1
 8000692:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000694:	2000      	movs	r0, #0
 8000696:	e7e2      	b.n	800065e <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000698:	6822      	ldr	r2, [r4, #0]
 800069a:	6813      	ldr	r3, [r2, #0]
 800069c:	2104      	movs	r1, #4
 800069e:	438b      	bics	r3, r1
 80006a0:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80006a2:	6822      	ldr	r2, [r4, #0]
 80006a4:	6813      	ldr	r3, [r2, #0]
 80006a6:	3106      	adds	r1, #6
 80006a8:	430b      	orrs	r3, r1
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	e7ed      	b.n	800068a <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80006ae:	2002      	movs	r0, #2
 80006b0:	e7d5      	b.n	800065e <HAL_DMA_Start_IT+0x22>

080006b2 <HAL_DMA_Abort_IT>:
{
 80006b2:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80006b4:	2325      	movs	r3, #37	; 0x25
 80006b6:	5cc3      	ldrb	r3, [r0, r3]
 80006b8:	2b02      	cmp	r3, #2
 80006ba:	d003      	beq.n	80006c4 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80006bc:	2304      	movs	r3, #4
 80006be:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80006c0:	2001      	movs	r0, #1
}
 80006c2:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80006c4:	6802      	ldr	r2, [r0, #0]
 80006c6:	6813      	ldr	r3, [r2, #0]
 80006c8:	210e      	movs	r1, #14
 80006ca:	438b      	bics	r3, r1
 80006cc:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80006ce:	6801      	ldr	r1, [r0, #0]
 80006d0:	680a      	ldr	r2, [r1, #0]
 80006d2:	2301      	movs	r3, #1
 80006d4:	439a      	bics	r2, r3
 80006d6:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80006d8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80006da:	221c      	movs	r2, #28
 80006dc:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80006de:	4022      	ands	r2, r4
 80006e0:	001c      	movs	r4, r3
 80006e2:	4094      	lsls	r4, r2
 80006e4:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80006e6:	2225      	movs	r2, #37	; 0x25
 80006e8:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80006ea:	2200      	movs	r2, #0
 80006ec:	3323      	adds	r3, #35	; 0x23
 80006ee:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 80006f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d002      	beq.n	80006fc <HAL_DMA_Abort_IT+0x4a>
      hdma->XferAbortCallback(hdma);
 80006f6:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80006f8:	2000      	movs	r0, #0
 80006fa:	e7e2      	b.n	80006c2 <HAL_DMA_Abort_IT+0x10>
 80006fc:	2000      	movs	r0, #0
 80006fe:	e7e0      	b.n	80006c2 <HAL_DMA_Abort_IT+0x10>

08000700 <HAL_DMA_IRQHandler>:
{
 8000700:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000702:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000704:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000706:	6804      	ldr	r4, [r0, #0]
 8000708:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800070a:	231c      	movs	r3, #28
 800070c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800070e:	4013      	ands	r3, r2
 8000710:	2204      	movs	r2, #4
 8000712:	409a      	lsls	r2, r3
 8000714:	420a      	tst	r2, r1
 8000716:	d014      	beq.n	8000742 <HAL_DMA_IRQHandler+0x42>
 8000718:	076a      	lsls	r2, r5, #29
 800071a:	d512      	bpl.n	8000742 <HAL_DMA_IRQHandler+0x42>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800071c:	6823      	ldr	r3, [r4, #0]
 800071e:	069b      	lsls	r3, r3, #26
 8000720:	d403      	bmi.n	800072a <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000722:	6823      	ldr	r3, [r4, #0]
 8000724:	2204      	movs	r2, #4
 8000726:	4393      	bics	r3, r2
 8000728:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800072a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800072c:	221c      	movs	r2, #28
 800072e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000730:	401a      	ands	r2, r3
 8000732:	2304      	movs	r3, #4
 8000734:	4093      	lsls	r3, r2
 8000736:	604b      	str	r3, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8000738:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800073a:	2b00      	cmp	r3, #0
 800073c:	d000      	beq.n	8000740 <HAL_DMA_IRQHandler+0x40>
        hdma->XferHalfCpltCallback(hdma);
 800073e:	4798      	blx	r3
}
 8000740:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000742:	2202      	movs	r2, #2
 8000744:	409a      	lsls	r2, r3
 8000746:	420a      	tst	r2, r1
 8000748:	d01a      	beq.n	8000780 <HAL_DMA_IRQHandler+0x80>
 800074a:	07aa      	lsls	r2, r5, #30
 800074c:	d518      	bpl.n	8000780 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800074e:	6823      	ldr	r3, [r4, #0]
 8000750:	069b      	lsls	r3, r3, #26
 8000752:	d406      	bmi.n	8000762 <HAL_DMA_IRQHandler+0x62>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000754:	6823      	ldr	r3, [r4, #0]
 8000756:	220a      	movs	r2, #10
 8000758:	4393      	bics	r3, r2
 800075a:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800075c:	3a09      	subs	r2, #9
 800075e:	2325      	movs	r3, #37	; 0x25
 8000760:	54c2      	strb	r2, [r0, r3]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000762:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000764:	221c      	movs	r2, #28
 8000766:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000768:	401a      	ands	r2, r3
 800076a:	2302      	movs	r3, #2
 800076c:	4093      	lsls	r3, r2
 800076e:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8000770:	2200      	movs	r2, #0
 8000772:	2324      	movs	r3, #36	; 0x24
 8000774:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferCpltCallback != NULL)
 8000776:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000778:	2b00      	cmp	r3, #0
 800077a:	d0e1      	beq.n	8000740 <HAL_DMA_IRQHandler+0x40>
      hdma->XferCpltCallback(hdma);
 800077c:	4798      	blx	r3
 800077e:	e7df      	b.n	8000740 <HAL_DMA_IRQHandler+0x40>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000780:	2208      	movs	r2, #8
 8000782:	409a      	lsls	r2, r3
 8000784:	420a      	tst	r2, r1
 8000786:	d0db      	beq.n	8000740 <HAL_DMA_IRQHandler+0x40>
 8000788:	072b      	lsls	r3, r5, #28
 800078a:	d5d9      	bpl.n	8000740 <HAL_DMA_IRQHandler+0x40>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800078c:	6823      	ldr	r3, [r4, #0]
 800078e:	220e      	movs	r2, #14
 8000790:	4393      	bics	r3, r2
 8000792:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000794:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000796:	320e      	adds	r2, #14
 8000798:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800079a:	401a      	ands	r2, r3
 800079c:	2301      	movs	r3, #1
 800079e:	001c      	movs	r4, r3
 80007a0:	4094      	lsls	r4, r2
 80007a2:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80007a4:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80007a6:	2225      	movs	r2, #37	; 0x25
 80007a8:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80007aa:	2200      	movs	r2, #0
 80007ac:	3323      	adds	r3, #35	; 0x23
 80007ae:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80007b0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d0c4      	beq.n	8000740 <HAL_DMA_IRQHandler+0x40>
      hdma->XferErrorCallback(hdma);
 80007b6:	4798      	blx	r3
  return;
 80007b8:	e7c2      	b.n	8000740 <HAL_DMA_IRQHandler+0x40>
	...

080007bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	46c6      	mov	lr, r8
 80007c0:	b500      	push	{lr}
  uint32_t position = 0x00U;
 80007c2:	2300      	movs	r3, #0
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80007c4:	e091      	b.n	80008ea <HAL_GPIO_Init+0x12e>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 80007c6:	08df      	lsrs	r7, r3, #3
 80007c8:	3708      	adds	r7, #8
 80007ca:	00bf      	lsls	r7, r7, #2
 80007cc:	583e      	ldr	r6, [r7, r0]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80007ce:	2507      	movs	r5, #7
 80007d0:	401d      	ands	r5, r3
 80007d2:	00ad      	lsls	r5, r5, #2
 80007d4:	220f      	movs	r2, #15
 80007d6:	40aa      	lsls	r2, r5
 80007d8:	4396      	bics	r6, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80007da:	690a      	ldr	r2, [r1, #16]
 80007dc:	40aa      	lsls	r2, r5
 80007de:	0015      	movs	r5, r2
 80007e0:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 80007e2:	503d      	str	r5, [r7, r0]
 80007e4:	e091      	b.n	800090a <HAL_GPIO_Init+0x14e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007e6:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80007e8:	005f      	lsls	r7, r3, #1
 80007ea:	2603      	movs	r6, #3
 80007ec:	40be      	lsls	r6, r7
 80007ee:	43b5      	bics	r5, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007f0:	68ce      	ldr	r6, [r1, #12]
 80007f2:	40be      	lsls	r6, r7
 80007f4:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80007f6:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80007f8:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007fa:	43a5      	bics	r5, r4
 80007fc:	002c      	movs	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007fe:	684a      	ldr	r2, [r1, #4]
 8000800:	0916      	lsrs	r6, r2, #4
 8000802:	2501      	movs	r5, #1
 8000804:	4035      	ands	r5, r6
 8000806:	409d      	lsls	r5, r3
 8000808:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800080a:	6044      	str	r4, [r0, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800080c:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800080e:	005e      	lsls	r6, r3, #1
 8000810:	2403      	movs	r4, #3
 8000812:	0027      	movs	r7, r4
 8000814:	40b7      	lsls	r7, r6
 8000816:	43ff      	mvns	r7, r7
 8000818:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800081a:	684a      	ldr	r2, [r1, #4]
 800081c:	4014      	ands	r4, r2
 800081e:	40b4      	lsls	r4, r6
 8000820:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8000822:	6004      	str	r4, [r0, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000824:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000826:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8000828:	688d      	ldr	r5, [r1, #8]
 800082a:	40b5      	lsls	r5, r6
 800082c:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800082e:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000830:	684a      	ldr	r2, [r1, #4]
 8000832:	00d2      	lsls	r2, r2, #3
 8000834:	d558      	bpl.n	80008e8 <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000836:	4d42      	ldr	r5, [pc, #264]	; (8000940 <HAL_GPIO_Init+0x184>)
 8000838:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 800083a:	2601      	movs	r6, #1
 800083c:	4334      	orrs	r4, r6
 800083e:	636c      	str	r4, [r5, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8000840:	089c      	lsrs	r4, r3, #2
 8000842:	1ca5      	adds	r5, r4, #2
 8000844:	00ad      	lsls	r5, r5, #2
 8000846:	4e3f      	ldr	r6, [pc, #252]	; (8000944 <HAL_GPIO_Init+0x188>)
 8000848:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800084a:	2703      	movs	r7, #3
 800084c:	401f      	ands	r7, r3
 800084e:	00bd      	lsls	r5, r7, #2
 8000850:	270f      	movs	r7, #15
 8000852:	40af      	lsls	r7, r5
 8000854:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000856:	27a0      	movs	r7, #160	; 0xa0
 8000858:	05ff      	lsls	r7, r7, #23
 800085a:	42b8      	cmp	r0, r7
 800085c:	d063      	beq.n	8000926 <HAL_GPIO_Init+0x16a>
 800085e:	4f3a      	ldr	r7, [pc, #232]	; (8000948 <HAL_GPIO_Init+0x18c>)
 8000860:	42b8      	cmp	r0, r7
 8000862:	d062      	beq.n	800092a <HAL_GPIO_Init+0x16e>
 8000864:	4f39      	ldr	r7, [pc, #228]	; (800094c <HAL_GPIO_Init+0x190>)
 8000866:	42b8      	cmp	r0, r7
 8000868:	d061      	beq.n	800092e <HAL_GPIO_Init+0x172>
 800086a:	4f39      	ldr	r7, [pc, #228]	; (8000950 <HAL_GPIO_Init+0x194>)
 800086c:	42b8      	cmp	r0, r7
 800086e:	d060      	beq.n	8000932 <HAL_GPIO_Init+0x176>
 8000870:	4f38      	ldr	r7, [pc, #224]	; (8000954 <HAL_GPIO_Init+0x198>)
 8000872:	42b8      	cmp	r0, r7
 8000874:	d05f      	beq.n	8000936 <HAL_GPIO_Init+0x17a>
 8000876:	4f38      	ldr	r7, [pc, #224]	; (8000958 <HAL_GPIO_Init+0x19c>)
 8000878:	42b8      	cmp	r0, r7
 800087a:	d052      	beq.n	8000922 <HAL_GPIO_Init+0x166>
 800087c:	2706      	movs	r7, #6
 800087e:	40af      	lsls	r7, r5
 8000880:	003d      	movs	r5, r7
 8000882:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000884:	3402      	adds	r4, #2
 8000886:	00a4      	lsls	r4, r4, #2
 8000888:	4e2e      	ldr	r6, [pc, #184]	; (8000944 <HAL_GPIO_Init+0x188>)
 800088a:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800088c:	4c33      	ldr	r4, [pc, #204]	; (800095c <HAL_GPIO_Init+0x1a0>)
 800088e:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000890:	4642      	mov	r2, r8
 8000892:	43d4      	mvns	r4, r2
 8000894:	0026      	movs	r6, r4
 8000896:	402e      	ands	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000898:	684a      	ldr	r2, [r1, #4]
 800089a:	03d2      	lsls	r2, r2, #15
 800089c:	d502      	bpl.n	80008a4 <HAL_GPIO_Init+0xe8>
        {
          temp |= iocurrent;
 800089e:	4642      	mov	r2, r8
 80008a0:	4315      	orrs	r5, r2
 80008a2:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 80008a4:	4d2d      	ldr	r5, [pc, #180]	; (800095c <HAL_GPIO_Init+0x1a0>)
 80008a6:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 80008a8:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 80008aa:	002e      	movs	r6, r5
 80008ac:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008ae:	684a      	ldr	r2, [r1, #4]
 80008b0:	0392      	lsls	r2, r2, #14
 80008b2:	d502      	bpl.n	80008ba <HAL_GPIO_Init+0xfe>
        {
          temp |= iocurrent;
 80008b4:	4642      	mov	r2, r8
 80008b6:	4315      	orrs	r5, r2
 80008b8:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 80008ba:	4d28      	ldr	r5, [pc, #160]	; (800095c <HAL_GPIO_Init+0x1a0>)
 80008bc:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008be:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80008c0:	002e      	movs	r6, r5
 80008c2:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008c4:	684a      	ldr	r2, [r1, #4]
 80008c6:	02d2      	lsls	r2, r2, #11
 80008c8:	d502      	bpl.n	80008d0 <HAL_GPIO_Init+0x114>
        {
          temp |= iocurrent;
 80008ca:	4642      	mov	r2, r8
 80008cc:	4315      	orrs	r5, r2
 80008ce:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 80008d0:	4d22      	ldr	r5, [pc, #136]	; (800095c <HAL_GPIO_Init+0x1a0>)
 80008d2:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 80008d4:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 80008d6:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008d8:	684a      	ldr	r2, [r1, #4]
 80008da:	0292      	lsls	r2, r2, #10
 80008dc:	d502      	bpl.n	80008e4 <HAL_GPIO_Init+0x128>
        {
          temp |= iocurrent;
 80008de:	4642      	mov	r2, r8
 80008e0:	432a      	orrs	r2, r5
 80008e2:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 80008e4:	4a1d      	ldr	r2, [pc, #116]	; (800095c <HAL_GPIO_Init+0x1a0>)
 80008e6:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 80008e8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 80008ea:	680a      	ldr	r2, [r1, #0]
 80008ec:	0014      	movs	r4, r2
 80008ee:	40dc      	lsrs	r4, r3
 80008f0:	d023      	beq.n	800093a <HAL_GPIO_Init+0x17e>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80008f2:	2401      	movs	r4, #1
 80008f4:	409c      	lsls	r4, r3
 80008f6:	4022      	ands	r2, r4
 80008f8:	4690      	mov	r8, r2
    if(iocurrent)
 80008fa:	d0f5      	beq.n	80008e8 <HAL_GPIO_Init+0x12c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80008fc:	684d      	ldr	r5, [r1, #4]
 80008fe:	2d02      	cmp	r5, #2
 8000900:	d100      	bne.n	8000904 <HAL_GPIO_Init+0x148>
 8000902:	e760      	b.n	80007c6 <HAL_GPIO_Init+0xa>
 8000904:	2d12      	cmp	r5, #18
 8000906:	d100      	bne.n	800090a <HAL_GPIO_Init+0x14e>
 8000908:	e75d      	b.n	80007c6 <HAL_GPIO_Init+0xa>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800090a:	684d      	ldr	r5, [r1, #4]
 800090c:	1e6e      	subs	r6, r5, #1
 800090e:	2e01      	cmp	r6, #1
 8000910:	d800      	bhi.n	8000914 <HAL_GPIO_Init+0x158>
 8000912:	e768      	b.n	80007e6 <HAL_GPIO_Init+0x2a>
 8000914:	2d11      	cmp	r5, #17
 8000916:	d100      	bne.n	800091a <HAL_GPIO_Init+0x15e>
 8000918:	e765      	b.n	80007e6 <HAL_GPIO_Init+0x2a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800091a:	2d12      	cmp	r5, #18
 800091c:	d000      	beq.n	8000920 <HAL_GPIO_Init+0x164>
 800091e:	e775      	b.n	800080c <HAL_GPIO_Init+0x50>
 8000920:	e761      	b.n	80007e6 <HAL_GPIO_Init+0x2a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000922:	2705      	movs	r7, #5
 8000924:	e7ab      	b.n	800087e <HAL_GPIO_Init+0xc2>
 8000926:	2700      	movs	r7, #0
 8000928:	e7a9      	b.n	800087e <HAL_GPIO_Init+0xc2>
 800092a:	2701      	movs	r7, #1
 800092c:	e7a7      	b.n	800087e <HAL_GPIO_Init+0xc2>
 800092e:	2702      	movs	r7, #2
 8000930:	e7a5      	b.n	800087e <HAL_GPIO_Init+0xc2>
 8000932:	2703      	movs	r7, #3
 8000934:	e7a3      	b.n	800087e <HAL_GPIO_Init+0xc2>
 8000936:	2704      	movs	r7, #4
 8000938:	e7a1      	b.n	800087e <HAL_GPIO_Init+0xc2>
  }
}
 800093a:	bc04      	pop	{r2}
 800093c:	4690      	mov	r8, r2
 800093e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000940:	40021000 	.word	0x40021000
 8000944:	40010000 	.word	0x40010000
 8000948:	50000400 	.word	0x50000400
 800094c:	50000800 	.word	0x50000800
 8000950:	50000c00 	.word	0x50000c00
 8000954:	50001000 	.word	0x50001000
 8000958:	50001c00 	.word	0x50001c00
 800095c:	40010400 	.word	0x40010400

08000960 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8000960:	2a00      	cmp	r2, #0
 8000962:	d101      	bne.n	8000968 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 8000964:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8000966:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8000968:	6181      	str	r1, [r0, #24]
 800096a:	e7fc      	b.n	8000966 <HAL_GPIO_WritePin+0x6>

0800096c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800096c:	6943      	ldr	r3, [r0, #20]
 800096e:	4059      	eors	r1, r3
 8000970:	6141      	str	r1, [r0, #20]
}
 8000972:	4770      	bx	lr

08000974 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8000974:	4770      	bx	lr
	...

08000978 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000978:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800097a:	4b05      	ldr	r3, [pc, #20]	; (8000990 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	4218      	tst	r0, r3
 8000980:	d100      	bne.n	8000984 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8000982:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000984:	4b02      	ldr	r3, [pc, #8]	; (8000990 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000986:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000988:	f7ff fff4 	bl	8000974 <HAL_GPIO_EXTI_Callback>
}
 800098c:	e7f9      	b.n	8000982 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	40010400 	.word	0x40010400

08000994 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000994:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8000996:	4b1f      	ldr	r3, [pc, #124]	; (8000a14 <HAL_RCC_GetSysClockFreq+0x80>)
 8000998:	68d9      	ldr	r1, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800099a:	230c      	movs	r3, #12
 800099c:	400b      	ands	r3, r1
 800099e:	2b08      	cmp	r3, #8
 80009a0:	d033      	beq.n	8000a0a <HAL_RCC_GetSysClockFreq+0x76>
 80009a2:	2b0c      	cmp	r3, #12
 80009a4:	d011      	beq.n	80009ca <HAL_RCC_GetSysClockFreq+0x36>
 80009a6:	2b04      	cmp	r3, #4
 80009a8:	d009      	beq.n	80009be <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80009aa:	4b1a      	ldr	r3, [pc, #104]	; (8000a14 <HAL_RCC_GetSysClockFreq+0x80>)
 80009ac:	685a      	ldr	r2, [r3, #4]
 80009ae:	0b52      	lsrs	r2, r2, #13
 80009b0:	2307      	movs	r3, #7
 80009b2:	4013      	ands	r3, r2
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80009b4:	3301      	adds	r3, #1
 80009b6:	2080      	movs	r0, #128	; 0x80
 80009b8:	0200      	lsls	r0, r0, #8
 80009ba:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 80009bc:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80009be:	4b15      	ldr	r3, [pc, #84]	; (8000a14 <HAL_RCC_GetSysClockFreq+0x80>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	06db      	lsls	r3, r3, #27
 80009c4:	d523      	bpl.n	8000a0e <HAL_RCC_GetSysClockFreq+0x7a>
        sysclockfreq =  (HSI_VALUE >> 2);
 80009c6:	4814      	ldr	r0, [pc, #80]	; (8000a18 <HAL_RCC_GetSysClockFreq+0x84>)
 80009c8:	e7f8      	b.n	80009bc <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80009ca:	0c8a      	lsrs	r2, r1, #18
 80009cc:	230f      	movs	r3, #15
 80009ce:	4013      	ands	r3, r2
 80009d0:	4a12      	ldr	r2, [pc, #72]	; (8000a1c <HAL_RCC_GetSysClockFreq+0x88>)
 80009d2:	5cd0      	ldrb	r0, [r2, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80009d4:	0d89      	lsrs	r1, r1, #22
 80009d6:	2303      	movs	r3, #3
 80009d8:	4019      	ands	r1, r3
 80009da:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80009dc:	4b0d      	ldr	r3, [pc, #52]	; (8000a14 <HAL_RCC_GetSysClockFreq+0x80>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	03db      	lsls	r3, r3, #15
 80009e2:	d408      	bmi.n	80009f6 <HAL_RCC_GetSysClockFreq+0x62>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80009e4:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <HAL_RCC_GetSysClockFreq+0x80>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	06db      	lsls	r3, r3, #27
 80009ea:	d509      	bpl.n	8000a00 <HAL_RCC_GetSysClockFreq+0x6c>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <HAL_RCC_GetSysClockFreq+0x84>)
 80009ee:	4358      	muls	r0, r3
 80009f0:	f7ff fb8a 	bl	8000108 <__udivsi3>
 80009f4:	e7e2      	b.n	80009bc <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (HSE_VALUE * pllm) / plld;
 80009f6:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <HAL_RCC_GetSysClockFreq+0x8c>)
 80009f8:	4358      	muls	r0, r3
 80009fa:	f7ff fb85 	bl	8000108 <__udivsi3>
 80009fe:	e7dd      	b.n	80009bc <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (HSI_VALUE * pllm) / plld;
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <HAL_RCC_GetSysClockFreq+0x90>)
 8000a02:	4358      	muls	r0, r3
 8000a04:	f7ff fb80 	bl	8000108 <__udivsi3>
 8000a08:	e7d8      	b.n	80009bc <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8000a0a:	4805      	ldr	r0, [pc, #20]	; (8000a20 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000a0c:	e7d6      	b.n	80009bc <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <HAL_RCC_GetSysClockFreq+0x90>)
  return sysclockfreq;
 8000a10:	e7d4      	b.n	80009bc <HAL_RCC_GetSysClockFreq+0x28>
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	40021000 	.word	0x40021000
 8000a18:	003d0900 	.word	0x003d0900
 8000a1c:	080055d0 	.word	0x080055d0
 8000a20:	007a1200 	.word	0x007a1200
 8000a24:	00f42400 	.word	0x00f42400

08000a28 <HAL_RCC_OscConfig>:
{
 8000a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 8000a2e:	d100      	bne.n	8000a32 <HAL_RCC_OscConfig+0xa>
 8000a30:	e29c      	b.n	8000f6c <HAL_RCC_OscConfig+0x544>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a32:	4bb2      	ldr	r3, [pc, #712]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000a34:	68da      	ldr	r2, [r3, #12]
 8000a36:	250c      	movs	r5, #12
 8000a38:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a3a:	68de      	ldr	r6, [r3, #12]
 8000a3c:	2380      	movs	r3, #128	; 0x80
 8000a3e:	025b      	lsls	r3, r3, #9
 8000a40:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a42:	6803      	ldr	r3, [r0, #0]
 8000a44:	07db      	lsls	r3, r3, #31
 8000a46:	d536      	bpl.n	8000ab6 <HAL_RCC_OscConfig+0x8e>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a48:	2d08      	cmp	r5, #8
 8000a4a:	d02c      	beq.n	8000aa6 <HAL_RCC_OscConfig+0x7e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a4c:	2d0c      	cmp	r5, #12
 8000a4e:	d028      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a50:	6863      	ldr	r3, [r4, #4]
 8000a52:	2280      	movs	r2, #128	; 0x80
 8000a54:	0252      	lsls	r2, r2, #9
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d055      	beq.n	8000b06 <HAL_RCC_OscConfig+0xde>
 8000a5a:	22a0      	movs	r2, #160	; 0xa0
 8000a5c:	02d2      	lsls	r2, r2, #11
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d058      	beq.n	8000b14 <HAL_RCC_OscConfig+0xec>
 8000a62:	4ba6      	ldr	r3, [pc, #664]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	49a6      	ldr	r1, [pc, #664]	; (8000d00 <HAL_RCC_OscConfig+0x2d8>)
 8000a68:	400a      	ands	r2, r1
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	2180      	movs	r1, #128	; 0x80
 8000a70:	0249      	lsls	r1, r1, #9
 8000a72:	400a      	ands	r2, r1
 8000a74:	9201      	str	r2, [sp, #4]
 8000a76:	9a01      	ldr	r2, [sp, #4]
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	49a2      	ldr	r1, [pc, #648]	; (8000d04 <HAL_RCC_OscConfig+0x2dc>)
 8000a7c:	400a      	ands	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a80:	6863      	ldr	r3, [r4, #4]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d052      	beq.n	8000b2c <HAL_RCC_OscConfig+0x104>
        tickstart = HAL_GetTick();
 8000a86:	f7ff fd09 	bl	800049c <HAL_GetTick>
 8000a8a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000a8c:	4b9b      	ldr	r3, [pc, #620]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	039b      	lsls	r3, r3, #14
 8000a92:	d410      	bmi.n	8000ab6 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a94:	f7ff fd02 	bl	800049c <HAL_GetTick>
 8000a98:	1bc0      	subs	r0, r0, r7
 8000a9a:	2864      	cmp	r0, #100	; 0x64
 8000a9c:	d9f6      	bls.n	8000a8c <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
 8000a9e:	2003      	movs	r0, #3
 8000aa0:	e265      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000aa2:	2e00      	cmp	r6, #0
 8000aa4:	d0d4      	beq.n	8000a50 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aa6:	4b95      	ldr	r3, [pc, #596]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	039b      	lsls	r3, r3, #14
 8000aac:	d503      	bpl.n	8000ab6 <HAL_RCC_OscConfig+0x8e>
 8000aae:	6863      	ldr	r3, [r4, #4]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d100      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x8e>
 8000ab4:	e25d      	b.n	8000f72 <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ab6:	6823      	ldr	r3, [r4, #0]
 8000ab8:	079b      	lsls	r3, r3, #30
 8000aba:	d56c      	bpl.n	8000b96 <HAL_RCC_OscConfig+0x16e>
    hsi_state = RCC_OscInitStruct->HSIState;
 8000abc:	68e3      	ldr	r3, [r4, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000abe:	069a      	lsls	r2, r3, #26
 8000ac0:	d505      	bpl.n	8000ace <HAL_RCC_OscConfig+0xa6>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000ac2:	488e      	ldr	r0, [pc, #568]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000ac4:	6802      	ldr	r2, [r0, #0]
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	6002      	str	r2, [r0, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000acc:	438b      	bics	r3, r1
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ace:	2d04      	cmp	r5, #4
 8000ad0:	d03c      	beq.n	8000b4c <HAL_RCC_OscConfig+0x124>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000ad2:	2d0c      	cmp	r5, #12
 8000ad4:	d038      	beq.n	8000b48 <HAL_RCC_OscConfig+0x120>
      if(hsi_state != RCC_HSI_OFF)
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d100      	bne.n	8000adc <HAL_RCC_OscConfig+0xb4>
 8000ada:	e0b0      	b.n	8000c3e <HAL_RCC_OscConfig+0x216>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000adc:	4987      	ldr	r1, [pc, #540]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000ade:	680a      	ldr	r2, [r1, #0]
 8000ae0:	2009      	movs	r0, #9
 8000ae2:	4382      	bics	r2, r0
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8000ae8:	f7ff fcd8 	bl	800049c <HAL_GetTick>
 8000aec:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000aee:	4b83      	ldr	r3, [pc, #524]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	075b      	lsls	r3, r3, #29
 8000af4:	d500      	bpl.n	8000af8 <HAL_RCC_OscConfig+0xd0>
 8000af6:	e099      	b.n	8000c2c <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000af8:	f7ff fcd0 	bl	800049c <HAL_GetTick>
 8000afc:	1b80      	subs	r0, r0, r6
 8000afe:	2802      	cmp	r0, #2
 8000b00:	d9f5      	bls.n	8000aee <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 8000b02:	2003      	movs	r0, #3
 8000b04:	e233      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b06:	4a7d      	ldr	r2, [pc, #500]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000b08:	6811      	ldr	r1, [r2, #0]
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	025b      	lsls	r3, r3, #9
 8000b0e:	430b      	orrs	r3, r1
 8000b10:	6013      	str	r3, [r2, #0]
 8000b12:	e7b5      	b.n	8000a80 <HAL_RCC_OscConfig+0x58>
 8000b14:	4b79      	ldr	r3, [pc, #484]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000b16:	6819      	ldr	r1, [r3, #0]
 8000b18:	2280      	movs	r2, #128	; 0x80
 8000b1a:	02d2      	lsls	r2, r2, #11
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	6819      	ldr	r1, [r3, #0]
 8000b22:	2280      	movs	r2, #128	; 0x80
 8000b24:	0252      	lsls	r2, r2, #9
 8000b26:	430a      	orrs	r2, r1
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	e7a9      	b.n	8000a80 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8000b2c:	f7ff fcb6 	bl	800049c <HAL_GetTick>
 8000b30:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000b32:	4b72      	ldr	r3, [pc, #456]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	039b      	lsls	r3, r3, #14
 8000b38:	d5bd      	bpl.n	8000ab6 <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b3a:	f7ff fcaf 	bl	800049c <HAL_GetTick>
 8000b3e:	1bc0      	subs	r0, r0, r7
 8000b40:	2864      	cmp	r0, #100	; 0x64
 8000b42:	d9f6      	bls.n	8000b32 <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8000b44:	2003      	movs	r0, #3
 8000b46:	e212      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b48:	2e00      	cmp	r6, #0
 8000b4a:	d1c4      	bne.n	8000ad6 <HAL_RCC_OscConfig+0xae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000b4c:	4a6b      	ldr	r2, [pc, #428]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000b4e:	6812      	ldr	r2, [r2, #0]
 8000b50:	0752      	lsls	r2, r2, #29
 8000b52:	d502      	bpl.n	8000b5a <HAL_RCC_OscConfig+0x132>
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d100      	bne.n	8000b5a <HAL_RCC_OscConfig+0x132>
 8000b58:	e20d      	b.n	8000f76 <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b5a:	4e68      	ldr	r6, [pc, #416]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000b5c:	6872      	ldr	r2, [r6, #4]
 8000b5e:	496a      	ldr	r1, [pc, #424]	; (8000d08 <HAL_RCC_OscConfig+0x2e0>)
 8000b60:	400a      	ands	r2, r1
 8000b62:	6921      	ldr	r1, [r4, #16]
 8000b64:	0209      	lsls	r1, r1, #8
 8000b66:	430a      	orrs	r2, r1
 8000b68:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000b6a:	6832      	ldr	r2, [r6, #0]
 8000b6c:	2109      	movs	r1, #9
 8000b6e:	438a      	bics	r2, r1
 8000b70:	4313      	orrs	r3, r2
 8000b72:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b74:	f7ff ff0e 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 8000b78:	68f2      	ldr	r2, [r6, #12]
 8000b7a:	0912      	lsrs	r2, r2, #4
 8000b7c:	230f      	movs	r3, #15
 8000b7e:	4013      	ands	r3, r2
 8000b80:	4a62      	ldr	r2, [pc, #392]	; (8000d0c <HAL_RCC_OscConfig+0x2e4>)
 8000b82:	5cd3      	ldrb	r3, [r2, r3]
 8000b84:	40d8      	lsrs	r0, r3
 8000b86:	4b62      	ldr	r3, [pc, #392]	; (8000d10 <HAL_RCC_OscConfig+0x2e8>)
 8000b88:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f7ff fc52 	bl	8000434 <HAL_InitTick>
      if(status != HAL_OK)
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d000      	beq.n	8000b96 <HAL_RCC_OscConfig+0x16e>
 8000b94:	e1eb      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b96:	6823      	ldr	r3, [r4, #0]
 8000b98:	06db      	lsls	r3, r3, #27
 8000b9a:	d52c      	bpl.n	8000bf6 <HAL_RCC_OscConfig+0x1ce>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d161      	bne.n	8000c64 <HAL_RCC_OscConfig+0x23c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ba0:	4b56      	ldr	r3, [pc, #344]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	059b      	lsls	r3, r3, #22
 8000ba6:	d503      	bpl.n	8000bb0 <HAL_RCC_OscConfig+0x188>
 8000ba8:	69e3      	ldr	r3, [r4, #28]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d100      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x188>
 8000bae:	e1e4      	b.n	8000f7a <HAL_RCC_OscConfig+0x552>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bb0:	4a52      	ldr	r2, [pc, #328]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000bb2:	6853      	ldr	r3, [r2, #4]
 8000bb4:	4957      	ldr	r1, [pc, #348]	; (8000d14 <HAL_RCC_OscConfig+0x2ec>)
 8000bb6:	400b      	ands	r3, r1
 8000bb8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000bba:	430b      	orrs	r3, r1
 8000bbc:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000bbe:	6853      	ldr	r3, [r2, #4]
 8000bc0:	021b      	lsls	r3, r3, #8
 8000bc2:	0a1b      	lsrs	r3, r3, #8
 8000bc4:	6a21      	ldr	r1, [r4, #32]
 8000bc6:	0609      	lsls	r1, r1, #24
 8000bc8:	430b      	orrs	r3, r1
 8000bca:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000bcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000bce:	0b59      	lsrs	r1, r3, #13
 8000bd0:	3101      	adds	r1, #1
 8000bd2:	2380      	movs	r3, #128	; 0x80
 8000bd4:	021b      	lsls	r3, r3, #8
 8000bd6:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000bd8:	68d1      	ldr	r1, [r2, #12]
 8000bda:	0909      	lsrs	r1, r1, #4
 8000bdc:	220f      	movs	r2, #15
 8000bde:	400a      	ands	r2, r1
 8000be0:	494a      	ldr	r1, [pc, #296]	; (8000d0c <HAL_RCC_OscConfig+0x2e4>)
 8000be2:	5c8a      	ldrb	r2, [r1, r2]
 8000be4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000be6:	4a4a      	ldr	r2, [pc, #296]	; (8000d10 <HAL_RCC_OscConfig+0x2e8>)
 8000be8:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000bea:	2000      	movs	r0, #0
 8000bec:	f7ff fc22 	bl	8000434 <HAL_InitTick>
        if(status != HAL_OK)
 8000bf0:	2800      	cmp	r0, #0
 8000bf2:	d000      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x1ce>
 8000bf4:	e1bb      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bf6:	6823      	ldr	r3, [r4, #0]
 8000bf8:	071b      	lsls	r3, r3, #28
 8000bfa:	d400      	bmi.n	8000bfe <HAL_RCC_OscConfig+0x1d6>
 8000bfc:	e08e      	b.n	8000d1c <HAL_RCC_OscConfig+0x2f4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bfe:	6963      	ldr	r3, [r4, #20]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d068      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x2ae>
      __HAL_RCC_LSI_ENABLE();
 8000c04:	4a3d      	ldr	r2, [pc, #244]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c06:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8000c08:	2101      	movs	r1, #1
 8000c0a:	430b      	orrs	r3, r1
 8000c0c:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000c0e:	f7ff fc45 	bl	800049c <HAL_GetTick>
 8000c12:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000c14:	4b39      	ldr	r3, [pc, #228]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c18:	079b      	lsls	r3, r3, #30
 8000c1a:	d500      	bpl.n	8000c1e <HAL_RCC_OscConfig+0x1f6>
 8000c1c:	e07e      	b.n	8000d1c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c1e:	f7ff fc3d 	bl	800049c <HAL_GetTick>
 8000c22:	1b80      	subs	r0, r0, r6
 8000c24:	2802      	cmp	r0, #2
 8000c26:	d9f5      	bls.n	8000c14 <HAL_RCC_OscConfig+0x1ec>
          return HAL_TIMEOUT;
 8000c28:	2003      	movs	r0, #3
 8000c2a:	e1a0      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c2c:	4933      	ldr	r1, [pc, #204]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c2e:	684b      	ldr	r3, [r1, #4]
 8000c30:	4a35      	ldr	r2, [pc, #212]	; (8000d08 <HAL_RCC_OscConfig+0x2e0>)
 8000c32:	4013      	ands	r3, r2
 8000c34:	6922      	ldr	r2, [r4, #16]
 8000c36:	0212      	lsls	r2, r2, #8
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	604b      	str	r3, [r1, #4]
 8000c3c:	e7ab      	b.n	8000b96 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 8000c3e:	4a2f      	ldr	r2, [pc, #188]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c40:	6813      	ldr	r3, [r2, #0]
 8000c42:	2101      	movs	r1, #1
 8000c44:	438b      	bics	r3, r1
 8000c46:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000c48:	f7ff fc28 	bl	800049c <HAL_GetTick>
 8000c4c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000c4e:	4b2b      	ldr	r3, [pc, #172]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	075b      	lsls	r3, r3, #29
 8000c54:	d59f      	bpl.n	8000b96 <HAL_RCC_OscConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c56:	f7ff fc21 	bl	800049c <HAL_GetTick>
 8000c5a:	1b80      	subs	r0, r0, r6
 8000c5c:	2802      	cmp	r0, #2
 8000c5e:	d9f6      	bls.n	8000c4e <HAL_RCC_OscConfig+0x226>
            return HAL_TIMEOUT;
 8000c60:	2003      	movs	r0, #3
 8000c62:	e184      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000c64:	69e3      	ldr	r3, [r4, #28]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d022      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x288>
        __HAL_RCC_MSI_ENABLE();
 8000c6a:	4a24      	ldr	r2, [pc, #144]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c6c:	6811      	ldr	r1, [r2, #0]
 8000c6e:	2380      	movs	r3, #128	; 0x80
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	430b      	orrs	r3, r1
 8000c74:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000c76:	f7ff fc11 	bl	800049c <HAL_GetTick>
 8000c7a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000c7c:	4b1f      	ldr	r3, [pc, #124]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	059b      	lsls	r3, r3, #22
 8000c82:	d406      	bmi.n	8000c92 <HAL_RCC_OscConfig+0x26a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c84:	f7ff fc0a 	bl	800049c <HAL_GetTick>
 8000c88:	1b80      	subs	r0, r0, r6
 8000c8a:	2802      	cmp	r0, #2
 8000c8c:	d9f6      	bls.n	8000c7c <HAL_RCC_OscConfig+0x254>
            return HAL_TIMEOUT;
 8000c8e:	2003      	movs	r0, #3
 8000c90:	e16d      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c92:	4a1a      	ldr	r2, [pc, #104]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000c94:	6853      	ldr	r3, [r2, #4]
 8000c96:	491f      	ldr	r1, [pc, #124]	; (8000d14 <HAL_RCC_OscConfig+0x2ec>)
 8000c98:	400b      	ands	r3, r1
 8000c9a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000c9c:	430b      	orrs	r3, r1
 8000c9e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ca0:	6853      	ldr	r3, [r2, #4]
 8000ca2:	021b      	lsls	r3, r3, #8
 8000ca4:	0a1b      	lsrs	r3, r3, #8
 8000ca6:	6a21      	ldr	r1, [r4, #32]
 8000ca8:	0609      	lsls	r1, r1, #24
 8000caa:	430b      	orrs	r3, r1
 8000cac:	6053      	str	r3, [r2, #4]
 8000cae:	e7a2      	b.n	8000bf6 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_MSI_DISABLE();
 8000cb0:	4a12      	ldr	r2, [pc, #72]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000cb2:	6813      	ldr	r3, [r2, #0]
 8000cb4:	4918      	ldr	r1, [pc, #96]	; (8000d18 <HAL_RCC_OscConfig+0x2f0>)
 8000cb6:	400b      	ands	r3, r1
 8000cb8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000cba:	f7ff fbef 	bl	800049c <HAL_GetTick>
 8000cbe:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	059b      	lsls	r3, r3, #22
 8000cc6:	d596      	bpl.n	8000bf6 <HAL_RCC_OscConfig+0x1ce>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000cc8:	f7ff fbe8 	bl	800049c <HAL_GetTick>
 8000ccc:	1b80      	subs	r0, r0, r6
 8000cce:	2802      	cmp	r0, #2
 8000cd0:	d9f6      	bls.n	8000cc0 <HAL_RCC_OscConfig+0x298>
            return HAL_TIMEOUT;
 8000cd2:	2003      	movs	r0, #3
 8000cd4:	e14b      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
      __HAL_RCC_LSI_DISABLE();
 8000cd6:	4a09      	ldr	r2, [pc, #36]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000cd8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8000cda:	2101      	movs	r1, #1
 8000cdc:	438b      	bics	r3, r1
 8000cde:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000ce0:	f7ff fbdc 	bl	800049c <HAL_GetTick>
 8000ce4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000ce6:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <HAL_RCC_OscConfig+0x2d4>)
 8000ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000cea:	079b      	lsls	r3, r3, #30
 8000cec:	d516      	bpl.n	8000d1c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cee:	f7ff fbd5 	bl	800049c <HAL_GetTick>
 8000cf2:	1b80      	subs	r0, r0, r6
 8000cf4:	2802      	cmp	r0, #2
 8000cf6:	d9f6      	bls.n	8000ce6 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	e138      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	fffeffff 	.word	0xfffeffff
 8000d04:	fffbffff 	.word	0xfffbffff
 8000d08:	ffffe0ff 	.word	0xffffe0ff
 8000d0c:	080055b8 	.word	0x080055b8
 8000d10:	20000008 	.word	0x20000008
 8000d14:	ffff1fff 	.word	0xffff1fff
 8000d18:	fffffeff 	.word	0xfffffeff
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d1c:	6823      	ldr	r3, [r4, #0]
 8000d1e:	075b      	lsls	r3, r3, #29
 8000d20:	d578      	bpl.n	8000e14 <HAL_RCC_OscConfig+0x3ec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d22:	4b9a      	ldr	r3, [pc, #616]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	d42c      	bmi.n	8000d84 <HAL_RCC_OscConfig+0x35c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d2a:	4a98      	ldr	r2, [pc, #608]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000d2c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8000d2e:	2380      	movs	r3, #128	; 0x80
 8000d30:	055b      	lsls	r3, r3, #21
 8000d32:	430b      	orrs	r3, r1
 8000d34:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8000d36:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d38:	4b95      	ldr	r3, [pc, #596]	; (8000f90 <HAL_RCC_OscConfig+0x568>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	05db      	lsls	r3, r3, #23
 8000d3e:	d523      	bpl.n	8000d88 <HAL_RCC_OscConfig+0x360>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d40:	68a3      	ldr	r3, [r4, #8]
 8000d42:	2280      	movs	r2, #128	; 0x80
 8000d44:	0052      	lsls	r2, r2, #1
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d032      	beq.n	8000db0 <HAL_RCC_OscConfig+0x388>
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d137      	bne.n	8000dbe <HAL_RCC_OscConfig+0x396>
 8000d4e:	4b8f      	ldr	r3, [pc, #572]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000d50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d52:	4990      	ldr	r1, [pc, #576]	; (8000f94 <HAL_RCC_OscConfig+0x56c>)
 8000d54:	400a      	ands	r2, r1
 8000d56:	651a      	str	r2, [r3, #80]	; 0x50
 8000d58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d5a:	498f      	ldr	r1, [pc, #572]	; (8000f98 <HAL_RCC_OscConfig+0x570>)
 8000d5c:	400a      	ands	r2, r1
 8000d5e:	651a      	str	r2, [r3, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d60:	68a3      	ldr	r3, [r4, #8]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d045      	beq.n	8000df2 <HAL_RCC_OscConfig+0x3ca>
      tickstart = HAL_GetTick();
 8000d66:	f7ff fb99 	bl	800049c <HAL_GetTick>
 8000d6a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000d6c:	4b87      	ldr	r3, [pc, #540]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d70:	059b      	lsls	r3, r3, #22
 8000d72:	d44d      	bmi.n	8000e10 <HAL_RCC_OscConfig+0x3e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d74:	f7ff fb92 	bl	800049c <HAL_GetTick>
 8000d78:	1bc0      	subs	r0, r0, r7
 8000d7a:	4b88      	ldr	r3, [pc, #544]	; (8000f9c <HAL_RCC_OscConfig+0x574>)
 8000d7c:	4298      	cmp	r0, r3
 8000d7e:	d9f5      	bls.n	8000d6c <HAL_RCC_OscConfig+0x344>
          return HAL_TIMEOUT;
 8000d80:	2003      	movs	r0, #3
 8000d82:	e0f4      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
    FlagStatus       pwrclkchanged = RESET;
 8000d84:	2600      	movs	r6, #0
 8000d86:	e7d7      	b.n	8000d38 <HAL_RCC_OscConfig+0x310>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d88:	4a81      	ldr	r2, [pc, #516]	; (8000f90 <HAL_RCC_OscConfig+0x568>)
 8000d8a:	6811      	ldr	r1, [r2, #0]
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	430b      	orrs	r3, r1
 8000d92:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000d94:	f7ff fb82 	bl	800049c <HAL_GetTick>
 8000d98:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d9a:	4b7d      	ldr	r3, [pc, #500]	; (8000f90 <HAL_RCC_OscConfig+0x568>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	05db      	lsls	r3, r3, #23
 8000da0:	d4ce      	bmi.n	8000d40 <HAL_RCC_OscConfig+0x318>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da2:	f7ff fb7b 	bl	800049c <HAL_GetTick>
 8000da6:	1bc0      	subs	r0, r0, r7
 8000da8:	2864      	cmp	r0, #100	; 0x64
 8000daa:	d9f6      	bls.n	8000d9a <HAL_RCC_OscConfig+0x372>
          return HAL_TIMEOUT;
 8000dac:	2003      	movs	r0, #3
 8000dae:	e0de      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db0:	4a76      	ldr	r2, [pc, #472]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000db2:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8000db4:	2380      	movs	r3, #128	; 0x80
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	430b      	orrs	r3, r1
 8000dba:	6513      	str	r3, [r2, #80]	; 0x50
 8000dbc:	e7d0      	b.n	8000d60 <HAL_RCC_OscConfig+0x338>
 8000dbe:	22a0      	movs	r2, #160	; 0xa0
 8000dc0:	00d2      	lsls	r2, r2, #3
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d009      	beq.n	8000dda <HAL_RCC_OscConfig+0x3b2>
 8000dc6:	4b71      	ldr	r3, [pc, #452]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000dc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000dca:	4972      	ldr	r1, [pc, #456]	; (8000f94 <HAL_RCC_OscConfig+0x56c>)
 8000dcc:	400a      	ands	r2, r1
 8000dce:	651a      	str	r2, [r3, #80]	; 0x50
 8000dd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000dd2:	4971      	ldr	r1, [pc, #452]	; (8000f98 <HAL_RCC_OscConfig+0x570>)
 8000dd4:	400a      	ands	r2, r1
 8000dd6:	651a      	str	r2, [r3, #80]	; 0x50
 8000dd8:	e7c2      	b.n	8000d60 <HAL_RCC_OscConfig+0x338>
 8000dda:	4b6c      	ldr	r3, [pc, #432]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000ddc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8000dde:	3a01      	subs	r2, #1
 8000de0:	3aff      	subs	r2, #255	; 0xff
 8000de2:	430a      	orrs	r2, r1
 8000de4:	651a      	str	r2, [r3, #80]	; 0x50
 8000de6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8000de8:	2280      	movs	r2, #128	; 0x80
 8000dea:	0052      	lsls	r2, r2, #1
 8000dec:	430a      	orrs	r2, r1
 8000dee:	651a      	str	r2, [r3, #80]	; 0x50
 8000df0:	e7b6      	b.n	8000d60 <HAL_RCC_OscConfig+0x338>
      tickstart = HAL_GetTick();
 8000df2:	f7ff fb53 	bl	800049c <HAL_GetTick>
 8000df6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000df8:	4b64      	ldr	r3, [pc, #400]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000dfc:	059b      	lsls	r3, r3, #22
 8000dfe:	d507      	bpl.n	8000e10 <HAL_RCC_OscConfig+0x3e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e00:	f7ff fb4c 	bl	800049c <HAL_GetTick>
 8000e04:	1bc0      	subs	r0, r0, r7
 8000e06:	4b65      	ldr	r3, [pc, #404]	; (8000f9c <HAL_RCC_OscConfig+0x574>)
 8000e08:	4298      	cmp	r0, r3
 8000e0a:	d9f5      	bls.n	8000df8 <HAL_RCC_OscConfig+0x3d0>
          return HAL_TIMEOUT;
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	e0ae      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
    if(pwrclkchanged == SET)
 8000e10:	2e01      	cmp	r6, #1
 8000e12:	d021      	beq.n	8000e58 <HAL_RCC_OscConfig+0x430>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000e14:	6823      	ldr	r3, [r4, #0]
 8000e16:	069b      	lsls	r3, r3, #26
 8000e18:	d53c      	bpl.n	8000e94 <HAL_RCC_OscConfig+0x46c>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000e1a:	69a3      	ldr	r3, [r4, #24]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d021      	beq.n	8000e64 <HAL_RCC_OscConfig+0x43c>
        __HAL_RCC_HSI48_ENABLE();
 8000e20:	4b5a      	ldr	r3, [pc, #360]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000e22:	6899      	ldr	r1, [r3, #8]
 8000e24:	2001      	movs	r0, #1
 8000e26:	4301      	orrs	r1, r0
 8000e28:	6099      	str	r1, [r3, #8]
 8000e2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e2c:	4302      	orrs	r2, r0
 8000e2e:	635a      	str	r2, [r3, #52]	; 0x34
 8000e30:	4a5b      	ldr	r2, [pc, #364]	; (8000fa0 <HAL_RCC_OscConfig+0x578>)
 8000e32:	6a11      	ldr	r1, [r2, #32]
 8000e34:	2380      	movs	r3, #128	; 0x80
 8000e36:	019b      	lsls	r3, r3, #6
 8000e38:	430b      	orrs	r3, r1
 8000e3a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fb2e 	bl	800049c <HAL_GetTick>
 8000e40:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000e42:	4b52      	ldr	r3, [pc, #328]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	079b      	lsls	r3, r3, #30
 8000e48:	d424      	bmi.n	8000e94 <HAL_RCC_OscConfig+0x46c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e4a:	f7ff fb27 	bl	800049c <HAL_GetTick>
 8000e4e:	1b80      	subs	r0, r0, r6
 8000e50:	2802      	cmp	r0, #2
 8000e52:	d9f6      	bls.n	8000e42 <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 8000e54:	2003      	movs	r0, #3
 8000e56:	e08a      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e58:	4a4c      	ldr	r2, [pc, #304]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000e5a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000e5c:	4951      	ldr	r1, [pc, #324]	; (8000fa4 <HAL_RCC_OscConfig+0x57c>)
 8000e5e:	400b      	ands	r3, r1
 8000e60:	6393      	str	r3, [r2, #56]	; 0x38
 8000e62:	e7d7      	b.n	8000e14 <HAL_RCC_OscConfig+0x3ec>
        __HAL_RCC_HSI48_DISABLE();
 8000e64:	4a49      	ldr	r2, [pc, #292]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000e66:	6893      	ldr	r3, [r2, #8]
 8000e68:	2101      	movs	r1, #1
 8000e6a:	438b      	bics	r3, r1
 8000e6c:	6093      	str	r3, [r2, #8]
 8000e6e:	4a4c      	ldr	r2, [pc, #304]	; (8000fa0 <HAL_RCC_OscConfig+0x578>)
 8000e70:	6a13      	ldr	r3, [r2, #32]
 8000e72:	494d      	ldr	r1, [pc, #308]	; (8000fa8 <HAL_RCC_OscConfig+0x580>)
 8000e74:	400b      	ands	r3, r1
 8000e76:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000e78:	f7ff fb10 	bl	800049c <HAL_GetTick>
 8000e7c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000e7e:	4b43      	ldr	r3, [pc, #268]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	079b      	lsls	r3, r3, #30
 8000e84:	d506      	bpl.n	8000e94 <HAL_RCC_OscConfig+0x46c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e86:	f7ff fb09 	bl	800049c <HAL_GetTick>
 8000e8a:	1b80      	subs	r0, r0, r6
 8000e8c:	2802      	cmp	r0, #2
 8000e8e:	d9f6      	bls.n	8000e7e <HAL_RCC_OscConfig+0x456>
            return HAL_TIMEOUT;
 8000e90:	2003      	movs	r0, #3
 8000e92:	e06c      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d100      	bne.n	8000e9c <HAL_RCC_OscConfig+0x474>
 8000e9a:	e070      	b.n	8000f7e <HAL_RCC_OscConfig+0x556>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e9c:	2d0c      	cmp	r5, #12
 8000e9e:	d049      	beq.n	8000f34 <HAL_RCC_OscConfig+0x50c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d012      	beq.n	8000eca <HAL_RCC_OscConfig+0x4a2>
        __HAL_RCC_PLL_DISABLE();
 8000ea4:	4a39      	ldr	r2, [pc, #228]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000ea6:	6813      	ldr	r3, [r2, #0]
 8000ea8:	4940      	ldr	r1, [pc, #256]	; (8000fac <HAL_RCC_OscConfig+0x584>)
 8000eaa:	400b      	ands	r3, r1
 8000eac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000eae:	f7ff faf5 	bl	800049c <HAL_GetTick>
 8000eb2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000eb4:	4b35      	ldr	r3, [pc, #212]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	019b      	lsls	r3, r3, #6
 8000eba:	d539      	bpl.n	8000f30 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ebc:	f7ff faee 	bl	800049c <HAL_GetTick>
 8000ec0:	1b00      	subs	r0, r0, r4
 8000ec2:	2802      	cmp	r0, #2
 8000ec4:	d9f6      	bls.n	8000eb4 <HAL_RCC_OscConfig+0x48c>
            return HAL_TIMEOUT;
 8000ec6:	2003      	movs	r0, #3
 8000ec8:	e051      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        __HAL_RCC_PLL_DISABLE();
 8000eca:	4a30      	ldr	r2, [pc, #192]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000ecc:	6813      	ldr	r3, [r2, #0]
 8000ece:	4937      	ldr	r1, [pc, #220]	; (8000fac <HAL_RCC_OscConfig+0x584>)
 8000ed0:	400b      	ands	r3, r1
 8000ed2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fae2 	bl	800049c <HAL_GetTick>
 8000ed8:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000eda:	4b2c      	ldr	r3, [pc, #176]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	019b      	lsls	r3, r3, #6
 8000ee0:	d506      	bpl.n	8000ef0 <HAL_RCC_OscConfig+0x4c8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ee2:	f7ff fadb 	bl	800049c <HAL_GetTick>
 8000ee6:	1b40      	subs	r0, r0, r5
 8000ee8:	2802      	cmp	r0, #2
 8000eea:	d9f6      	bls.n	8000eda <HAL_RCC_OscConfig+0x4b2>
            return HAL_TIMEOUT;
 8000eec:	2003      	movs	r0, #3
 8000eee:	e03e      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ef0:	4926      	ldr	r1, [pc, #152]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000ef2:	68cb      	ldr	r3, [r1, #12]
 8000ef4:	4a2e      	ldr	r2, [pc, #184]	; (8000fb0 <HAL_RCC_OscConfig+0x588>)
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000efa:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000efc:	4302      	orrs	r2, r0
 8000efe:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000f00:	4302      	orrs	r2, r0
 8000f02:	4313      	orrs	r3, r2
 8000f04:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 8000f06:	680a      	ldr	r2, [r1, #0]
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	045b      	lsls	r3, r3, #17
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8000f10:	f7ff fac4 	bl	800049c <HAL_GetTick>
 8000f14:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8000f16:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	019b      	lsls	r3, r3, #6
 8000f1c:	d406      	bmi.n	8000f2c <HAL_RCC_OscConfig+0x504>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f1e:	f7ff fabd 	bl	800049c <HAL_GetTick>
 8000f22:	1b00      	subs	r0, r0, r4
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d9f6      	bls.n	8000f16 <HAL_RCC_OscConfig+0x4ee>
            return HAL_TIMEOUT;
 8000f28:	2003      	movs	r0, #3
 8000f2a:	e020      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
  return HAL_OK;
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	e01e      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
 8000f30:	2000      	movs	r0, #0
 8000f32:	e01c      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d024      	beq.n	8000f82 <HAL_RCC_OscConfig+0x55a>
        pll_config = RCC->CFGR;
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <HAL_RCC_OscConfig+0x564>)
 8000f3a:	68da      	ldr	r2, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	025b      	lsls	r3, r3, #9
 8000f40:	4013      	ands	r3, r2
 8000f42:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000f44:	428b      	cmp	r3, r1
 8000f46:	d001      	beq.n	8000f4c <HAL_RCC_OscConfig+0x524>
          return HAL_ERROR;
 8000f48:	2001      	movs	r0, #1
 8000f4a:	e010      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000f4c:	23f0      	movs	r3, #240	; 0xf0
 8000f4e:	039b      	lsls	r3, r3, #14
 8000f50:	4013      	ands	r3, r2
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f52:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000f54:	428b      	cmp	r3, r1
 8000f56:	d001      	beq.n	8000f5c <HAL_RCC_OscConfig+0x534>
          return HAL_ERROR;
 8000f58:	2001      	movs	r0, #1
 8000f5a:	e008      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8000f5c:	23c0      	movs	r3, #192	; 0xc0
 8000f5e:	041b      	lsls	r3, r3, #16
 8000f60:	401a      	ands	r2, r3
 8000f62:	6b63      	ldr	r3, [r4, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d00e      	beq.n	8000f86 <HAL_RCC_OscConfig+0x55e>
          return HAL_ERROR;
 8000f68:	2001      	movs	r0, #1
 8000f6a:	e000      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
    return HAL_ERROR;
 8000f6c:	2001      	movs	r0, #1
}
 8000f6e:	b003      	add	sp, #12
 8000f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8000f72:	2001      	movs	r0, #1
 8000f74:	e7fb      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        return HAL_ERROR;
 8000f76:	2001      	movs	r0, #1
 8000f78:	e7f9      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        return HAL_ERROR;
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	e7f7      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
  return HAL_OK;
 8000f7e:	2000      	movs	r0, #0
 8000f80:	e7f5      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
        return HAL_ERROR;
 8000f82:	2001      	movs	r0, #1
 8000f84:	e7f3      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
  return HAL_OK;
 8000f86:	2000      	movs	r0, #0
 8000f88:	e7f1      	b.n	8000f6e <HAL_RCC_OscConfig+0x546>
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40007000 	.word	0x40007000
 8000f94:	fffffeff 	.word	0xfffffeff
 8000f98:	fffffbff 	.word	0xfffffbff
 8000f9c:	00001388 	.word	0x00001388
 8000fa0:	40010000 	.word	0x40010000
 8000fa4:	efffffff 	.word	0xefffffff
 8000fa8:	ffffdfff 	.word	0xffffdfff
 8000fac:	feffffff 	.word	0xfeffffff
 8000fb0:	ff02ffff 	.word	0xff02ffff

08000fb4 <HAL_RCC_ClockConfig>:
{
 8000fb4:	b570      	push	{r4, r5, r6, lr}
 8000fb6:	0004      	movs	r4, r0
 8000fb8:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	d100      	bne.n	8000fc0 <HAL_RCC_ClockConfig+0xc>
 8000fbe:	e0ba      	b.n	8001136 <HAL_RCC_ClockConfig+0x182>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000fc0:	4b5f      	ldr	r3, [pc, #380]	; (8001140 <HAL_RCC_ClockConfig+0x18c>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d20b      	bcs.n	8000fe4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fcc:	495c      	ldr	r1, [pc, #368]	; (8001140 <HAL_RCC_ClockConfig+0x18c>)
 8000fce:	680b      	ldr	r3, [r1, #0]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4393      	bics	r3, r2
 8000fd4:	432b      	orrs	r3, r5
 8000fd6:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fd8:	680b      	ldr	r3, [r1, #0]
 8000fda:	401a      	ands	r2, r3
 8000fdc:	4295      	cmp	r5, r2
 8000fde:	d001      	beq.n	8000fe4 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	e0a7      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fe4:	6823      	ldr	r3, [r4, #0]
 8000fe6:	079b      	lsls	r3, r3, #30
 8000fe8:	d506      	bpl.n	8000ff8 <HAL_RCC_ClockConfig+0x44>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fea:	4a56      	ldr	r2, [pc, #344]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8000fec:	68d3      	ldr	r3, [r2, #12]
 8000fee:	21f0      	movs	r1, #240	; 0xf0
 8000ff0:	438b      	bics	r3, r1
 8000ff2:	68a1      	ldr	r1, [r4, #8]
 8000ff4:	430b      	orrs	r3, r1
 8000ff6:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ff8:	6823      	ldr	r3, [r4, #0]
 8000ffa:	07db      	lsls	r3, r3, #31
 8000ffc:	d564      	bpl.n	80010c8 <HAL_RCC_ClockConfig+0x114>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ffe:	6863      	ldr	r3, [r4, #4]
 8001000:	2b02      	cmp	r3, #2
 8001002:	d025      	beq.n	8001050 <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001004:	2b03      	cmp	r3, #3
 8001006:	d029      	beq.n	800105c <HAL_RCC_ClockConfig+0xa8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001008:	2b01      	cmp	r3, #1
 800100a:	d02d      	beq.n	8001068 <HAL_RCC_ClockConfig+0xb4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800100c:	4a4d      	ldr	r2, [pc, #308]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 800100e:	6812      	ldr	r2, [r2, #0]
 8001010:	0592      	lsls	r2, r2, #22
 8001012:	d400      	bmi.n	8001016 <HAL_RCC_ClockConfig+0x62>
 8001014:	e091      	b.n	800113a <HAL_RCC_ClockConfig+0x186>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001016:	494b      	ldr	r1, [pc, #300]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8001018:	68ca      	ldr	r2, [r1, #12]
 800101a:	2003      	movs	r0, #3
 800101c:	4382      	bics	r2, r0
 800101e:	4313      	orrs	r3, r2
 8001020:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8001022:	f7ff fa3b 	bl	800049c <HAL_GetTick>
 8001026:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001028:	6863      	ldr	r3, [r4, #4]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d022      	beq.n	8001074 <HAL_RCC_ClockConfig+0xc0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800102e:	2b03      	cmp	r3, #3
 8001030:	d02e      	beq.n	8001090 <HAL_RCC_ClockConfig+0xdc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001032:	2b01      	cmp	r3, #1
 8001034:	d03a      	beq.n	80010ac <HAL_RCC_ClockConfig+0xf8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001036:	4b43      	ldr	r3, [pc, #268]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	220c      	movs	r2, #12
 800103c:	421a      	tst	r2, r3
 800103e:	d043      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001040:	f7ff fa2c 	bl	800049c <HAL_GetTick>
 8001044:	1b80      	subs	r0, r0, r6
 8001046:	4b40      	ldr	r3, [pc, #256]	; (8001148 <HAL_RCC_ClockConfig+0x194>)
 8001048:	4298      	cmp	r0, r3
 800104a:	d9f4      	bls.n	8001036 <HAL_RCC_ClockConfig+0x82>
          return HAL_TIMEOUT;
 800104c:	2003      	movs	r0, #3
 800104e:	e071      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001050:	4a3c      	ldr	r2, [pc, #240]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	0392      	lsls	r2, r2, #14
 8001056:	d4de      	bmi.n	8001016 <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8001058:	2001      	movs	r0, #1
 800105a:	e06b      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800105c:	4a39      	ldr	r2, [pc, #228]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 800105e:	6812      	ldr	r2, [r2, #0]
 8001060:	0192      	lsls	r2, r2, #6
 8001062:	d4d8      	bmi.n	8001016 <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
 8001066:	e065      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001068:	4a36      	ldr	r2, [pc, #216]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 800106a:	6812      	ldr	r2, [r2, #0]
 800106c:	0752      	lsls	r2, r2, #29
 800106e:	d4d2      	bmi.n	8001016 <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8001070:	2001      	movs	r0, #1
 8001072:	e05f      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001074:	4b33      	ldr	r3, [pc, #204]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8001076:	68da      	ldr	r2, [r3, #12]
 8001078:	230c      	movs	r3, #12
 800107a:	4013      	ands	r3, r2
 800107c:	2b08      	cmp	r3, #8
 800107e:	d023      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001080:	f7ff fa0c 	bl	800049c <HAL_GetTick>
 8001084:	1b80      	subs	r0, r0, r6
 8001086:	4b30      	ldr	r3, [pc, #192]	; (8001148 <HAL_RCC_ClockConfig+0x194>)
 8001088:	4298      	cmp	r0, r3
 800108a:	d9f3      	bls.n	8001074 <HAL_RCC_ClockConfig+0xc0>
          return HAL_TIMEOUT;
 800108c:	2003      	movs	r0, #3
 800108e:	e051      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001090:	4b2c      	ldr	r3, [pc, #176]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8001092:	68da      	ldr	r2, [r3, #12]
 8001094:	230c      	movs	r3, #12
 8001096:	4013      	ands	r3, r2
 8001098:	2b0c      	cmp	r3, #12
 800109a:	d015      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800109c:	f7ff f9fe 	bl	800049c <HAL_GetTick>
 80010a0:	1b80      	subs	r0, r0, r6
 80010a2:	4b29      	ldr	r3, [pc, #164]	; (8001148 <HAL_RCC_ClockConfig+0x194>)
 80010a4:	4298      	cmp	r0, r3
 80010a6:	d9f3      	bls.n	8001090 <HAL_RCC_ClockConfig+0xdc>
          return HAL_TIMEOUT;
 80010a8:	2003      	movs	r0, #3
 80010aa:	e043      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80010ac:	4b25      	ldr	r3, [pc, #148]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 80010ae:	68da      	ldr	r2, [r3, #12]
 80010b0:	230c      	movs	r3, #12
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	d007      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010b8:	f7ff f9f0 	bl	800049c <HAL_GetTick>
 80010bc:	1b80      	subs	r0, r0, r6
 80010be:	4b22      	ldr	r3, [pc, #136]	; (8001148 <HAL_RCC_ClockConfig+0x194>)
 80010c0:	4298      	cmp	r0, r3
 80010c2:	d9f3      	bls.n	80010ac <HAL_RCC_ClockConfig+0xf8>
          return HAL_TIMEOUT;
 80010c4:	2003      	movs	r0, #3
 80010c6:	e035      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <HAL_RCC_ClockConfig+0x18c>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	2301      	movs	r3, #1
 80010ce:	4013      	ands	r3, r2
 80010d0:	429d      	cmp	r5, r3
 80010d2:	d20b      	bcs.n	80010ec <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010d4:	491a      	ldr	r1, [pc, #104]	; (8001140 <HAL_RCC_ClockConfig+0x18c>)
 80010d6:	680b      	ldr	r3, [r1, #0]
 80010d8:	2201      	movs	r2, #1
 80010da:	4393      	bics	r3, r2
 80010dc:	432b      	orrs	r3, r5
 80010de:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e0:	680b      	ldr	r3, [r1, #0]
 80010e2:	401a      	ands	r2, r3
 80010e4:	4295      	cmp	r5, r2
 80010e6:	d001      	beq.n	80010ec <HAL_RCC_ClockConfig+0x138>
      return HAL_ERROR;
 80010e8:	2001      	movs	r0, #1
 80010ea:	e023      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010ec:	6823      	ldr	r3, [r4, #0]
 80010ee:	075b      	lsls	r3, r3, #29
 80010f0:	d506      	bpl.n	8001100 <HAL_RCC_ClockConfig+0x14c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010f2:	4a14      	ldr	r2, [pc, #80]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 80010f4:	68d3      	ldr	r3, [r2, #12]
 80010f6:	4915      	ldr	r1, [pc, #84]	; (800114c <HAL_RCC_ClockConfig+0x198>)
 80010f8:	400b      	ands	r3, r1
 80010fa:	68e1      	ldr	r1, [r4, #12]
 80010fc:	430b      	orrs	r3, r1
 80010fe:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001100:	6823      	ldr	r3, [r4, #0]
 8001102:	071b      	lsls	r3, r3, #28
 8001104:	d507      	bpl.n	8001116 <HAL_RCC_ClockConfig+0x162>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001106:	490f      	ldr	r1, [pc, #60]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 8001108:	68cb      	ldr	r3, [r1, #12]
 800110a:	4a11      	ldr	r2, [pc, #68]	; (8001150 <HAL_RCC_ClockConfig+0x19c>)
 800110c:	4013      	ands	r3, r2
 800110e:	6922      	ldr	r2, [r4, #16]
 8001110:	00d2      	lsls	r2, r2, #3
 8001112:	4313      	orrs	r3, r2
 8001114:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001116:	f7ff fc3d 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_RCC_ClockConfig+0x190>)
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	0912      	lsrs	r2, r2, #4
 8001120:	230f      	movs	r3, #15
 8001122:	4013      	ands	r3, r2
 8001124:	4a0b      	ldr	r2, [pc, #44]	; (8001154 <HAL_RCC_ClockConfig+0x1a0>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
 8001128:	40d8      	lsrs	r0, r3
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <HAL_RCC_ClockConfig+0x1a4>)
 800112c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff f980 	bl	8000434 <HAL_InitTick>
}
 8001134:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001136:	2001      	movs	r0, #1
 8001138:	e7fc      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
        return HAL_ERROR;
 800113a:	2001      	movs	r0, #1
 800113c:	e7fa      	b.n	8001134 <HAL_RCC_ClockConfig+0x180>
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	40022000 	.word	0x40022000
 8001144:	40021000 	.word	0x40021000
 8001148:	00001388 	.word	0x00001388
 800114c:	fffff8ff 	.word	0xfffff8ff
 8001150:	ffffc7ff 	.word	0xffffc7ff
 8001154:	080055b8 	.word	0x080055b8
 8001158:	20000008 	.word	0x20000008

0800115c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800115c:	4b01      	ldr	r3, [pc, #4]	; (8001164 <HAL_RCC_GetHCLKFreq+0x8>)
 800115e:	6818      	ldr	r0, [r3, #0]
}
 8001160:	4770      	bx	lr
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	20000008 	.word	0x20000008

08001168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001168:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800116a:	f7ff fff7 	bl	800115c <HAL_RCC_GetHCLKFreq>
 800116e:	4b04      	ldr	r3, [pc, #16]	; (8001180 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001170:	68da      	ldr	r2, [r3, #12]
 8001172:	0a12      	lsrs	r2, r2, #8
 8001174:	2307      	movs	r3, #7
 8001176:	4013      	ands	r3, r2
 8001178:	4a02      	ldr	r2, [pc, #8]	; (8001184 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800117a:	5cd3      	ldrb	r3, [r2, r3]
 800117c:	40d8      	lsrs	r0, r3
}
 800117e:	bd10      	pop	{r4, pc}
 8001180:	40021000 	.word	0x40021000
 8001184:	080055c8 	.word	0x080055c8

08001188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001188:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800118a:	f7ff ffe7 	bl	800115c <HAL_RCC_GetHCLKFreq>
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001190:	68da      	ldr	r2, [r3, #12]
 8001192:	0ad2      	lsrs	r2, r2, #11
 8001194:	2307      	movs	r3, #7
 8001196:	4013      	ands	r3, r2
 8001198:	4a02      	ldr	r2, [pc, #8]	; (80011a4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800119a:	5cd3      	ldrb	r3, [r2, r3]
 800119c:	40d8      	lsrs	r0, r3
}
 800119e:	bd10      	pop	{r4, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	080055c8 	.word	0x080055c8

080011a8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80011a8:	b570      	push	{r4, r5, r6, lr}
 80011aa:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80011ac:	6803      	ldr	r3, [r0, #0]
 80011ae:	069b      	lsls	r3, r3, #26
 80011b0:	d550      	bpl.n	8001254 <HAL_RCCEx_PeriphCLKConfig+0xac>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011b2:	4b6c      	ldr	r3, [pc, #432]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80011b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	d500      	bpl.n	80011bc <HAL_RCCEx_PeriphCLKConfig+0x14>
 80011ba:	e093      	b.n	80012e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011bc:	4a69      	ldr	r2, [pc, #420]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80011be:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	055b      	lsls	r3, r3, #21
 80011c4:	430b      	orrs	r3, r1
 80011c6:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 80011c8:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ca:	4b67      	ldr	r3, [pc, #412]	; (8001368 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	05db      	lsls	r3, r3, #23
 80011d0:	d400      	bmi.n	80011d4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
 80011d2:	e089      	b.n	80012e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80011d4:	4b63      	ldr	r3, [pc, #396]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80011d6:	6819      	ldr	r1, [r3, #0]
 80011d8:	23c0      	movs	r3, #192	; 0xc0
 80011da:	039b      	lsls	r3, r3, #14
 80011dc:	4019      	ands	r1, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80011de:	6862      	ldr	r2, [r4, #4]
 80011e0:	4013      	ands	r3, r2
 80011e2:	4299      	cmp	r1, r3
 80011e4:	d006      	beq.n	80011f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80011e6:	23c0      	movs	r3, #192	; 0xc0
 80011e8:	029b      	lsls	r3, r3, #10
 80011ea:	0011      	movs	r1, r2
 80011ec:	4019      	ands	r1, r3
 80011ee:	4299      	cmp	r1, r3
 80011f0:	d100      	bne.n	80011f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 80011f2:	e08e      	b.n	8001312 <HAL_RCCEx_PeriphCLKConfig+0x16a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80011f4:	4b5b      	ldr	r3, [pc, #364]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80011f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011f8:	21c0      	movs	r1, #192	; 0xc0
 80011fa:	0289      	lsls	r1, r1, #10
 80011fc:	400b      	ands	r3, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80011fe:	d016      	beq.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x86>
 8001200:	400a      	ands	r2, r1
 8001202:	4293      	cmp	r3, r2
 8001204:	d013      	beq.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x86>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001206:	6823      	ldr	r3, [r4, #0]
 8001208:	069b      	lsls	r3, r3, #26
 800120a:	d510      	bpl.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x86>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800120c:	4b55      	ldr	r3, [pc, #340]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800120e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001210:	4a56      	ldr	r2, [pc, #344]	; (800136c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001212:	4002      	ands	r2, r0

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001214:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8001216:	2180      	movs	r1, #128	; 0x80
 8001218:	0309      	lsls	r1, r1, #12
 800121a:	4331      	orrs	r1, r6
 800121c:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800121e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001220:	4e53      	ldr	r6, [pc, #332]	; (8001370 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001222:	4031      	ands	r1, r6
 8001224:	6519      	str	r1, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001226:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001228:	05c3      	lsls	r3, r0, #23
 800122a:	d500      	bpl.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x86>
 800122c:	e078      	b.n	8001320 <HAL_RCCEx_PeriphCLKConfig+0x178>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800122e:	6862      	ldr	r2, [r4, #4]
 8001230:	23c0      	movs	r3, #192	; 0xc0
 8001232:	029b      	lsls	r3, r3, #10
 8001234:	0011      	movs	r1, r2
 8001236:	4019      	ands	r1, r3
 8001238:	4299      	cmp	r1, r3
 800123a:	d100      	bne.n	800123e <HAL_RCCEx_PeriphCLKConfig+0x96>
 800123c:	e080      	b.n	8001340 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800123e:	4949      	ldr	r1, [pc, #292]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001240:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001242:	22c0      	movs	r2, #192	; 0xc0
 8001244:	0292      	lsls	r2, r2, #10
 8001246:	6860      	ldr	r0, [r4, #4]
 8001248:	4002      	ands	r2, r0
 800124a:	4313      	orrs	r3, r2
 800124c:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800124e:	2d01      	cmp	r5, #1
 8001250:	d100      	bne.n	8001254 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8001252:	e07f      	b.n	8001354 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001254:	6823      	ldr	r3, [r4, #0]
 8001256:	07db      	lsls	r3, r3, #31
 8001258:	d506      	bpl.n	8001268 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800125a:	4a42      	ldr	r2, [pc, #264]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800125c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800125e:	2103      	movs	r1, #3
 8001260:	438b      	bics	r3, r1
 8001262:	68a1      	ldr	r1, [r4, #8]
 8001264:	430b      	orrs	r3, r1
 8001266:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001268:	6823      	ldr	r3, [r4, #0]
 800126a:	079b      	lsls	r3, r3, #30
 800126c:	d506      	bpl.n	800127c <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800126e:	4a3d      	ldr	r2, [pc, #244]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001270:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001272:	210c      	movs	r1, #12
 8001274:	438b      	bics	r3, r1
 8001276:	68e1      	ldr	r1, [r4, #12]
 8001278:	430b      	orrs	r3, r1
 800127a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	075b      	lsls	r3, r3, #29
 8001280:	d506      	bpl.n	8001290 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001282:	4a38      	ldr	r2, [pc, #224]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001284:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001286:	493b      	ldr	r1, [pc, #236]	; (8001374 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001288:	400b      	ands	r3, r1
 800128a:	6921      	ldr	r1, [r4, #16]
 800128c:	430b      	orrs	r3, r1
 800128e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001290:	6823      	ldr	r3, [r4, #0]
 8001292:	071b      	lsls	r3, r3, #28
 8001294:	d506      	bpl.n	80012a4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001296:	4a33      	ldr	r2, [pc, #204]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001298:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800129a:	4937      	ldr	r1, [pc, #220]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800129c:	400b      	ands	r3, r1
 800129e:	6961      	ldr	r1, [r4, #20]
 80012a0:	430b      	orrs	r3, r1
 80012a2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80012a4:	6823      	ldr	r3, [r4, #0]
 80012a6:	05db      	lsls	r3, r3, #23
 80012a8:	d506      	bpl.n	80012b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80012aa:	4a2e      	ldr	r2, [pc, #184]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80012ac:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80012ae:	492f      	ldr	r1, [pc, #188]	; (800136c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80012b0:	400b      	ands	r3, r1
 80012b2:	69a1      	ldr	r1, [r4, #24]
 80012b4:	430b      	orrs	r3, r1
 80012b6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	065b      	lsls	r3, r3, #25
 80012bc:	d506      	bpl.n	80012cc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80012be:	4a29      	ldr	r2, [pc, #164]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80012c0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80012c2:	492e      	ldr	r1, [pc, #184]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80012c4:	400b      	ands	r3, r1
 80012c6:	6a21      	ldr	r1, [r4, #32]
 80012c8:	430b      	orrs	r3, r1
 80012ca:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80012cc:	6823      	ldr	r3, [r4, #0]
 80012ce:	061b      	lsls	r3, r3, #24
 80012d0:	d546      	bpl.n	8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80012d2:	4a24      	ldr	r2, [pc, #144]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80012d4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80012d6:	492a      	ldr	r1, [pc, #168]	; (8001380 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80012d8:	400b      	ands	r3, r1
 80012da:	69e1      	ldr	r1, [r4, #28]
 80012dc:	430b      	orrs	r3, r1
 80012de:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 80012e0:	2000      	movs	r0, #0
}
 80012e2:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 80012e4:	2500      	movs	r5, #0
 80012e6:	e770      	b.n	80011ca <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012e8:	4a1f      	ldr	r2, [pc, #124]	; (8001368 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80012ea:	6811      	ldr	r1, [r2, #0]
 80012ec:	2380      	movs	r3, #128	; 0x80
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	430b      	orrs	r3, r1
 80012f2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80012f4:	f7ff f8d2 	bl	800049c <HAL_GetTick>
 80012f8:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012fa:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	05db      	lsls	r3, r3, #23
 8001300:	d500      	bpl.n	8001304 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8001302:	e767      	b.n	80011d4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001304:	f7ff f8ca 	bl	800049c <HAL_GetTick>
 8001308:	1b80      	subs	r0, r0, r6
 800130a:	2864      	cmp	r0, #100	; 0x64
 800130c:	d9f5      	bls.n	80012fa <HAL_RCCEx_PeriphCLKConfig+0x152>
          return HAL_TIMEOUT;
 800130e:	2003      	movs	r0, #3
 8001310:	e7e7      	b.n	80012e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	039b      	lsls	r3, r3, #14
 8001318:	d400      	bmi.n	800131c <HAL_RCCEx_PeriphCLKConfig+0x174>
 800131a:	e76b      	b.n	80011f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          return HAL_ERROR;
 800131c:	2001      	movs	r0, #1
 800131e:	e7e0      	b.n	80012e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8001320:	f7ff f8bc 	bl	800049c <HAL_GetTick>
 8001324:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001326:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800132a:	059b      	lsls	r3, r3, #22
 800132c:	d500      	bpl.n	8001330 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800132e:	e77e      	b.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x86>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001330:	f7ff f8b4 	bl	800049c <HAL_GetTick>
 8001334:	1b80      	subs	r0, r0, r6
 8001336:	4b13      	ldr	r3, [pc, #76]	; (8001384 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001338:	4298      	cmp	r0, r3
 800133a:	d9f4      	bls.n	8001326 <HAL_RCCEx_PeriphCLKConfig+0x17e>
            return HAL_TIMEOUT;
 800133c:	2003      	movs	r0, #3
 800133e:	e7d0      	b.n	80012e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001340:	4908      	ldr	r1, [pc, #32]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001342:	680b      	ldr	r3, [r1, #0]
 8001344:	4810      	ldr	r0, [pc, #64]	; (8001388 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001346:	4003      	ands	r3, r0
 8001348:	20c0      	movs	r0, #192	; 0xc0
 800134a:	0380      	lsls	r0, r0, #14
 800134c:	4002      	ands	r2, r0
 800134e:	431a      	orrs	r2, r3
 8001350:	600a      	str	r2, [r1, #0]
 8001352:	e774      	b.n	800123e <HAL_RCCEx_PeriphCLKConfig+0x96>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001354:	000a      	movs	r2, r1
 8001356:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8001358:	490c      	ldr	r1, [pc, #48]	; (800138c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800135a:	400b      	ands	r3, r1
 800135c:	6393      	str	r3, [r2, #56]	; 0x38
 800135e:	e779      	b.n	8001254 <HAL_RCCEx_PeriphCLKConfig+0xac>
  return HAL_OK;
 8001360:	2000      	movs	r0, #0
 8001362:	e7be      	b.n	80012e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
 8001364:	40021000 	.word	0x40021000
 8001368:	40007000 	.word	0x40007000
 800136c:	fffcffff 	.word	0xfffcffff
 8001370:	fff7ffff 	.word	0xfff7ffff
 8001374:	fffff3ff 	.word	0xfffff3ff
 8001378:	ffffcfff 	.word	0xffffcfff
 800137c:	fbffffff 	.word	0xfbffffff
 8001380:	fff3ffff 	.word	0xfff3ffff
 8001384:	00001388 	.word	0x00001388
 8001388:	ffcfffff 	.word	0xffcfffff
 800138c:	efffffff 	.word	0xefffffff

08001390 <HAL_RTC_AlarmAEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8001390:	4770      	bx	lr
	...

08001394 <HAL_RTC_AlarmIRQHandler>:
{
 8001394:	b510      	push	{r4, lr}
 8001396:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8001398:	6803      	ldr	r3, [r0, #0]
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	04d2      	lsls	r2, r2, #19
 800139e:	d502      	bpl.n	80013a6 <HAL_RTC_AlarmIRQHandler+0x12>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	05db      	lsls	r3, r3, #23
 80013a4:	d40e      	bmi.n	80013c4 <HAL_RTC_AlarmIRQHandler+0x30>
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80013a6:	6823      	ldr	r3, [r4, #0]
 80013a8:	689a      	ldr	r2, [r3, #8]
 80013aa:	0492      	lsls	r2, r2, #18
 80013ac:	d502      	bpl.n	80013b4 <HAL_RTC_AlarmIRQHandler+0x20>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	059b      	lsls	r3, r3, #22
 80013b2:	d411      	bmi.n	80013d8 <HAL_RTC_AlarmIRQHandler+0x44>
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80013b4:	2280      	movs	r2, #128	; 0x80
 80013b6:	0292      	lsls	r2, r2, #10
 80013b8:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <HAL_RTC_AlarmIRQHandler+0x5c>)
 80013ba:	615a      	str	r2, [r3, #20]
  hrtc->State = HAL_RTC_STATE_READY;
 80013bc:	2201      	movs	r2, #1
 80013be:	2321      	movs	r3, #33	; 0x21
 80013c0:	54e2      	strb	r2, [r4, r3]
}
 80013c2:	bd10      	pop	{r4, pc}
      HAL_RTC_AlarmAEventCallback(hrtc);
 80013c4:	f7ff ffe4 	bl	8001390 <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80013c8:	6821      	ldr	r1, [r4, #0]
 80013ca:	68ca      	ldr	r2, [r1, #12]
 80013cc:	23ff      	movs	r3, #255	; 0xff
 80013ce:	401a      	ands	r2, r3
 80013d0:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <HAL_RTC_AlarmIRQHandler+0x60>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	60cb      	str	r3, [r1, #12]
 80013d6:	e7e6      	b.n	80013a6 <HAL_RTC_AlarmIRQHandler+0x12>
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80013d8:	0020      	movs	r0, r4
 80013da:	f000 fa99 	bl	8001910 <HAL_RTCEx_AlarmBEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80013de:	6821      	ldr	r1, [r4, #0]
 80013e0:	68ca      	ldr	r2, [r1, #12]
 80013e2:	23ff      	movs	r3, #255	; 0xff
 80013e4:	401a      	ands	r2, r3
 80013e6:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <HAL_RTC_AlarmIRQHandler+0x64>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	60cb      	str	r3, [r1, #12]
 80013ec:	e7e2      	b.n	80013b4 <HAL_RTC_AlarmIRQHandler+0x20>
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	40010400 	.word	0x40010400
 80013f4:	fffffe7f 	.word	0xfffffe7f
 80013f8:	fffffd7f 	.word	0xfffffd7f

080013fc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80013fc:	b570      	push	{r4, r5, r6, lr}
 80013fe:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001400:	6802      	ldr	r2, [r0, #0]
 8001402:	68d3      	ldr	r3, [r2, #12]
 8001404:	21a0      	movs	r1, #160	; 0xa0
 8001406:	438b      	bics	r3, r1
 8001408:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800140a:	f7ff f847 	bl	800049c <HAL_GetTick>
 800140e:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001410:	6823      	ldr	r3, [r4, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	069b      	lsls	r3, r3, #26
 8001416:	d408      	bmi.n	800142a <HAL_RTC_WaitForSynchro+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001418:	f7ff f840 	bl	800049c <HAL_GetTick>
 800141c:	1b40      	subs	r0, r0, r5
 800141e:	23fa      	movs	r3, #250	; 0xfa
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4298      	cmp	r0, r3
 8001424:	d9f4      	bls.n	8001410 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8001426:	2003      	movs	r0, #3
 8001428:	e000      	b.n	800142c <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 800142a:	2000      	movs	r0, #0
}
 800142c:	bd70      	pop	{r4, r5, r6, pc}

0800142e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800142e:	b570      	push	{r4, r5, r6, lr}
 8001430:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8001432:	6803      	ldr	r3, [r0, #0]
 8001434:	68da      	ldr	r2, [r3, #12]
 8001436:	0652      	lsls	r2, r2, #25
 8001438:	d501      	bpl.n	800143e <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800143a:	2000      	movs	r0, #0
}
 800143c:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800143e:	2201      	movs	r2, #1
 8001440:	4252      	negs	r2, r2
 8001442:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001444:	f7ff f82a 	bl	800049c <HAL_GetTick>
 8001448:	0005      	movs	r5, r0
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800144a:	6823      	ldr	r3, [r4, #0]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	065b      	lsls	r3, r3, #25
 8001450:	d408      	bmi.n	8001464 <RTC_EnterInitMode+0x36>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8001452:	f7ff f823 	bl	800049c <HAL_GetTick>
 8001456:	1b40      	subs	r0, r0, r5
 8001458:	23fa      	movs	r3, #250	; 0xfa
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	4298      	cmp	r0, r3
 800145e:	d9f4      	bls.n	800144a <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8001460:	2003      	movs	r0, #3
 8001462:	e7eb      	b.n	800143c <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8001464:	2000      	movs	r0, #0
 8001466:	e7e9      	b.n	800143c <RTC_EnterInitMode+0xe>

08001468 <HAL_RTC_Init>:
{
 8001468:	b570      	push	{r4, r5, r6, lr}
 800146a:	1e04      	subs	r4, r0, #0
  if (hrtc == NULL)
 800146c:	d063      	beq.n	8001536 <HAL_RTC_Init+0xce>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800146e:	2321      	movs	r3, #33	; 0x21
 8001470:	5cc3      	ldrb	r3, [r0, r3]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d041      	beq.n	80014fa <HAL_RTC_Init+0x92>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001476:	2202      	movs	r2, #2
 8001478:	2321      	movs	r3, #33	; 0x21
 800147a:	54e2      	strb	r2, [r4, r3]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	32c8      	adds	r2, #200	; 0xc8
 8001480:	625a      	str	r2, [r3, #36]	; 0x24
 8001482:	6823      	ldr	r3, [r4, #0]
 8001484:	3a77      	subs	r2, #119	; 0x77
 8001486:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001488:	0020      	movs	r0, r4
 800148a:	f7ff ffd0 	bl	800142e <RTC_EnterInitMode>
 800148e:	1e05      	subs	r5, r0, #0
 8001490:	d139      	bne.n	8001506 <HAL_RTC_Init+0x9e>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001492:	6822      	ldr	r2, [r4, #0]
 8001494:	6893      	ldr	r3, [r2, #8]
 8001496:	4929      	ldr	r1, [pc, #164]	; (800153c <HAL_RTC_Init+0xd4>)
 8001498:	400b      	ands	r3, r1
 800149a:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800149c:	6821      	ldr	r1, [r4, #0]
 800149e:	688a      	ldr	r2, [r1, #8]
 80014a0:	6863      	ldr	r3, [r4, #4]
 80014a2:	6920      	ldr	r0, [r4, #16]
 80014a4:	4303      	orrs	r3, r0
 80014a6:	69a0      	ldr	r0, [r4, #24]
 80014a8:	4303      	orrs	r3, r0
 80014aa:	4313      	orrs	r3, r2
 80014ac:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80014ae:	6823      	ldr	r3, [r4, #0]
 80014b0:	68e2      	ldr	r2, [r4, #12]
 80014b2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80014b4:	6821      	ldr	r1, [r4, #0]
 80014b6:	690b      	ldr	r3, [r1, #16]
 80014b8:	68a2      	ldr	r2, [r4, #8]
 80014ba:	0412      	lsls	r2, r2, #16
 80014bc:	4313      	orrs	r3, r2
 80014be:	610b      	str	r3, [r1, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80014c0:	6822      	ldr	r2, [r4, #0]
 80014c2:	68d3      	ldr	r3, [r2, #12]
 80014c4:	2180      	movs	r1, #128	; 0x80
 80014c6:	438b      	bics	r3, r1
 80014c8:	60d3      	str	r3, [r2, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80014ca:	6822      	ldr	r2, [r4, #0]
 80014cc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80014ce:	397d      	subs	r1, #125	; 0x7d
 80014d0:	438b      	bics	r3, r1
 80014d2:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80014d4:	6821      	ldr	r1, [r4, #0]
 80014d6:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80014d8:	69e2      	ldr	r2, [r4, #28]
 80014da:	6960      	ldr	r0, [r4, #20]
 80014dc:	4302      	orrs	r2, r0
 80014de:	4313      	orrs	r3, r2
 80014e0:	64cb      	str	r3, [r1, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80014e2:	6823      	ldr	r3, [r4, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	069b      	lsls	r3, r3, #26
 80014e8:	d515      	bpl.n	8001516 <HAL_RTC_Init+0xae>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80014ea:	6823      	ldr	r3, [r4, #0]
 80014ec:	22ff      	movs	r2, #255	; 0xff
 80014ee:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80014f0:	3afe      	subs	r2, #254	; 0xfe
 80014f2:	2321      	movs	r3, #33	; 0x21
 80014f4:	54e2      	strb	r2, [r4, r3]
}
 80014f6:	0028      	movs	r0, r5
 80014f8:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Lock = HAL_UNLOCKED;
 80014fa:	2200      	movs	r2, #0
 80014fc:	3320      	adds	r3, #32
 80014fe:	54c2      	strb	r2, [r0, r3]
    HAL_RTC_MspInit(hrtc);
 8001500:	f001 fbbe 	bl	8002c80 <HAL_RTC_MspInit>
 8001504:	e7b7      	b.n	8001476 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001506:	6823      	ldr	r3, [r4, #0]
 8001508:	22ff      	movs	r2, #255	; 0xff
 800150a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800150c:	3afb      	subs	r2, #251	; 0xfb
 800150e:	2321      	movs	r3, #33	; 0x21
 8001510:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8001512:	2501      	movs	r5, #1
 8001514:	e7ef      	b.n	80014f6 <HAL_RTC_Init+0x8e>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001516:	0020      	movs	r0, r4
 8001518:	f7ff ff70 	bl	80013fc <HAL_RTC_WaitForSynchro>
 800151c:	2800      	cmp	r0, #0
 800151e:	d0e4      	beq.n	80014ea <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001520:	6823      	ldr	r3, [r4, #0]
 8001522:	22ff      	movs	r2, #255	; 0xff
 8001524:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001526:	3afb      	subs	r2, #251	; 0xfb
 8001528:	2321      	movs	r3, #33	; 0x21
 800152a:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800152c:	2200      	movs	r2, #0
 800152e:	3b01      	subs	r3, #1
 8001530:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8001532:	2501      	movs	r5, #1
 8001534:	e7df      	b.n	80014f6 <HAL_RTC_Init+0x8e>
    return HAL_ERROR;
 8001536:	2501      	movs	r5, #1
 8001538:	e7dd      	b.n	80014f6 <HAL_RTC_Init+0x8e>
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	ff8fffbf 	.word	0xff8fffbf

08001540 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8001540:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 8001542:	e002      	b.n	800154a <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8001544:	3301      	adds	r3, #1
    Param -= 10U;
 8001546:	380a      	subs	r0, #10
 8001548:	b2c0      	uxtb	r0, r0
  while (Param >= 10U)
 800154a:	2809      	cmp	r0, #9
 800154c:	d8fa      	bhi.n	8001544 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 800154e:	011b      	lsls	r3, r3, #4
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4318      	orrs	r0, r3
}
 8001554:	4770      	bx	lr
	...

08001558 <HAL_RTC_SetTime>:
{
 8001558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800155a:	0004      	movs	r4, r0
 800155c:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 800155e:	2320      	movs	r3, #32
 8001560:	5cc3      	ldrb	r3, [r0, r3]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d077      	beq.n	8001656 <HAL_RTC_SetTime+0xfe>
 8001566:	2101      	movs	r1, #1
 8001568:	2320      	movs	r3, #32
 800156a:	54c1      	strb	r1, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800156c:	3101      	adds	r1, #1
 800156e:	3301      	adds	r3, #1
 8001570:	54c1      	strb	r1, [r0, r3]
  if (Format == RTC_FORMAT_BIN)
 8001572:	2a00      	cmp	r2, #0
 8001574:	d143      	bne.n	80015fe <HAL_RTC_SetTime+0xa6>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001576:	6803      	ldr	r3, [r0, #0]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	065b      	lsls	r3, r3, #25
 800157c:	d401      	bmi.n	8001582 <HAL_RTC_SetTime+0x2a>
      sTime->TimeFormat = 0x00U;
 800157e:	2300      	movs	r3, #0
 8001580:	70f3      	strb	r3, [r6, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001582:	7830      	ldrb	r0, [r6, #0]
 8001584:	f7ff ffdc 	bl	8001540 <RTC_ByteToBcd2>
 8001588:	0405      	lsls	r5, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800158a:	7870      	ldrb	r0, [r6, #1]
 800158c:	f7ff ffd8 	bl	8001540 <RTC_ByteToBcd2>
 8001590:	0200      	lsls	r0, r0, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001592:	4305      	orrs	r5, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001594:	78b0      	ldrb	r0, [r6, #2]
 8001596:	f7ff ffd3 	bl	8001540 <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800159a:	4305      	orrs	r5, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800159c:	78f0      	ldrb	r0, [r6, #3]
 800159e:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80015a0:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80015a2:	6823      	ldr	r3, [r4, #0]
 80015a4:	22ca      	movs	r2, #202	; 0xca
 80015a6:	625a      	str	r2, [r3, #36]	; 0x24
 80015a8:	6823      	ldr	r3, [r4, #0]
 80015aa:	3a77      	subs	r2, #119	; 0x77
 80015ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80015ae:	0020      	movs	r0, r4
 80015b0:	f7ff ff3d 	bl	800142e <RTC_EnterInitMode>
 80015b4:	1e07      	subs	r7, r0, #0
 80015b6:	d133      	bne.n	8001620 <HAL_RTC_SetTime+0xc8>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	4828      	ldr	r0, [pc, #160]	; (800165c <HAL_RTC_SetTime+0x104>)
 80015bc:	4005      	ands	r5, r0
 80015be:	601d      	str	r5, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80015c0:	6822      	ldr	r2, [r4, #0]
 80015c2:	6893      	ldr	r3, [r2, #8]
 80015c4:	4926      	ldr	r1, [pc, #152]	; (8001660 <HAL_RTC_SetTime+0x108>)
 80015c6:	400b      	ands	r3, r1
 80015c8:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80015ca:	6821      	ldr	r1, [r4, #0]
 80015cc:	688b      	ldr	r3, [r1, #8]
 80015ce:	68f2      	ldr	r2, [r6, #12]
 80015d0:	6930      	ldr	r0, [r6, #16]
 80015d2:	4302      	orrs	r2, r0
 80015d4:	4313      	orrs	r3, r2
 80015d6:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80015d8:	6822      	ldr	r2, [r4, #0]
 80015da:	68d3      	ldr	r3, [r2, #12]
 80015dc:	2180      	movs	r1, #128	; 0x80
 80015de:	438b      	bics	r3, r1
 80015e0:	60d3      	str	r3, [r2, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80015e2:	6823      	ldr	r3, [r4, #0]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	069b      	lsls	r3, r3, #26
 80015e8:	d525      	bpl.n	8001636 <HAL_RTC_SetTime+0xde>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80015ea:	6823      	ldr	r3, [r4, #0]
 80015ec:	22ff      	movs	r2, #255	; 0xff
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80015f0:	3afe      	subs	r2, #254	; 0xfe
 80015f2:	2321      	movs	r3, #33	; 0x21
 80015f4:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 80015f6:	2200      	movs	r2, #0
 80015f8:	3b01      	subs	r3, #1
 80015fa:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 80015fc:	e02c      	b.n	8001658 <HAL_RTC_SetTime+0x100>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80015fe:	6803      	ldr	r3, [r0, #0]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	065b      	lsls	r3, r3, #25
 8001604:	d401      	bmi.n	800160a <HAL_RTC_SetTime+0xb2>
      sTime->TimeFormat = 0x00U;
 8001606:	2300      	movs	r3, #0
 8001608:	70f3      	strb	r3, [r6, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800160a:	7835      	ldrb	r5, [r6, #0]
 800160c:	042d      	lsls	r5, r5, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800160e:	7870      	ldrb	r0, [r6, #1]
 8001610:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001612:	4305      	orrs	r5, r0
              ((uint32_t)sTime->Seconds) | \
 8001614:	78b0      	ldrb	r0, [r6, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001616:	4305      	orrs	r5, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8001618:	78f0      	ldrb	r0, [r6, #3]
 800161a:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800161c:	4305      	orrs	r5, r0
 800161e:	e7c0      	b.n	80015a2 <HAL_RTC_SetTime+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001620:	6823      	ldr	r3, [r4, #0]
 8001622:	22ff      	movs	r2, #255	; 0xff
 8001624:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001626:	3afb      	subs	r2, #251	; 0xfb
 8001628:	2321      	movs	r3, #33	; 0x21
 800162a:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 800162c:	2200      	movs	r2, #0
 800162e:	3b01      	subs	r3, #1
 8001630:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8001632:	2701      	movs	r7, #1
 8001634:	e010      	b.n	8001658 <HAL_RTC_SetTime+0x100>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001636:	0020      	movs	r0, r4
 8001638:	f7ff fee0 	bl	80013fc <HAL_RTC_WaitForSynchro>
 800163c:	2800      	cmp	r0, #0
 800163e:	d0d4      	beq.n	80015ea <HAL_RTC_SetTime+0x92>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001640:	6823      	ldr	r3, [r4, #0]
 8001642:	22ff      	movs	r2, #255	; 0xff
 8001644:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001646:	3afb      	subs	r2, #251	; 0xfb
 8001648:	2321      	movs	r3, #33	; 0x21
 800164a:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800164c:	2200      	movs	r2, #0
 800164e:	3b01      	subs	r3, #1
 8001650:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8001652:	2701      	movs	r7, #1
 8001654:	e000      	b.n	8001658 <HAL_RTC_SetTime+0x100>
  __HAL_LOCK(hrtc);
 8001656:	2702      	movs	r7, #2
}
 8001658:	0038      	movs	r0, r7
 800165a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800165c:	007f7f7f 	.word	0x007f7f7f
 8001660:	fffbffff 	.word	0xfffbffff

08001664 <HAL_RTC_SetDate>:
{
 8001664:	b570      	push	{r4, r5, r6, lr}
 8001666:	0004      	movs	r4, r0
 8001668:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 800166a:	2320      	movs	r3, #32
 800166c:	5cc3      	ldrb	r3, [r0, r3]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d068      	beq.n	8001744 <HAL_RTC_SetDate+0xe0>
 8001672:	2101      	movs	r1, #1
 8001674:	2320      	movs	r3, #32
 8001676:	54c1      	strb	r1, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001678:	3101      	adds	r1, #1
 800167a:	3301      	adds	r3, #1
 800167c:	54c1      	strb	r1, [r0, r3]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800167e:	2a00      	cmp	r2, #0
 8001680:	d106      	bne.n	8001690 <HAL_RTC_SetDate+0x2c>
 8001682:	7873      	ldrb	r3, [r6, #1]
 8001684:	06d9      	lsls	r1, r3, #27
 8001686:	d503      	bpl.n	8001690 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001688:	2110      	movs	r1, #16
 800168a:	438b      	bics	r3, r1
 800168c:	330a      	adds	r3, #10
 800168e:	7073      	strb	r3, [r6, #1]
  if (Format == RTC_FORMAT_BIN)
 8001690:	2a00      	cmp	r2, #0
 8001692:	d131      	bne.n	80016f8 <HAL_RTC_SetDate+0x94>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001694:	78f0      	ldrb	r0, [r6, #3]
 8001696:	f7ff ff53 	bl	8001540 <RTC_ByteToBcd2>
 800169a:	0405      	lsls	r5, r0, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800169c:	7870      	ldrb	r0, [r6, #1]
 800169e:	f7ff ff4f 	bl	8001540 <RTC_ByteToBcd2>
 80016a2:	0200      	lsls	r0, r0, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80016a4:	4305      	orrs	r5, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80016a6:	78b0      	ldrb	r0, [r6, #2]
 80016a8:	f7ff ff4a 	bl	8001540 <RTC_ByteToBcd2>
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80016ac:	4305      	orrs	r5, r0
                  ((uint32_t)sDate->WeekDay << 13U));
 80016ae:	7830      	ldrb	r0, [r6, #0]
 80016b0:	0340      	lsls	r0, r0, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80016b2:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80016b4:	6823      	ldr	r3, [r4, #0]
 80016b6:	22ca      	movs	r2, #202	; 0xca
 80016b8:	625a      	str	r2, [r3, #36]	; 0x24
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	3a77      	subs	r2, #119	; 0x77
 80016be:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80016c0:	0020      	movs	r0, r4
 80016c2:	f7ff feb4 	bl	800142e <RTC_EnterInitMode>
 80016c6:	1e06      	subs	r6, r0, #0
 80016c8:	d121      	bne.n	800170e <HAL_RTC_SetDate+0xaa>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80016ca:	6823      	ldr	r3, [r4, #0]
 80016cc:	481f      	ldr	r0, [pc, #124]	; (800174c <HAL_RTC_SetDate+0xe8>)
 80016ce:	4005      	ands	r5, r0
 80016d0:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80016d2:	6822      	ldr	r2, [r4, #0]
 80016d4:	68d3      	ldr	r3, [r2, #12]
 80016d6:	2180      	movs	r1, #128	; 0x80
 80016d8:	438b      	bics	r3, r1
 80016da:	60d3      	str	r3, [r2, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	069b      	lsls	r3, r3, #26
 80016e2:	d51f      	bpl.n	8001724 <HAL_RTC_SetDate+0xc0>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80016e4:	6823      	ldr	r3, [r4, #0]
 80016e6:	22ff      	movs	r2, #255	; 0xff
 80016e8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80016ea:	3afe      	subs	r2, #254	; 0xfe
 80016ec:	2321      	movs	r3, #33	; 0x21
 80016ee:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 80016f0:	2200      	movs	r2, #0
 80016f2:	3b01      	subs	r3, #1
 80016f4:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 80016f6:	e026      	b.n	8001746 <HAL_RTC_SetDate+0xe2>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80016f8:	78f5      	ldrb	r5, [r6, #3]
 80016fa:	042d      	lsls	r5, r5, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80016fc:	7870      	ldrb	r0, [r6, #1]
 80016fe:	0200      	lsls	r0, r0, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001700:	4305      	orrs	r5, r0
                  ((uint32_t)sDate->Date) | \
 8001702:	78b0      	ldrb	r0, [r6, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8001704:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13U));
 8001706:	7830      	ldrb	r0, [r6, #0]
 8001708:	0340      	lsls	r0, r0, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800170a:	4305      	orrs	r5, r0
 800170c:	e7d2      	b.n	80016b4 <HAL_RTC_SetDate+0x50>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	22ff      	movs	r2, #255	; 0xff
 8001712:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001714:	3afb      	subs	r2, #251	; 0xfb
 8001716:	2321      	movs	r3, #33	; 0x21
 8001718:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 800171a:	2200      	movs	r2, #0
 800171c:	3b01      	subs	r3, #1
 800171e:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8001720:	2601      	movs	r6, #1
 8001722:	e010      	b.n	8001746 <HAL_RTC_SetDate+0xe2>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001724:	0020      	movs	r0, r4
 8001726:	f7ff fe69 	bl	80013fc <HAL_RTC_WaitForSynchro>
 800172a:	2800      	cmp	r0, #0
 800172c:	d0da      	beq.n	80016e4 <HAL_RTC_SetDate+0x80>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	22ff      	movs	r2, #255	; 0xff
 8001732:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001734:	3afb      	subs	r2, #251	; 0xfb
 8001736:	2321      	movs	r3, #33	; 0x21
 8001738:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800173a:	2200      	movs	r2, #0
 800173c:	3b01      	subs	r3, #1
 800173e:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8001740:	2601      	movs	r6, #1
 8001742:	e000      	b.n	8001746 <HAL_RTC_SetDate+0xe2>
  __HAL_LOCK(hrtc);
 8001744:	2602      	movs	r6, #2
}
 8001746:	0030      	movs	r0, r6
 8001748:	bd70      	pop	{r4, r5, r6, pc}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	00ffff3f 	.word	0x00ffff3f

08001750 <HAL_RTC_SetAlarm_IT>:
{
 8001750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001752:	0004      	movs	r4, r0
 8001754:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8001756:	2320      	movs	r3, #32
 8001758:	5cc3      	ldrb	r3, [r0, r3]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d100      	bne.n	8001760 <HAL_RTC_SetAlarm_IT+0x10>
 800175e:	e0cb      	b.n	80018f8 <HAL_RTC_SetAlarm_IT+0x1a8>
 8001760:	2101      	movs	r1, #1
 8001762:	2320      	movs	r3, #32
 8001764:	54c1      	strb	r1, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001766:	3101      	adds	r1, #1
 8001768:	3301      	adds	r3, #1
 800176a:	54c1      	strb	r1, [r0, r3]
  if (Format == RTC_FORMAT_BIN)
 800176c:	2a00      	cmp	r2, #0
 800176e:	d152      	bne.n	8001816 <HAL_RTC_SetAlarm_IT+0xc6>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001770:	6803      	ldr	r3, [r0, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	065b      	lsls	r3, r3, #25
 8001776:	d401      	bmi.n	800177c <HAL_RTC_SetAlarm_IT+0x2c>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001778:	2300      	movs	r3, #0
 800177a:	70eb      	strb	r3, [r5, #3]
    if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 800177c:	69ee      	ldr	r6, [r5, #28]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800177e:	7828      	ldrb	r0, [r5, #0]
 8001780:	f7ff fede 	bl	8001540 <RTC_ByteToBcd2>
 8001784:	0407      	lsls	r7, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001786:	7868      	ldrb	r0, [r5, #1]
 8001788:	f7ff feda 	bl	8001540 <RTC_ByteToBcd2>
 800178c:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800178e:	4307      	orrs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8001790:	78a8      	ldrb	r0, [r5, #2]
 8001792:	f7ff fed5 	bl	8001540 <RTC_ByteToBcd2>
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001796:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001798:	78e8      	ldrb	r0, [r5, #3]
 800179a:	0400      	lsls	r0, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800179c:	4307      	orrs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800179e:	2320      	movs	r3, #32
 80017a0:	5ce8      	ldrb	r0, [r5, r3]
 80017a2:	f7ff fecd 	bl	8001540 <RTC_ByteToBcd2>
 80017a6:	0600      	lsls	r0, r0, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80017a8:	4307      	orrs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80017aa:	433e      	orrs	r6, r7
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80017ac:	696b      	ldr	r3, [r5, #20]
 80017ae:	431e      	orrs	r6, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80017b0:	686f      	ldr	r7, [r5, #4]
 80017b2:	69ab      	ldr	r3, [r5, #24]
 80017b4:	431f      	orrs	r7, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	22ca      	movs	r2, #202	; 0xca
 80017ba:	625a      	str	r2, [r3, #36]	; 0x24
 80017bc:	6823      	ldr	r3, [r4, #0]
 80017be:	3a77      	subs	r2, #119	; 0x77
 80017c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 80017c2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d03d      	beq.n	8001848 <HAL_RTC_SetAlarm_IT+0xf8>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80017cc:	6822      	ldr	r2, [r4, #0]
 80017ce:	6893      	ldr	r3, [r2, #8]
 80017d0:	494a      	ldr	r1, [pc, #296]	; (80018fc <HAL_RTC_SetAlarm_IT+0x1ac>)
 80017d2:	400b      	ands	r3, r1
 80017d4:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80017d6:	6821      	ldr	r1, [r4, #0]
 80017d8:	68ca      	ldr	r2, [r1, #12]
 80017da:	23ff      	movs	r3, #255	; 0xff
 80017dc:	401a      	ands	r2, r3
 80017de:	4b48      	ldr	r3, [pc, #288]	; (8001900 <HAL_RTC_SetAlarm_IT+0x1b0>)
 80017e0:	4313      	orrs	r3, r2
 80017e2:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 80017e4:	f7fe fe5a 	bl	800049c <HAL_GetTick>
 80017e8:	0005      	movs	r5, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	0792      	lsls	r2, r2, #30
 80017f0:	d45f      	bmi.n	80018b2 <HAL_RTC_SetAlarm_IT+0x162>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80017f2:	f7fe fe53 	bl	800049c <HAL_GetTick>
 80017f6:	1b40      	subs	r0, r0, r5
 80017f8:	23fa      	movs	r3, #250	; 0xfa
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4298      	cmp	r0, r3
 80017fe:	d9f4      	bls.n	80017ea <HAL_RTC_SetAlarm_IT+0x9a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001800:	6823      	ldr	r3, [r4, #0]
 8001802:	22ff      	movs	r2, #255	; 0xff
 8001804:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001806:	3afc      	subs	r2, #252	; 0xfc
 8001808:	2321      	movs	r3, #33	; 0x21
 800180a:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800180c:	2200      	movs	r2, #0
 800180e:	3b01      	subs	r3, #1
 8001810:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 8001812:	2003      	movs	r0, #3
 8001814:	e071      	b.n	80018fa <HAL_RTC_SetAlarm_IT+0x1aa>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001816:	6803      	ldr	r3, [r0, #0]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	065b      	lsls	r3, r3, #25
 800181c:	d401      	bmi.n	8001822 <HAL_RTC_SetAlarm_IT+0xd2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001822:	782e      	ldrb	r6, [r5, #0]
 8001824:	0436      	lsls	r6, r6, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001826:	786b      	ldrb	r3, [r5, #1]
 8001828:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800182a:	431e      	orrs	r6, r3
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800182c:	78ab      	ldrb	r3, [r5, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800182e:	431e      	orrs	r6, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001830:	78eb      	ldrb	r3, [r5, #3]
 8001832:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8001834:	431e      	orrs	r6, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001836:	2320      	movs	r3, #32
 8001838:	5ceb      	ldrb	r3, [r5, r3]
 800183a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800183c:	431e      	orrs	r6, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800183e:	69eb      	ldr	r3, [r5, #28]
 8001840:	431e      	orrs	r6, r3
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001842:	696b      	ldr	r3, [r5, #20]
 8001844:	431e      	orrs	r6, r3
 8001846:	e7b3      	b.n	80017b0 <HAL_RTC_SetAlarm_IT+0x60>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8001848:	6822      	ldr	r2, [r4, #0]
 800184a:	6893      	ldr	r3, [r2, #8]
 800184c:	492d      	ldr	r1, [pc, #180]	; (8001904 <HAL_RTC_SetAlarm_IT+0x1b4>)
 800184e:	400b      	ands	r3, r1
 8001850:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001852:	6821      	ldr	r1, [r4, #0]
 8001854:	68ca      	ldr	r2, [r1, #12]
 8001856:	23ff      	movs	r3, #255	; 0xff
 8001858:	401a      	ands	r2, r3
 800185a:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <HAL_RTC_SetAlarm_IT+0x1b8>)
 800185c:	4313      	orrs	r3, r2
 800185e:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8001860:	f7fe fe1c 	bl	800049c <HAL_GetTick>
 8001864:	0005      	movs	r5, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8001866:	6823      	ldr	r3, [r4, #0]
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	07d2      	lsls	r2, r2, #31
 800186c:	d411      	bmi.n	8001892 <HAL_RTC_SetAlarm_IT+0x142>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800186e:	f7fe fe15 	bl	800049c <HAL_GetTick>
 8001872:	1b40      	subs	r0, r0, r5
 8001874:	23fa      	movs	r3, #250	; 0xfa
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4298      	cmp	r0, r3
 800187a:	d9f4      	bls.n	8001866 <HAL_RTC_SetAlarm_IT+0x116>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800187c:	6823      	ldr	r3, [r4, #0]
 800187e:	22ff      	movs	r2, #255	; 0xff
 8001880:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001882:	3afc      	subs	r2, #252	; 0xfc
 8001884:	2321      	movs	r3, #33	; 0x21
 8001886:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 8001888:	2200      	movs	r2, #0
 800188a:	3b01      	subs	r3, #1
 800188c:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 800188e:	2003      	movs	r0, #3
 8001890:	e033      	b.n	80018fa <HAL_RTC_SetAlarm_IT+0x1aa>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8001892:	61de      	str	r6, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8001894:	6823      	ldr	r3, [r4, #0]
 8001896:	645f      	str	r7, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8001898:	6822      	ldr	r2, [r4, #0]
 800189a:	6891      	ldr	r1, [r2, #8]
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	430b      	orrs	r3, r1
 80018a2:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80018a4:	6822      	ldr	r2, [r4, #0]
 80018a6:	6891      	ldr	r1, [r2, #8]
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	015b      	lsls	r3, r3, #5
 80018ac:	430b      	orrs	r3, r1
 80018ae:	6093      	str	r3, [r2, #8]
 80018b0:	e00e      	b.n	80018d0 <HAL_RTC_SetAlarm_IT+0x180>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80018b2:	621e      	str	r6, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80018b4:	6823      	ldr	r3, [r4, #0]
 80018b6:	649f      	str	r7, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80018b8:	6822      	ldr	r2, [r4, #0]
 80018ba:	6891      	ldr	r1, [r2, #8]
 80018bc:	2380      	movs	r3, #128	; 0x80
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	430b      	orrs	r3, r1
 80018c2:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80018c4:	6822      	ldr	r2, [r4, #0]
 80018c6:	6891      	ldr	r1, [r2, #8]
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	019b      	lsls	r3, r3, #6
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6093      	str	r3, [r2, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80018d0:	4b0e      	ldr	r3, [pc, #56]	; (800190c <HAL_RTC_SetAlarm_IT+0x1bc>)
 80018d2:	6819      	ldr	r1, [r3, #0]
 80018d4:	2280      	movs	r2, #128	; 0x80
 80018d6:	0292      	lsls	r2, r2, #10
 80018d8:	4311      	orrs	r1, r2
 80018da:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80018dc:	6899      	ldr	r1, [r3, #8]
 80018de:	430a      	orrs	r2, r1
 80018e0:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80018e2:	6823      	ldr	r3, [r4, #0]
 80018e4:	22ff      	movs	r2, #255	; 0xff
 80018e6:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80018e8:	3afe      	subs	r2, #254	; 0xfe
 80018ea:	2321      	movs	r3, #33	; 0x21
 80018ec:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hrtc);
 80018ee:	2200      	movs	r2, #0
 80018f0:	3b01      	subs	r3, #1
 80018f2:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80018f4:	2000      	movs	r0, #0
 80018f6:	e000      	b.n	80018fa <HAL_RTC_SetAlarm_IT+0x1aa>
  __HAL_LOCK(hrtc);
 80018f8:	2002      	movs	r0, #2
}
 80018fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018fc:	fffffdff 	.word	0xfffffdff
 8001900:	fffffd7f 	.word	0xfffffd7f
 8001904:	fffffeff 	.word	0xfffffeff
 8001908:	fffffe7f 	.word	0xfffffe7f
 800190c:	40010400 	.word	0x40010400

08001910 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8001910:	4770      	bx	lr
	...

08001914 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001916:	0005      	movs	r5, r0
 8001918:	000f      	movs	r7, r1
 800191a:	0016      	movs	r6, r2
 800191c:	001c      	movs	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800191e:	682b      	ldr	r3, [r5, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	003a      	movs	r2, r7
 8001924:	439a      	bics	r2, r3
 8001926:	0013      	movs	r3, r2
 8001928:	4259      	negs	r1, r3
 800192a:	4159      	adcs	r1, r3
 800192c:	42b1      	cmp	r1, r6
 800192e:	d03b      	beq.n	80019a8 <SPI_WaitFlagStateUntilTimeout+0x94>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001930:	1c63      	adds	r3, r4, #1
 8001932:	d0f4      	beq.n	800191e <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001934:	f7fe fdb2 	bl	800049c <HAL_GetTick>
 8001938:	9b06      	ldr	r3, [sp, #24]
 800193a:	1ac0      	subs	r0, r0, r3
 800193c:	4284      	cmp	r4, r0
 800193e:	d901      	bls.n	8001944 <SPI_WaitFlagStateUntilTimeout+0x30>
 8001940:	2c00      	cmp	r4, #0
 8001942:	d1ec      	bne.n	800191e <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001944:	682a      	ldr	r2, [r5, #0]
 8001946:	6853      	ldr	r3, [r2, #4]
 8001948:	21e0      	movs	r1, #224	; 0xe0
 800194a:	438b      	bics	r3, r1
 800194c:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800194e:	2382      	movs	r3, #130	; 0x82
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	686a      	ldr	r2, [r5, #4]
 8001954:	429a      	cmp	r2, r3
 8001956:	d00c      	beq.n	8001972 <SPI_WaitFlagStateUntilTimeout+0x5e>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	019b      	lsls	r3, r3, #6
 800195c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800195e:	429a      	cmp	r2, r3
 8001960:	d016      	beq.n	8001990 <SPI_WaitFlagStateUntilTimeout+0x7c>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001962:	2201      	movs	r2, #1
 8001964:	2351      	movs	r3, #81	; 0x51
 8001966:	54ea      	strb	r2, [r5, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001968:	2200      	movs	r2, #0
 800196a:	3b01      	subs	r3, #1
 800196c:	54ea      	strb	r2, [r5, r3]

        return HAL_TIMEOUT;
 800196e:	2003      	movs	r0, #3
 8001970:	e01b      	b.n	80019aa <SPI_WaitFlagStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001972:	68ab      	ldr	r3, [r5, #8]
 8001974:	2280      	movs	r2, #128	; 0x80
 8001976:	0212      	lsls	r2, r2, #8
 8001978:	4293      	cmp	r3, r2
 800197a:	d003      	beq.n	8001984 <SPI_WaitFlagStateUntilTimeout+0x70>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800197c:	2280      	movs	r2, #128	; 0x80
 800197e:	00d2      	lsls	r2, r2, #3
 8001980:	4293      	cmp	r3, r2
 8001982:	d1e9      	bne.n	8001958 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8001984:	682a      	ldr	r2, [r5, #0]
 8001986:	6813      	ldr	r3, [r2, #0]
 8001988:	2140      	movs	r1, #64	; 0x40
 800198a:	438b      	bics	r3, r1
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	e7e3      	b.n	8001958 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8001990:	682a      	ldr	r2, [r5, #0]
 8001992:	6813      	ldr	r3, [r2, #0]
 8001994:	4905      	ldr	r1, [pc, #20]	; (80019ac <SPI_WaitFlagStateUntilTimeout+0x98>)
 8001996:	400b      	ands	r3, r1
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	682a      	ldr	r2, [r5, #0]
 800199c:	6811      	ldr	r1, [r2, #0]
 800199e:	2380      	movs	r3, #128	; 0x80
 80019a0:	019b      	lsls	r3, r3, #6
 80019a2:	430b      	orrs	r3, r1
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	e7dc      	b.n	8001962 <SPI_WaitFlagStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 80019a8:	2000      	movs	r0, #0
}
 80019aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019ac:	ffffdfff 	.word	0xffffdfff

080019b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80019b0:	b510      	push	{r4, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	0004      	movs	r4, r0
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80019b6:	2082      	movs	r0, #130	; 0x82
 80019b8:	0040      	lsls	r0, r0, #1
 80019ba:	6863      	ldr	r3, [r4, #4]
 80019bc:	4283      	cmp	r3, r0
 80019be:	d006      	beq.n	80019ce <SPI_EndRxTxTransaction+0x1e>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80019c0:	2051      	movs	r0, #81	; 0x51
 80019c2:	5c20      	ldrb	r0, [r4, r0]
 80019c4:	2805      	cmp	r0, #5
 80019c6:	d011      	beq.n	80019ec <SPI_EndRxTxTransaction+0x3c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80019c8:	2000      	movs	r0, #0
}
 80019ca:	b002      	add	sp, #8
 80019cc:	bd10      	pop	{r4, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80019ce:	9200      	str	r2, [sp, #0]
 80019d0:	000b      	movs	r3, r1
 80019d2:	2200      	movs	r2, #0
 80019d4:	2180      	movs	r1, #128	; 0x80
 80019d6:	0020      	movs	r0, r4
 80019d8:	f7ff ff9c 	bl	8001914 <SPI_WaitFlagStateUntilTimeout>
 80019dc:	2800      	cmp	r0, #0
 80019de:	d0f4      	beq.n	80019ca <SPI_EndRxTxTransaction+0x1a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80019e2:	2220      	movs	r2, #32
 80019e4:	4313      	orrs	r3, r2
 80019e6:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80019e8:	2003      	movs	r0, #3
 80019ea:	e7ee      	b.n	80019ca <SPI_EndRxTxTransaction+0x1a>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80019ec:	9200      	str	r2, [sp, #0]
 80019ee:	000b      	movs	r3, r1
 80019f0:	2200      	movs	r2, #0
 80019f2:	2101      	movs	r1, #1
 80019f4:	0020      	movs	r0, r4
 80019f6:	f7ff ff8d 	bl	8001914 <SPI_WaitFlagStateUntilTimeout>
 80019fa:	2800      	cmp	r0, #0
 80019fc:	d0e5      	beq.n	80019ca <SPI_EndRxTxTransaction+0x1a>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a00:	2220      	movs	r2, #32
 8001a02:	4313      	orrs	r3, r2
 8001a04:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8001a06:	2003      	movs	r0, #3
 8001a08:	e7df      	b.n	80019ca <SPI_EndRxTxTransaction+0x1a>
	...

08001a0c <HAL_SPI_Init>:
{
 8001a0c:	b570      	push	{r4, r5, r6, lr}
 8001a0e:	1e04      	subs	r4, r0, #0
  if (hspi == NULL)
 8001a10:	d03b      	beq.n	8001a8a <HAL_SPI_Init+0x7e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a16:	3351      	adds	r3, #81	; 0x51
 8001a18:	5cc3      	ldrb	r3, [r0, r3]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d02f      	beq.n	8001a7e <HAL_SPI_Init+0x72>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a1e:	2151      	movs	r1, #81	; 0x51
 8001a20:	2302      	movs	r3, #2
 8001a22:	5463      	strb	r3, [r4, r1]
  __HAL_SPI_DISABLE(hspi);
 8001a24:	6822      	ldr	r2, [r4, #0]
 8001a26:	6813      	ldr	r3, [r2, #0]
 8001a28:	2040      	movs	r0, #64	; 0x40
 8001a2a:	4383      	bics	r3, r0
 8001a2c:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001a2e:	6822      	ldr	r2, [r4, #0]
 8001a30:	6863      	ldr	r3, [r4, #4]
 8001a32:	68a0      	ldr	r0, [r4, #8]
 8001a34:	4303      	orrs	r3, r0
 8001a36:	68e0      	ldr	r0, [r4, #12]
 8001a38:	4303      	orrs	r3, r0
 8001a3a:	6920      	ldr	r0, [r4, #16]
 8001a3c:	4303      	orrs	r3, r0
 8001a3e:	6960      	ldr	r0, [r4, #20]
 8001a40:	4303      	orrs	r3, r0
 8001a42:	2080      	movs	r0, #128	; 0x80
 8001a44:	0080      	lsls	r0, r0, #2
 8001a46:	69a5      	ldr	r5, [r4, #24]
 8001a48:	4028      	ands	r0, r5
 8001a4a:	4303      	orrs	r3, r0
 8001a4c:	69e0      	ldr	r0, [r4, #28]
 8001a4e:	4303      	orrs	r3, r0
 8001a50:	6a20      	ldr	r0, [r4, #32]
 8001a52:	4303      	orrs	r3, r0
 8001a54:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001a56:	4303      	orrs	r3, r0
 8001a58:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001a5a:	6822      	ldr	r2, [r4, #0]
 8001a5c:	8b60      	ldrh	r0, [r4, #26]
 8001a5e:	2304      	movs	r3, #4
 8001a60:	4003      	ands	r3, r0
 8001a62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001a64:	4303      	orrs	r3, r0
 8001a66:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a68:	6822      	ldr	r2, [r4, #0]
 8001a6a:	69d3      	ldr	r3, [r2, #28]
 8001a6c:	4808      	ldr	r0, [pc, #32]	; (8001a90 <HAL_SPI_Init+0x84>)
 8001a6e:	4003      	ands	r3, r0
 8001a70:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001a76:	3301      	adds	r3, #1
 8001a78:	5463      	strb	r3, [r4, r1]
  return HAL_OK;
 8001a7a:	2000      	movs	r0, #0
}
 8001a7c:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001a7e:	2200      	movs	r2, #0
 8001a80:	3350      	adds	r3, #80	; 0x50
 8001a82:	54c2      	strb	r2, [r0, r3]
    HAL_SPI_MspInit(hspi);
 8001a84:	f001 f95c 	bl	8002d40 <HAL_SPI_MspInit>
 8001a88:	e7c9      	b.n	8001a1e <HAL_SPI_Init+0x12>
    return HAL_ERROR;
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	e7f6      	b.n	8001a7c <HAL_SPI_Init+0x70>
 8001a8e:	46c0      	nop			; (mov r8, r8)
 8001a90:	fffff7ff 	.word	0xfffff7ff

08001a94 <HAL_SPI_Transmit>:
{
 8001a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a96:	b085      	sub	sp, #20
 8001a98:	0006      	movs	r6, r0
 8001a9a:	9101      	str	r1, [sp, #4]
 8001a9c:	0015      	movs	r5, r2
 8001a9e:	001c      	movs	r4, r3
  __HAL_LOCK(hspi);
 8001aa0:	2350      	movs	r3, #80	; 0x50
 8001aa2:	5cc3      	ldrb	r3, [r0, r3]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d102      	bne.n	8001aae <HAL_SPI_Transmit+0x1a>
 8001aa8:	2002      	movs	r0, #2
}
 8001aaa:	b005      	add	sp, #20
 8001aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2350      	movs	r3, #80	; 0x50
 8001ab2:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8001ab4:	f7fe fcf2 	bl	800049c <HAL_GetTick>
 8001ab8:	0007      	movs	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001aba:	2351      	movs	r3, #81	; 0x51
 8001abc:	5cf3      	ldrb	r3, [r6, r3]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d007      	beq.n	8001ad2 <HAL_SPI_Transmit+0x3e>
    errorcode = HAL_BUSY;
 8001ac2:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	2351      	movs	r3, #81	; 0x51
 8001ac8:	54f2      	strb	r2, [r6, r3]
  __HAL_UNLOCK(hspi);
 8001aca:	2200      	movs	r2, #0
 8001acc:	3b01      	subs	r3, #1
 8001ace:	54f2      	strb	r2, [r6, r3]
  return errorcode;
 8001ad0:	e7eb      	b.n	8001aaa <HAL_SPI_Transmit+0x16>
  if ((pData == NULL) || (Size == 0U))
 8001ad2:	9901      	ldr	r1, [sp, #4]
 8001ad4:	2900      	cmp	r1, #0
 8001ad6:	d100      	bne.n	8001ada <HAL_SPI_Transmit+0x46>
 8001ad8:	e09a      	b.n	8001c10 <HAL_SPI_Transmit+0x17c>
 8001ada:	2d00      	cmp	r5, #0
 8001adc:	d100      	bne.n	8001ae0 <HAL_SPI_Transmit+0x4c>
 8001ade:	e099      	b.n	8001c14 <HAL_SPI_Transmit+0x180>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	2351      	movs	r3, #81	; 0x51
 8001ae4:	54f2      	strb	r2, [r6, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	6573      	str	r3, [r6, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001aea:	6331      	str	r1, [r6, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001aec:	86b5      	strh	r5, [r6, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001aee:	86f5      	strh	r5, [r6, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001af0:	63b3      	str	r3, [r6, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001af2:	87b3      	strh	r3, [r6, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001af4:	87f3      	strh	r3, [r6, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001af6:	6473      	str	r3, [r6, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001af8:	6433      	str	r3, [r6, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001afa:	2380      	movs	r3, #128	; 0x80
 8001afc:	021b      	lsls	r3, r3, #8
 8001afe:	68b2      	ldr	r2, [r6, #8]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d01d      	beq.n	8001b40 <HAL_SPI_Transmit+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b04:	6833      	ldr	r3, [r6, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	0652      	lsls	r2, r2, #25
 8001b0a:	d403      	bmi.n	8001b14 <HAL_SPI_Transmit+0x80>
    __HAL_SPI_ENABLE(hspi);
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	2140      	movs	r1, #64	; 0x40
 8001b10:	430a      	orrs	r2, r1
 8001b12:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001b14:	2380      	movs	r3, #128	; 0x80
 8001b16:	011b      	lsls	r3, r3, #4
 8001b18:	68f2      	ldr	r2, [r6, #12]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d017      	beq.n	8001b4e <HAL_SPI_Transmit+0xba>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b1e:	6873      	ldr	r3, [r6, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <HAL_SPI_Transmit+0x94>
 8001b24:	2d01      	cmp	r5, #1
 8001b26:	d148      	bne.n	8001bba <HAL_SPI_Transmit+0x126>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001b28:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	6832      	ldr	r2, [r6, #0]
 8001b2e:	7313      	strb	r3, [r2, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001b30:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001b32:	3301      	adds	r3, #1
 8001b34:	6333      	str	r3, [r6, #48]	; 0x30
      hspi->TxXferCount--;
 8001b36:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	86f3      	strh	r3, [r6, #54]	; 0x36
 8001b3e:	e03c      	b.n	8001bba <HAL_SPI_Transmit+0x126>
    SPI_1LINE_TX(hspi);
 8001b40:	6832      	ldr	r2, [r6, #0]
 8001b42:	6811      	ldr	r1, [r2, #0]
 8001b44:	2380      	movs	r3, #128	; 0x80
 8001b46:	01db      	lsls	r3, r3, #7
 8001b48:	430b      	orrs	r3, r1
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	e7da      	b.n	8001b04 <HAL_SPI_Transmit+0x70>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b4e:	6873      	ldr	r3, [r6, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <HAL_SPI_Transmit+0xc4>
 8001b54:	2d01      	cmp	r5, #1
 8001b56:	d114      	bne.n	8001b82 <HAL_SPI_Transmit+0xee>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001b58:	6833      	ldr	r3, [r6, #0]
 8001b5a:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8001b5c:	8812      	ldrh	r2, [r2, #0]
 8001b5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b60:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001b62:	3302      	adds	r3, #2
 8001b64:	6333      	str	r3, [r6, #48]	; 0x30
      hspi->TxXferCount--;
 8001b66:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	86f3      	strh	r3, [r6, #54]	; 0x36
 8001b6e:	e008      	b.n	8001b82 <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b70:	f7fe fc94 	bl	800049c <HAL_GetTick>
 8001b74:	1bc0      	subs	r0, r0, r7
 8001b76:	42a0      	cmp	r0, r4
 8001b78:	d301      	bcc.n	8001b7e <HAL_SPI_Transmit+0xea>
 8001b7a:	1c63      	adds	r3, r4, #1
 8001b7c:	d14c      	bne.n	8001c18 <HAL_SPI_Transmit+0x184>
 8001b7e:	2c00      	cmp	r4, #0
 8001b80:	d04c      	beq.n	8001c1c <HAL_SPI_Transmit+0x188>
    while (hspi->TxXferCount > 0U)
 8001b82:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d02a      	beq.n	8001be0 <HAL_SPI_Transmit+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001b8a:	6833      	ldr	r3, [r6, #0]
 8001b8c:	689a      	ldr	r2, [r3, #8]
 8001b8e:	0792      	lsls	r2, r2, #30
 8001b90:	d5ee      	bpl.n	8001b70 <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001b92:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8001b94:	8812      	ldrh	r2, [r2, #0]
 8001b96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b98:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	6333      	str	r3, [r6, #48]	; 0x30
        hspi->TxXferCount--;
 8001b9e:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	86f3      	strh	r3, [r6, #54]	; 0x36
 8001ba6:	e7ec      	b.n	8001b82 <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ba8:	f7fe fc78 	bl	800049c <HAL_GetTick>
 8001bac:	1bc0      	subs	r0, r0, r7
 8001bae:	4284      	cmp	r4, r0
 8001bb0:	d801      	bhi.n	8001bb6 <HAL_SPI_Transmit+0x122>
 8001bb2:	1c63      	adds	r3, r4, #1
 8001bb4:	d134      	bne.n	8001c20 <HAL_SPI_Transmit+0x18c>
 8001bb6:	2c00      	cmp	r4, #0
 8001bb8:	d034      	beq.n	8001c24 <HAL_SPI_Transmit+0x190>
    while (hspi->TxXferCount > 0U)
 8001bba:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00e      	beq.n	8001be0 <HAL_SPI_Transmit+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001bc2:	6833      	ldr	r3, [r6, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	0792      	lsls	r2, r2, #30
 8001bc8:	d5ee      	bpl.n	8001ba8 <HAL_SPI_Transmit+0x114>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001bca:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8001bcc:	7812      	ldrb	r2, [r2, #0]
 8001bce:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001bd0:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	6333      	str	r3, [r6, #48]	; 0x30
        hspi->TxXferCount--;
 8001bd6:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	86f3      	strh	r3, [r6, #54]	; 0x36
 8001bde:	e7ec      	b.n	8001bba <HAL_SPI_Transmit+0x126>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001be0:	003a      	movs	r2, r7
 8001be2:	0021      	movs	r1, r4
 8001be4:	0030      	movs	r0, r6
 8001be6:	f7ff fee3 	bl	80019b0 <SPI_EndRxTxTransaction>
 8001bea:	2800      	cmp	r0, #0
 8001bec:	d001      	beq.n	8001bf2 <HAL_SPI_Transmit+0x15e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001bee:	2320      	movs	r3, #32
 8001bf0:	6573      	str	r3, [r6, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001bf2:	68b3      	ldr	r3, [r6, #8]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d106      	bne.n	8001c06 <HAL_SPI_Transmit+0x172>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001bf8:	9303      	str	r3, [sp, #12]
 8001bfa:	6833      	ldr	r3, [r6, #0]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	9203      	str	r2, [sp, #12]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	9303      	str	r3, [sp, #12]
 8001c04:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c06:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d10d      	bne.n	8001c28 <HAL_SPI_Transmit+0x194>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	e759      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8001c10:	2001      	movs	r0, #1
 8001c12:	e757      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
 8001c14:	2001      	movs	r0, #1
 8001c16:	e755      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8001c18:	2003      	movs	r0, #3
 8001c1a:	e753      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	e751      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8001c20:	2003      	movs	r0, #3
 8001c22:	e74f      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
 8001c24:	2003      	movs	r0, #3
 8001c26:	e74d      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8001c28:	2001      	movs	r0, #1
 8001c2a:	e74b      	b.n	8001ac4 <HAL_SPI_Transmit+0x30>

08001c2c <HAL_SPI_Transmit_DMA>:
{
 8001c2c:	b510      	push	{r4, lr}
 8001c2e:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8001c30:	2350      	movs	r3, #80	; 0x50
 8001c32:	5cc3      	ldrb	r3, [r0, r3]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d05e      	beq.n	8001cf6 <HAL_SPI_Transmit_DMA+0xca>
 8001c38:	2001      	movs	r0, #1
 8001c3a:	2350      	movs	r3, #80	; 0x50
 8001c3c:	54e0      	strb	r0, [r4, r3]
  if (hspi->State != HAL_SPI_STATE_READY)
 8001c3e:	3301      	adds	r3, #1
 8001c40:	5ce3      	ldrb	r3, [r4, r3]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d004      	beq.n	8001c50 <HAL_SPI_Transmit_DMA+0x24>
    errorcode = HAL_BUSY;
 8001c46:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2350      	movs	r3, #80	; 0x50
 8001c4c:	54e2      	strb	r2, [r4, r3]
}
 8001c4e:	bd10      	pop	{r4, pc}
  if ((pData == NULL) || (Size == 0U))
 8001c50:	2900      	cmp	r1, #0
 8001c52:	d04c      	beq.n	8001cee <HAL_SPI_Transmit_DMA+0xc2>
 8001c54:	2a00      	cmp	r2, #0
 8001c56:	d04c      	beq.n	8001cf2 <HAL_SPI_Transmit_DMA+0xc6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001c58:	3002      	adds	r0, #2
 8001c5a:	3350      	adds	r3, #80	; 0x50
 8001c5c:	54e0      	strb	r0, [r4, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001c62:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001c64:	86a2      	strh	r2, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001c66:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001c68:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxISR       = NULL;
 8001c6a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001c6c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001c6e:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001c70:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	021b      	lsls	r3, r3, #8
 8001c76:	68a2      	ldr	r2, [r4, #8]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d01e      	beq.n	8001cba <HAL_SPI_Transmit_DMA+0x8e>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8001c7c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c7e:	4a1f      	ldr	r2, [pc, #124]	; (8001cfc <HAL_SPI_Transmit_DMA+0xd0>)
 8001c80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8001c82:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c84:	4a1e      	ldr	r2, [pc, #120]	; (8001d00 <HAL_SPI_Transmit_DMA+0xd4>)
 8001c86:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8001c88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c8a:	4a1e      	ldr	r2, [pc, #120]	; (8001d04 <HAL_SPI_Transmit_DMA+0xd8>)
 8001c8c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback = NULL;
 8001c8e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c90:	2200      	movs	r2, #0
 8001c92:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8001c94:	6822      	ldr	r2, [r4, #0]
 8001c96:	320c      	adds	r2, #12
 8001c98:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001c9e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001ca0:	f7fe fccc 	bl	800063c <HAL_DMA_Start_IT>
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d00f      	beq.n	8001cc8 <HAL_SPI_Transmit_DMA+0x9c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001ca8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001caa:	2210      	movs	r2, #16
 8001cac:	4313      	orrs	r3, r2
 8001cae:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8001cb0:	3a0f      	subs	r2, #15
 8001cb2:	2351      	movs	r3, #81	; 0x51
 8001cb4:	54e2      	strb	r2, [r4, r3]
    errorcode = HAL_ERROR;
 8001cb6:	2001      	movs	r0, #1
    goto error;
 8001cb8:	e7c6      	b.n	8001c48 <HAL_SPI_Transmit_DMA+0x1c>
    SPI_1LINE_TX(hspi);
 8001cba:	6822      	ldr	r2, [r4, #0]
 8001cbc:	6811      	ldr	r1, [r2, #0]
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	01db      	lsls	r3, r3, #7
 8001cc2:	430b      	orrs	r3, r1
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	e7d9      	b.n	8001c7c <HAL_SPI_Transmit_DMA+0x50>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001cc8:	6823      	ldr	r3, [r4, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	0652      	lsls	r2, r2, #25
 8001cce:	d403      	bmi.n	8001cd8 <HAL_SPI_Transmit_DMA+0xac>
    __HAL_SPI_ENABLE(hspi);
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	2140      	movs	r1, #64	; 0x40
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8001cd8:	6822      	ldr	r2, [r4, #0]
 8001cda:	6853      	ldr	r3, [r2, #4]
 8001cdc:	2120      	movs	r1, #32
 8001cde:	430b      	orrs	r3, r1
 8001ce0:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8001ce2:	6822      	ldr	r2, [r4, #0]
 8001ce4:	6853      	ldr	r3, [r2, #4]
 8001ce6:	391e      	subs	r1, #30
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	6053      	str	r3, [r2, #4]
 8001cec:	e7ac      	b.n	8001c48 <HAL_SPI_Transmit_DMA+0x1c>
    errorcode = HAL_ERROR;
 8001cee:	2001      	movs	r0, #1
 8001cf0:	e7aa      	b.n	8001c48 <HAL_SPI_Transmit_DMA+0x1c>
 8001cf2:	2001      	movs	r0, #1
 8001cf4:	e7a8      	b.n	8001c48 <HAL_SPI_Transmit_DMA+0x1c>
  __HAL_LOCK(hspi);
 8001cf6:	2002      	movs	r0, #2
 8001cf8:	e7a9      	b.n	8001c4e <HAL_SPI_Transmit_DMA+0x22>
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	08001d0d 	.word	0x08001d0d
 8001d00:	08001d3b 	.word	0x08001d3b
 8001d04:	08001d19 	.word	0x08001d19

08001d08 <HAL_SPI_TxCpltCallback>:
}
 8001d08:	4770      	bx	lr

08001d0a <HAL_SPI_TxHalfCpltCallback>:
}
 8001d0a:	4770      	bx	lr

08001d0c <SPI_DMAHalfTransmitCplt>:
{
 8001d0c:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001d0e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  HAL_SPI_TxHalfCpltCallback(hspi);
 8001d10:	f7ff fffb 	bl	8001d0a <HAL_SPI_TxHalfCpltCallback>
}
 8001d14:	bd10      	pop	{r4, pc}

08001d16 <HAL_SPI_ErrorCallback>:
}
 8001d16:	4770      	bx	lr

08001d18 <SPI_DMAError>:
{
 8001d18:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001d1a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001d1c:	6802      	ldr	r2, [r0, #0]
 8001d1e:	6853      	ldr	r3, [r2, #4]
 8001d20:	2103      	movs	r1, #3
 8001d22:	438b      	bics	r3, r1
 8001d24:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001d26:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001d28:	2210      	movs	r2, #16
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001d2e:	3a0f      	subs	r2, #15
 8001d30:	2351      	movs	r3, #81	; 0x51
 8001d32:	54c2      	strb	r2, [r0, r3]
  HAL_SPI_ErrorCallback(hspi);
 8001d34:	f7ff ffef 	bl	8001d16 <HAL_SPI_ErrorCallback>
}
 8001d38:	bd10      	pop	{r4, pc}

08001d3a <SPI_DMATransmitCplt>:
{
 8001d3a:	b530      	push	{r4, r5, lr}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001d40:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8001d42:	f7fe fbab 	bl	800049c <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001d46:	682b      	ldr	r3, [r5, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	069b      	lsls	r3, r3, #26
 8001d4c:	d426      	bmi.n	8001d9c <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	6853      	ldr	r3, [r2, #4]
 8001d52:	2120      	movs	r1, #32
 8001d54:	438b      	bics	r3, r1
 8001d56:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8001d58:	6822      	ldr	r2, [r4, #0]
 8001d5a:	6853      	ldr	r3, [r2, #4]
 8001d5c:	391e      	subs	r1, #30
 8001d5e:	438b      	bics	r3, r1
 8001d60:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001d62:	0002      	movs	r2, r0
 8001d64:	3162      	adds	r1, #98	; 0x62
 8001d66:	0020      	movs	r0, r4
 8001d68:	f7ff fe22 	bl	80019b0 <SPI_EndRxTxTransaction>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	d003      	beq.n	8001d78 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001d72:	2220      	movs	r2, #32
 8001d74:	4313      	orrs	r3, r2
 8001d76:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d78:	68a3      	ldr	r3, [r4, #8]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d106      	bne.n	8001d8c <SPI_DMATransmitCplt+0x52>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	6823      	ldr	r3, [r4, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	9201      	str	r2, [sp, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	9301      	str	r3, [sp, #4]
 8001d8a:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8001d90:	2201      	movs	r2, #1
 8001d92:	3351      	adds	r3, #81	; 0x51
 8001d94:	54e2      	strb	r2, [r4, r3]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d96:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d104      	bne.n	8001da6 <SPI_DMATransmitCplt+0x6c>
  HAL_SPI_TxCpltCallback(hspi);
 8001d9c:	0020      	movs	r0, r4
 8001d9e:	f7ff ffb3 	bl	8001d08 <HAL_SPI_TxCpltCallback>
}
 8001da2:	b003      	add	sp, #12
 8001da4:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8001da6:	0020      	movs	r0, r4
 8001da8:	f7ff ffb5 	bl	8001d16 <HAL_SPI_ErrorCallback>
      return;
 8001dac:	e7f9      	b.n	8001da2 <SPI_DMATransmitCplt+0x68>
	...

08001db0 <HAL_SPI_IRQHandler>:
{
 8001db0:	b530      	push	{r4, r5, lr}
 8001db2:	b085      	sub	sp, #20
 8001db4:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8001db6:	6801      	ldr	r1, [r0, #0]
 8001db8:	6848      	ldr	r0, [r1, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8001dba:	688b      	ldr	r3, [r1, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001dbc:	2241      	movs	r2, #65	; 0x41
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	2a01      	cmp	r2, #1
 8001dc2:	d064      	beq.n	8001e8e <HAL_SPI_IRQHandler+0xde>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001dc4:	079a      	lsls	r2, r3, #30
 8001dc6:	d501      	bpl.n	8001dcc <HAL_SPI_IRQHandler+0x1c>
 8001dc8:	0602      	lsls	r2, r0, #24
 8001dca:	d466      	bmi.n	8001e9a <HAL_SPI_IRQHandler+0xea>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001dcc:	22b0      	movs	r2, #176	; 0xb0
 8001dce:	0052      	lsls	r2, r2, #1
 8001dd0:	4213      	tst	r3, r2
 8001dd2:	d065      	beq.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
 8001dd4:	0682      	lsls	r2, r0, #26
 8001dd6:	d563      	bpl.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001dd8:	065a      	lsls	r2, r3, #25
 8001dda:	d50e      	bpl.n	8001dfa <HAL_SPI_IRQHandler+0x4a>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001ddc:	2251      	movs	r2, #81	; 0x51
 8001dde:	5ca2      	ldrb	r2, [r4, r2]
 8001de0:	2a03      	cmp	r2, #3
 8001de2:	d05f      	beq.n	8001ea4 <HAL_SPI_IRQHandler+0xf4>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001de4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001de6:	2504      	movs	r5, #4
 8001de8:	432a      	orrs	r2, r5
 8001dea:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001dec:	2200      	movs	r2, #0
 8001dee:	9200      	str	r2, [sp, #0]
 8001df0:	68ca      	ldr	r2, [r1, #12]
 8001df2:	9200      	str	r2, [sp, #0]
 8001df4:	688a      	ldr	r2, [r1, #8]
 8001df6:	9200      	str	r2, [sp, #0]
 8001df8:	9a00      	ldr	r2, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001dfa:	069a      	lsls	r2, r3, #26
 8001dfc:	d50c      	bpl.n	8001e18 <HAL_SPI_IRQHandler+0x68>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001dfe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001e00:	2501      	movs	r5, #1
 8001e02:	432a      	orrs	r2, r5
 8001e04:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001e06:	2200      	movs	r2, #0
 8001e08:	9202      	str	r2, [sp, #8]
 8001e0a:	688a      	ldr	r2, [r1, #8]
 8001e0c:	9202      	str	r2, [sp, #8]
 8001e0e:	680a      	ldr	r2, [r1, #0]
 8001e10:	353f      	adds	r5, #63	; 0x3f
 8001e12:	43aa      	bics	r2, r5
 8001e14:	600a      	str	r2, [r1, #0]
 8001e16:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001e18:	05db      	lsls	r3, r3, #23
 8001e1a:	d509      	bpl.n	8001e30 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001e1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e1e:	2208      	movs	r2, #8
 8001e20:	4313      	orrs	r3, r2
 8001e22:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001e24:	2300      	movs	r3, #0
 8001e26:	9303      	str	r3, [sp, #12]
 8001e28:	6823      	ldr	r3, [r4, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	9303      	str	r3, [sp, #12]
 8001e2e:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e30:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d034      	beq.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001e36:	6822      	ldr	r2, [r4, #0]
 8001e38:	6853      	ldr	r3, [r2, #4]
 8001e3a:	21e0      	movs	r1, #224	; 0xe0
 8001e3c:	438b      	bics	r3, r1
 8001e3e:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8001e40:	2201      	movs	r2, #1
 8001e42:	2351      	movs	r3, #81	; 0x51
 8001e44:	54e2      	strb	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001e46:	0783      	lsls	r3, r0, #30
 8001e48:	d034      	beq.n	8001eb4 <HAL_SPI_IRQHandler+0x104>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001e4a:	6822      	ldr	r2, [r4, #0]
 8001e4c:	6853      	ldr	r3, [r2, #4]
 8001e4e:	39dd      	subs	r1, #221	; 0xdd
 8001e50:	438b      	bics	r3, r1
 8001e52:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8001e54:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00a      	beq.n	8001e70 <HAL_SPI_IRQHandler+0xc0>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001e5a:	4a18      	ldr	r2, [pc, #96]	; (8001ebc <HAL_SPI_IRQHandler+0x10c>)
 8001e5c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001e5e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001e60:	f7fe fc27 	bl	80006b2 <HAL_DMA_Abort_IT>
 8001e64:	2800      	cmp	r0, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_SPI_IRQHandler+0xc0>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001e68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e6a:	2240      	movs	r2, #64	; 0x40
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8001e70:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d014      	beq.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001e76:	4a11      	ldr	r2, [pc, #68]	; (8001ebc <HAL_SPI_IRQHandler+0x10c>)
 8001e78:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001e7a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001e7c:	f7fe fc19 	bl	80006b2 <HAL_DMA_Abort_IT>
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d00d      	beq.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001e84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e86:	2240      	movs	r2, #64	; 0x40
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	6563      	str	r3, [r4, #84]	; 0x54
 8001e8c:	e008      	b.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001e8e:	0642      	lsls	r2, r0, #25
 8001e90:	d598      	bpl.n	8001dc4 <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 8001e92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e94:	0020      	movs	r0, r4
 8001e96:	4798      	blx	r3
    return;
 8001e98:	e002      	b.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
    hspi->TxISR(hspi);
 8001e9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e9c:	0020      	movs	r0, r4
 8001e9e:	4798      	blx	r3
}
 8001ea0:	b005      	add	sp, #20
 8001ea2:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	9301      	str	r3, [sp, #4]
 8001ea8:	68cb      	ldr	r3, [r1, #12]
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	688b      	ldr	r3, [r1, #8]
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	9b01      	ldr	r3, [sp, #4]
        return;
 8001eb2:	e7f5      	b.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
        HAL_SPI_ErrorCallback(hspi);
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f7ff ff2e 	bl	8001d16 <HAL_SPI_ErrorCallback>
 8001eba:	e7f1      	b.n	8001ea0 <HAL_SPI_IRQHandler+0xf0>
 8001ebc:	08001ec1 	.word	0x08001ec1

08001ec0 <SPI_DMAAbortOnError>:
{
 8001ec0:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001ec2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8001ec8:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8001eca:	f7ff ff24 	bl	8001d16 <HAL_SPI_ErrorCallback>
}
 8001ece:	bd10      	pop	{r4, pc}

08001ed0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ed0:	6802      	ldr	r2, [r0, #0]
 8001ed2:	6813      	ldr	r3, [r2, #0]
 8001ed4:	4906      	ldr	r1, [pc, #24]	; (8001ef0 <UART_EndRxTransfer+0x20>)
 8001ed6:	400b      	ands	r3, r1
 8001ed8:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eda:	6802      	ldr	r2, [r0, #0]
 8001edc:	6893      	ldr	r3, [r2, #8]
 8001ede:	3123      	adds	r1, #35	; 0x23
 8001ee0:	31ff      	adds	r1, #255	; 0xff
 8001ee2:	438b      	bics	r3, r1
 8001ee4:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	6603      	str	r3, [r0, #96]	; 0x60
}
 8001eee:	4770      	bx	lr
 8001ef0:	fffffedf 	.word	0xfffffedf

08001ef4 <HAL_UART_TxCpltCallback>:
}
 8001ef4:	4770      	bx	lr

08001ef6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ef6:	b510      	push	{r4, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001ef8:	6802      	ldr	r2, [r0, #0]
 8001efa:	6813      	ldr	r3, [r2, #0]
 8001efc:	2140      	movs	r1, #64	; 0x40
 8001efe:	438b      	bics	r3, r1
 8001f00:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001f02:	2320      	movs	r3, #32
 8001f04:	6743      	str	r3, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	6643      	str	r3, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001f0a:	f7ff fff3 	bl	8001ef4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f0e:	bd10      	pop	{r4, pc}

08001f10 <HAL_UART_ErrorCallback>:
}
 8001f10:	4770      	bx	lr
	...

08001f14 <HAL_UART_IRQHandler>:
{
 8001f14:	b570      	push	{r4, r5, r6, lr}
 8001f16:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001f18:	6801      	ldr	r1, [r0, #0]
 8001f1a:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f1c:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f1e:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001f20:	220f      	movs	r2, #15
 8001f22:	401a      	ands	r2, r3
  if (errorflags == 0U)
 8001f24:	d10a      	bne.n	8001f3c <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001f26:	069e      	lsls	r6, r3, #26
 8001f28:	d508      	bpl.n	8001f3c <HAL_UART_IRQHandler+0x28>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001f2a:	0686      	lsls	r6, r0, #26
 8001f2c:	d506      	bpl.n	8001f3c <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 8001f2e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d100      	bne.n	8001f36 <HAL_UART_IRQHandler+0x22>
 8001f34:	e089      	b.n	800204a <HAL_UART_IRQHandler+0x136>
        huart->RxISR(huart);
 8001f36:	0020      	movs	r0, r4
 8001f38:	4798      	blx	r3
 8001f3a:	e086      	b.n	800204a <HAL_UART_IRQHandler+0x136>
  if ((errorflags != 0U)
 8001f3c:	2a00      	cmp	r2, #0
 8001f3e:	d06b      	beq.n	8002018 <HAL_UART_IRQHandler+0x104>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001f40:	2201      	movs	r2, #1
 8001f42:	402a      	ands	r2, r5
 8001f44:	d103      	bne.n	8001f4e <HAL_UART_IRQHandler+0x3a>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8001f46:	2690      	movs	r6, #144	; 0x90
 8001f48:	0076      	lsls	r6, r6, #1
 8001f4a:	4230      	tst	r0, r6
 8001f4c:	d064      	beq.n	8002018 <HAL_UART_IRQHandler+0x104>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001f4e:	07dd      	lsls	r5, r3, #31
 8001f50:	d506      	bpl.n	8001f60 <HAL_UART_IRQHandler+0x4c>
 8001f52:	05c5      	lsls	r5, r0, #23
 8001f54:	d504      	bpl.n	8001f60 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001f56:	2501      	movs	r5, #1
 8001f58:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f5a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001f5c:	4329      	orrs	r1, r5
 8001f5e:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001f60:	0799      	lsls	r1, r3, #30
 8001f62:	d508      	bpl.n	8001f76 <HAL_UART_IRQHandler+0x62>
 8001f64:	2a00      	cmp	r2, #0
 8001f66:	d006      	beq.n	8001f76 <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001f68:	6821      	ldr	r1, [r4, #0]
 8001f6a:	2502      	movs	r5, #2
 8001f6c:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f6e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001f70:	3502      	adds	r5, #2
 8001f72:	4329      	orrs	r1, r5
 8001f74:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001f76:	0759      	lsls	r1, r3, #29
 8001f78:	d508      	bpl.n	8001f8c <HAL_UART_IRQHandler+0x78>
 8001f7a:	2a00      	cmp	r2, #0
 8001f7c:	d006      	beq.n	8001f8c <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001f7e:	6821      	ldr	r1, [r4, #0]
 8001f80:	2504      	movs	r5, #4
 8001f82:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f84:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001f86:	3d02      	subs	r5, #2
 8001f88:	4329      	orrs	r1, r5
 8001f8a:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001f8c:	0719      	lsls	r1, r3, #28
 8001f8e:	d509      	bpl.n	8001fa4 <HAL_UART_IRQHandler+0x90>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001f90:	0681      	lsls	r1, r0, #26
 8001f92:	d401      	bmi.n	8001f98 <HAL_UART_IRQHandler+0x84>
 8001f94:	2a00      	cmp	r2, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_UART_IRQHandler+0x90>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001f98:	6822      	ldr	r2, [r4, #0]
 8001f9a:	2108      	movs	r1, #8
 8001f9c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f9e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fa4:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8001fa6:	2a00      	cmp	r2, #0
 8001fa8:	d04f      	beq.n	800204a <HAL_UART_IRQHandler+0x136>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001faa:	069b      	lsls	r3, r3, #26
 8001fac:	d506      	bpl.n	8001fbc <HAL_UART_IRQHandler+0xa8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001fae:	0683      	lsls	r3, r0, #26
 8001fb0:	d504      	bpl.n	8001fbc <HAL_UART_IRQHandler+0xa8>
        if (huart->RxISR != NULL)
 8001fb2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <HAL_UART_IRQHandler+0xa8>
          huart->RxISR(huart);
 8001fb8:	0020      	movs	r0, r4
 8001fba:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8001fbc:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001fbe:	6823      	ldr	r3, [r4, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	065b      	lsls	r3, r3, #25
 8001fc4:	d401      	bmi.n	8001fca <HAL_UART_IRQHandler+0xb6>
 8001fc6:	0713      	lsls	r3, r2, #28
 8001fc8:	d520      	bpl.n	800200c <HAL_UART_IRQHandler+0xf8>
        UART_EndRxTransfer(huart);
 8001fca:	0020      	movs	r0, r4
 8001fcc:	f7ff ff80 	bl	8001ed0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	0652      	lsls	r2, r2, #25
 8001fd6:	d515      	bpl.n	8002004 <HAL_UART_IRQHandler+0xf0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	2140      	movs	r1, #64	; 0x40
 8001fdc:	438a      	bics	r2, r1
 8001fde:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8001fe0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00a      	beq.n	8001ffc <HAL_UART_IRQHandler+0xe8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001fe6:	4a1b      	ldr	r2, [pc, #108]	; (8002054 <HAL_UART_IRQHandler+0x140>)
 8001fe8:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001fea:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001fec:	f7fe fb61 	bl	80006b2 <HAL_DMA_Abort_IT>
 8001ff0:	2800      	cmp	r0, #0
 8001ff2:	d02a      	beq.n	800204a <HAL_UART_IRQHandler+0x136>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ff4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001ff6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001ff8:	4798      	blx	r3
 8001ffa:	e026      	b.n	800204a <HAL_UART_IRQHandler+0x136>
            HAL_UART_ErrorCallback(huart);
 8001ffc:	0020      	movs	r0, r4
 8001ffe:	f7ff ff87 	bl	8001f10 <HAL_UART_ErrorCallback>
 8002002:	e022      	b.n	800204a <HAL_UART_IRQHandler+0x136>
          HAL_UART_ErrorCallback(huart);
 8002004:	0020      	movs	r0, r4
 8002006:	f7ff ff83 	bl	8001f10 <HAL_UART_ErrorCallback>
 800200a:	e01e      	b.n	800204a <HAL_UART_IRQHandler+0x136>
        HAL_UART_ErrorCallback(huart);
 800200c:	0020      	movs	r0, r4
 800200e:	f7ff ff7f 	bl	8001f10 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002012:	2300      	movs	r3, #0
 8002014:	67e3      	str	r3, [r4, #124]	; 0x7c
 8002016:	e018      	b.n	800204a <HAL_UART_IRQHandler+0x136>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002018:	02da      	lsls	r2, r3, #11
 800201a:	d501      	bpl.n	8002020 <HAL_UART_IRQHandler+0x10c>
 800201c:	026a      	lsls	r2, r5, #9
 800201e:	d409      	bmi.n	8002034 <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002020:	061a      	lsls	r2, r3, #24
 8002022:	d50e      	bpl.n	8002042 <HAL_UART_IRQHandler+0x12e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002024:	0602      	lsls	r2, r0, #24
 8002026:	d50c      	bpl.n	8002042 <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 8002028:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00d      	beq.n	800204a <HAL_UART_IRQHandler+0x136>
      huart->TxISR(huart);
 800202e:	0020      	movs	r0, r4
 8002030:	4798      	blx	r3
 8002032:	e00a      	b.n	800204a <HAL_UART_IRQHandler+0x136>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002034:	2380      	movs	r3, #128	; 0x80
 8002036:	035b      	lsls	r3, r3, #13
 8002038:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800203a:	0020      	movs	r0, r4
 800203c:	f000 faec 	bl	8002618 <HAL_UARTEx_WakeupCallback>
    return;
 8002040:	e003      	b.n	800204a <HAL_UART_IRQHandler+0x136>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002042:	065b      	lsls	r3, r3, #25
 8002044:	d501      	bpl.n	800204a <HAL_UART_IRQHandler+0x136>
 8002046:	0643      	lsls	r3, r0, #25
 8002048:	d400      	bmi.n	800204c <HAL_UART_IRQHandler+0x138>
}
 800204a:	bd70      	pop	{r4, r5, r6, pc}
    UART_EndTransmit_IT(huart);
 800204c:	0020      	movs	r0, r4
 800204e:	f7ff ff52 	bl	8001ef6 <UART_EndTransmit_IT>
    return;
 8002052:	e7fa      	b.n	800204a <HAL_UART_IRQHandler+0x136>
 8002054:	08002059 	.word	0x08002059

08002058 <UART_DMAAbortOnError>:
{
 8002058:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800205a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800205c:	2300      	movs	r3, #0
 800205e:	225a      	movs	r2, #90	; 0x5a
 8002060:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8002062:	3a08      	subs	r2, #8
 8002064:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8002066:	f7ff ff53 	bl	8001f10 <HAL_UART_ErrorCallback>
}
 800206a:	bd10      	pop	{r4, pc}

0800206c <UART_SetConfig>:
{
 800206c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800206e:	0005      	movs	r5, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8002070:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002072:	6883      	ldr	r3, [r0, #8]
 8002074:	6902      	ldr	r2, [r0, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	6942      	ldr	r2, [r0, #20]
 800207a:	4313      	orrs	r3, r2
 800207c:	69c2      	ldr	r2, [r0, #28]
 800207e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002080:	680a      	ldr	r2, [r1, #0]
 8002082:	48be      	ldr	r0, [pc, #760]	; (800237c <UART_SetConfig+0x310>)
 8002084:	4002      	ands	r2, r0
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800208a:	682a      	ldr	r2, [r5, #0]
 800208c:	6853      	ldr	r3, [r2, #4]
 800208e:	49bc      	ldr	r1, [pc, #752]	; (8002380 <UART_SetConfig+0x314>)
 8002090:	400b      	ands	r3, r1
 8002092:	68e9      	ldr	r1, [r5, #12]
 8002094:	430b      	orrs	r3, r1
 8002096:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002098:	69ab      	ldr	r3, [r5, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800209a:	682a      	ldr	r2, [r5, #0]
 800209c:	49b9      	ldr	r1, [pc, #740]	; (8002384 <UART_SetConfig+0x318>)
 800209e:	428a      	cmp	r2, r1
 80020a0:	d001      	beq.n	80020a6 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80020a2:	6a29      	ldr	r1, [r5, #32]
 80020a4:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020a6:	6891      	ldr	r1, [r2, #8]
 80020a8:	48b7      	ldr	r0, [pc, #732]	; (8002388 <UART_SetConfig+0x31c>)
 80020aa:	4001      	ands	r1, r0
 80020ac:	430b      	orrs	r3, r1
 80020ae:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020b0:	682b      	ldr	r3, [r5, #0]
 80020b2:	4ab6      	ldr	r2, [pc, #728]	; (800238c <UART_SetConfig+0x320>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d01c      	beq.n	80020f2 <UART_SetConfig+0x86>
 80020b8:	4ab5      	ldr	r2, [pc, #724]	; (8002390 <UART_SetConfig+0x324>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d02d      	beq.n	800211a <UART_SetConfig+0xae>
 80020be:	4ab5      	ldr	r2, [pc, #724]	; (8002394 <UART_SetConfig+0x328>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d05f      	beq.n	8002184 <UART_SetConfig+0x118>
 80020c4:	4ab4      	ldr	r2, [pc, #720]	; (8002398 <UART_SetConfig+0x32c>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d05e      	beq.n	8002188 <UART_SetConfig+0x11c>
 80020ca:	4aae      	ldr	r2, [pc, #696]	; (8002384 <UART_SetConfig+0x318>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d039      	beq.n	8002144 <UART_SetConfig+0xd8>
 80020d0:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 80020d2:	49ac      	ldr	r1, [pc, #688]	; (8002384 <UART_SetConfig+0x318>)
 80020d4:	428b      	cmp	r3, r1
 80020d6:	d05b      	beq.n	8002190 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020d8:	2380      	movs	r3, #128	; 0x80
 80020da:	021b      	lsls	r3, r3, #8
 80020dc:	69e9      	ldr	r1, [r5, #28]
 80020de:	4299      	cmp	r1, r3
 80020e0:	d100      	bne.n	80020e4 <UART_SetConfig+0x78>
 80020e2:	e095      	b.n	8002210 <UART_SetConfig+0x1a4>
    switch (clocksource)
 80020e4:	2a08      	cmp	r2, #8
 80020e6:	d900      	bls.n	80020ea <UART_SetConfig+0x7e>
 80020e8:	e179      	b.n	80023de <UART_SetConfig+0x372>
 80020ea:	0092      	lsls	r2, r2, #2
 80020ec:	4bab      	ldr	r3, [pc, #684]	; (800239c <UART_SetConfig+0x330>)
 80020ee:	589b      	ldr	r3, [r3, r2]
 80020f0:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020f2:	4aab      	ldr	r2, [pc, #684]	; (80023a0 <UART_SetConfig+0x334>)
 80020f4:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80020f6:	2203      	movs	r2, #3
 80020f8:	400a      	ands	r2, r1
 80020fa:	2a01      	cmp	r2, #1
 80020fc:	d009      	beq.n	8002112 <UART_SetConfig+0xa6>
 80020fe:	2a00      	cmp	r2, #0
 8002100:	d005      	beq.n	800210e <UART_SetConfig+0xa2>
 8002102:	2a02      	cmp	r2, #2
 8002104:	d03a      	beq.n	800217c <UART_SetConfig+0x110>
 8002106:	2a03      	cmp	r2, #3
 8002108:	d005      	beq.n	8002116 <UART_SetConfig+0xaa>
 800210a:	2210      	movs	r2, #16
 800210c:	e7e1      	b.n	80020d2 <UART_SetConfig+0x66>
 800210e:	2201      	movs	r2, #1
 8002110:	e7df      	b.n	80020d2 <UART_SetConfig+0x66>
 8002112:	2204      	movs	r2, #4
 8002114:	e7dd      	b.n	80020d2 <UART_SetConfig+0x66>
 8002116:	2208      	movs	r2, #8
 8002118:	e7db      	b.n	80020d2 <UART_SetConfig+0x66>
 800211a:	4aa1      	ldr	r2, [pc, #644]	; (80023a0 <UART_SetConfig+0x334>)
 800211c:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800211e:	220c      	movs	r2, #12
 8002120:	400a      	ands	r2, r1
 8002122:	2a04      	cmp	r2, #4
 8002124:	d00a      	beq.n	800213c <UART_SetConfig+0xd0>
 8002126:	d905      	bls.n	8002134 <UART_SetConfig+0xc8>
 8002128:	2a08      	cmp	r2, #8
 800212a:	d029      	beq.n	8002180 <UART_SetConfig+0x114>
 800212c:	2a0c      	cmp	r2, #12
 800212e:	d107      	bne.n	8002140 <UART_SetConfig+0xd4>
 8002130:	2208      	movs	r2, #8
 8002132:	e7ce      	b.n	80020d2 <UART_SetConfig+0x66>
 8002134:	2a00      	cmp	r2, #0
 8002136:	d103      	bne.n	8002140 <UART_SetConfig+0xd4>
 8002138:	2200      	movs	r2, #0
 800213a:	e7ca      	b.n	80020d2 <UART_SetConfig+0x66>
 800213c:	2204      	movs	r2, #4
 800213e:	e7c8      	b.n	80020d2 <UART_SetConfig+0x66>
 8002140:	2210      	movs	r2, #16
 8002142:	e7c6      	b.n	80020d2 <UART_SetConfig+0x66>
 8002144:	4a96      	ldr	r2, [pc, #600]	; (80023a0 <UART_SetConfig+0x334>)
 8002146:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002148:	21c0      	movs	r1, #192	; 0xc0
 800214a:	0109      	lsls	r1, r1, #4
 800214c:	400a      	ands	r2, r1
 800214e:	2180      	movs	r1, #128	; 0x80
 8002150:	00c9      	lsls	r1, r1, #3
 8002152:	428a      	cmp	r2, r1
 8002154:	d00e      	beq.n	8002174 <UART_SetConfig+0x108>
 8002156:	d909      	bls.n	800216c <UART_SetConfig+0x100>
 8002158:	2180      	movs	r1, #128	; 0x80
 800215a:	0109      	lsls	r1, r1, #4
 800215c:	428a      	cmp	r2, r1
 800215e:	d015      	beq.n	800218c <UART_SetConfig+0x120>
 8002160:	21c0      	movs	r1, #192	; 0xc0
 8002162:	0109      	lsls	r1, r1, #4
 8002164:	428a      	cmp	r2, r1
 8002166:	d107      	bne.n	8002178 <UART_SetConfig+0x10c>
 8002168:	2208      	movs	r2, #8
 800216a:	e7b2      	b.n	80020d2 <UART_SetConfig+0x66>
 800216c:	2a00      	cmp	r2, #0
 800216e:	d103      	bne.n	8002178 <UART_SetConfig+0x10c>
 8002170:	2200      	movs	r2, #0
 8002172:	e7ae      	b.n	80020d2 <UART_SetConfig+0x66>
 8002174:	2204      	movs	r2, #4
 8002176:	e7ac      	b.n	80020d2 <UART_SetConfig+0x66>
 8002178:	2210      	movs	r2, #16
 800217a:	e7aa      	b.n	80020d2 <UART_SetConfig+0x66>
 800217c:	2202      	movs	r2, #2
 800217e:	e7a8      	b.n	80020d2 <UART_SetConfig+0x66>
 8002180:	2202      	movs	r2, #2
 8002182:	e7a6      	b.n	80020d2 <UART_SetConfig+0x66>
 8002184:	2200      	movs	r2, #0
 8002186:	e7a4      	b.n	80020d2 <UART_SetConfig+0x66>
 8002188:	2200      	movs	r2, #0
 800218a:	e7a2      	b.n	80020d2 <UART_SetConfig+0x66>
 800218c:	2202      	movs	r2, #2
 800218e:	e7a0      	b.n	80020d2 <UART_SetConfig+0x66>
    switch (clocksource)
 8002190:	2a02      	cmp	r2, #2
 8002192:	d02c      	beq.n	80021ee <UART_SetConfig+0x182>
 8002194:	d925      	bls.n	80021e2 <UART_SetConfig+0x176>
 8002196:	2a04      	cmp	r2, #4
 8002198:	d030      	beq.n	80021fc <UART_SetConfig+0x190>
 800219a:	2a08      	cmp	r2, #8
 800219c:	d132      	bne.n	8002204 <UART_SetConfig+0x198>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800219e:	2080      	movs	r0, #128	; 0x80
 80021a0:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 80021a2:	2400      	movs	r4, #0
    if (lpuart_ker_ck_pres != 0U)
 80021a4:	2800      	cmp	r0, #0
 80021a6:	d100      	bne.n	80021aa <UART_SetConfig+0x13e>
 80021a8:	e0ae      	b.n	8002308 <UART_SetConfig+0x29c>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80021aa:	686a      	ldr	r2, [r5, #4]
 80021ac:	0053      	lsls	r3, r2, #1
 80021ae:	189b      	adds	r3, r3, r2
 80021b0:	4298      	cmp	r0, r3
 80021b2:	d200      	bcs.n	80021b6 <UART_SetConfig+0x14a>
 80021b4:	e116      	b.n	80023e4 <UART_SetConfig+0x378>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80021b6:	0313      	lsls	r3, r2, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80021b8:	4298      	cmp	r0, r3
 80021ba:	d900      	bls.n	80021be <UART_SetConfig+0x152>
 80021bc:	e114      	b.n	80023e8 <UART_SetConfig+0x37c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 80021be:	0e07      	lsrs	r7, r0, #24
 80021c0:	0206      	lsls	r6, r0, #8
 80021c2:	0850      	lsrs	r0, r2, #1
 80021c4:	2100      	movs	r1, #0
 80021c6:	1980      	adds	r0, r0, r6
 80021c8:	4179      	adcs	r1, r7
 80021ca:	2300      	movs	r3, #0
 80021cc:	f7fe f828 	bl	8000220 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80021d0:	4b74      	ldr	r3, [pc, #464]	; (80023a4 <UART_SetConfig+0x338>)
 80021d2:	18c2      	adds	r2, r0, r3
 80021d4:	4b74      	ldr	r3, [pc, #464]	; (80023a8 <UART_SetConfig+0x33c>)
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d900      	bls.n	80021dc <UART_SetConfig+0x170>
 80021da:	e107      	b.n	80023ec <UART_SetConfig+0x380>
          huart->Instance->BRR = usartdiv;
 80021dc:	682b      	ldr	r3, [r5, #0]
 80021de:	60d8      	str	r0, [r3, #12]
 80021e0:	e092      	b.n	8002308 <UART_SetConfig+0x29c>
    switch (clocksource)
 80021e2:	2a00      	cmp	r2, #0
 80021e4:	d10e      	bne.n	8002204 <UART_SetConfig+0x198>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80021e6:	f7fe ffbf 	bl	8001168 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 80021ea:	2400      	movs	r4, #0
        break;
 80021ec:	e7da      	b.n	80021a4 <UART_SetConfig+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80021ee:	4b6c      	ldr	r3, [pc, #432]	; (80023a0 <UART_SetConfig+0x334>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	06db      	lsls	r3, r3, #27
 80021f4:	d509      	bpl.n	800220a <UART_SetConfig+0x19e>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 80021f6:	486d      	ldr	r0, [pc, #436]	; (80023ac <UART_SetConfig+0x340>)
  HAL_StatusTypeDef ret               = HAL_OK;
 80021f8:	2400      	movs	r4, #0
 80021fa:	e7d3      	b.n	80021a4 <UART_SetConfig+0x138>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80021fc:	f7fe fbca 	bl	8000994 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002200:	2400      	movs	r4, #0
        break;
 8002202:	e7cf      	b.n	80021a4 <UART_SetConfig+0x138>
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002204:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8002206:	2401      	movs	r4, #1
 8002208:	e7cc      	b.n	80021a4 <UART_SetConfig+0x138>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800220a:	4869      	ldr	r0, [pc, #420]	; (80023b0 <UART_SetConfig+0x344>)
  HAL_StatusTypeDef ret               = HAL_OK;
 800220c:	2400      	movs	r4, #0
 800220e:	e7c9      	b.n	80021a4 <UART_SetConfig+0x138>
    switch (clocksource)
 8002210:	2a08      	cmp	r2, #8
 8002212:	d863      	bhi.n	80022dc <UART_SetConfig+0x270>
 8002214:	0092      	lsls	r2, r2, #2
 8002216:	4b67      	ldr	r3, [pc, #412]	; (80023b4 <UART_SetConfig+0x348>)
 8002218:	589b      	ldr	r3, [r3, r2]
 800221a:	469f      	mov	pc, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800221c:	f7fe ffa4 	bl	8001168 <HAL_RCC_GetPCLK1Freq>
 8002220:	0040      	lsls	r0, r0, #1
 8002222:	686b      	ldr	r3, [r5, #4]
 8002224:	085b      	lsrs	r3, r3, #1
 8002226:	18c0      	adds	r0, r0, r3
 8002228:	6869      	ldr	r1, [r5, #4]
 800222a:	f7fd ff6d 	bl	8000108 <__udivsi3>
 800222e:	0400      	lsls	r0, r0, #16
 8002230:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002232:	2400      	movs	r4, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002234:	4a60      	ldr	r2, [pc, #384]	; (80023b8 <UART_SetConfig+0x34c>)
 8002236:	0003      	movs	r3, r0
 8002238:	3b10      	subs	r3, #16
 800223a:	4293      	cmp	r3, r2
 800223c:	d900      	bls.n	8002240 <UART_SetConfig+0x1d4>
 800223e:	e0d7      	b.n	80023f0 <UART_SetConfig+0x384>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002240:	230f      	movs	r3, #15
 8002242:	0002      	movs	r2, r0
 8002244:	439a      	bics	r2, r3
 8002246:	0013      	movs	r3, r2
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002248:	0840      	lsrs	r0, r0, #1
 800224a:	2207      	movs	r2, #7
 800224c:	4010      	ands	r0, r2
 800224e:	4318      	orrs	r0, r3
      huart->Instance->BRR = brrtemp;
 8002250:	682b      	ldr	r3, [r5, #0]
 8002252:	60d8      	str	r0, [r3, #12]
 8002254:	e058      	b.n	8002308 <UART_SetConfig+0x29c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002256:	f7fe ff97 	bl	8001188 <HAL_RCC_GetPCLK2Freq>
 800225a:	0040      	lsls	r0, r0, #1
 800225c:	686b      	ldr	r3, [r5, #4]
 800225e:	085b      	lsrs	r3, r3, #1
 8002260:	18c0      	adds	r0, r0, r3
 8002262:	6869      	ldr	r1, [r5, #4]
 8002264:	f7fd ff50 	bl	8000108 <__udivsi3>
 8002268:	0400      	lsls	r0, r0, #16
 800226a:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 800226c:	2400      	movs	r4, #0
        break;
 800226e:	e7e1      	b.n	8002234 <UART_SetConfig+0x1c8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002270:	4b4b      	ldr	r3, [pc, #300]	; (80023a0 <UART_SetConfig+0x334>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	06db      	lsls	r3, r3, #27
 8002276:	d50b      	bpl.n	8002290 <UART_SetConfig+0x224>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002278:	686b      	ldr	r3, [r5, #4]
 800227a:	0858      	lsrs	r0, r3, #1
 800227c:	4b4f      	ldr	r3, [pc, #316]	; (80023bc <UART_SetConfig+0x350>)
 800227e:	469c      	mov	ip, r3
 8002280:	4460      	add	r0, ip
 8002282:	6869      	ldr	r1, [r5, #4]
 8002284:	f7fd ff40 	bl	8000108 <__udivsi3>
 8002288:	0400      	lsls	r0, r0, #16
 800228a:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 800228c:	2400      	movs	r4, #0
 800228e:	e7d1      	b.n	8002234 <UART_SetConfig+0x1c8>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002290:	686b      	ldr	r3, [r5, #4]
 8002292:	0858      	lsrs	r0, r3, #1
 8002294:	4b4a      	ldr	r3, [pc, #296]	; (80023c0 <UART_SetConfig+0x354>)
 8002296:	469c      	mov	ip, r3
 8002298:	4460      	add	r0, ip
 800229a:	6869      	ldr	r1, [r5, #4]
 800229c:	f7fd ff34 	bl	8000108 <__udivsi3>
 80022a0:	0400      	lsls	r0, r0, #16
 80022a2:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80022a4:	2400      	movs	r4, #0
 80022a6:	e7c5      	b.n	8002234 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80022a8:	f7fe fb74 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 80022ac:	0040      	lsls	r0, r0, #1
 80022ae:	686b      	ldr	r3, [r5, #4]
 80022b0:	085b      	lsrs	r3, r3, #1
 80022b2:	18c0      	adds	r0, r0, r3
 80022b4:	6869      	ldr	r1, [r5, #4]
 80022b6:	f7fd ff27 	bl	8000108 <__udivsi3>
 80022ba:	0400      	lsls	r0, r0, #16
 80022bc:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80022be:	2400      	movs	r4, #0
        break;
 80022c0:	e7b8      	b.n	8002234 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022c2:	686b      	ldr	r3, [r5, #4]
 80022c4:	0858      	lsrs	r0, r3, #1
 80022c6:	2380      	movs	r3, #128	; 0x80
 80022c8:	025b      	lsls	r3, r3, #9
 80022ca:	469c      	mov	ip, r3
 80022cc:	4460      	add	r0, ip
 80022ce:	6869      	ldr	r1, [r5, #4]
 80022d0:	f7fd ff1a 	bl	8000108 <__udivsi3>
 80022d4:	0400      	lsls	r0, r0, #16
 80022d6:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80022d8:	2400      	movs	r4, #0
        break;
 80022da:	e7ab      	b.n	8002234 <UART_SetConfig+0x1c8>
        ret = HAL_ERROR;
 80022dc:	2401      	movs	r4, #1
  uint32_t usartdiv                   = 0x00000000U;
 80022de:	2000      	movs	r0, #0
 80022e0:	e7a8      	b.n	8002234 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80022e2:	f7fe ff41 	bl	8001168 <HAL_RCC_GetPCLK1Freq>
 80022e6:	686b      	ldr	r3, [r5, #4]
 80022e8:	085b      	lsrs	r3, r3, #1
 80022ea:	18c0      	adds	r0, r0, r3
 80022ec:	6869      	ldr	r1, [r5, #4]
 80022ee:	f7fd ff0b 	bl	8000108 <__udivsi3>
 80022f2:	0400      	lsls	r0, r0, #16
 80022f4:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80022f6:	2400      	movs	r4, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022f8:	4a2f      	ldr	r2, [pc, #188]	; (80023b8 <UART_SetConfig+0x34c>)
 80022fa:	0003      	movs	r3, r0
 80022fc:	3b10      	subs	r3, #16
 80022fe:	4293      	cmp	r3, r2
 8002300:	d900      	bls.n	8002304 <UART_SetConfig+0x298>
 8002302:	e077      	b.n	80023f4 <UART_SetConfig+0x388>
      huart->Instance->BRR = usartdiv;
 8002304:	682b      	ldr	r3, [r5, #0]
 8002306:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8002308:	2300      	movs	r3, #0
 800230a:	662b      	str	r3, [r5, #96]	; 0x60
  huart->TxISR = NULL;
 800230c:	666b      	str	r3, [r5, #100]	; 0x64
}
 800230e:	0020      	movs	r0, r4
 8002310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002312:	f7fe ff39 	bl	8001188 <HAL_RCC_GetPCLK2Freq>
 8002316:	686b      	ldr	r3, [r5, #4]
 8002318:	085b      	lsrs	r3, r3, #1
 800231a:	18c0      	adds	r0, r0, r3
 800231c:	6869      	ldr	r1, [r5, #4]
 800231e:	f7fd fef3 	bl	8000108 <__udivsi3>
 8002322:	0400      	lsls	r0, r0, #16
 8002324:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002326:	2400      	movs	r4, #0
        break;
 8002328:	e7e6      	b.n	80022f8 <UART_SetConfig+0x28c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800232a:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <UART_SetConfig+0x334>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	06db      	lsls	r3, r3, #27
 8002330:	d50b      	bpl.n	800234a <UART_SetConfig+0x2de>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002332:	686b      	ldr	r3, [r5, #4]
 8002334:	0858      	lsrs	r0, r3, #1
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <UART_SetConfig+0x340>)
 8002338:	469c      	mov	ip, r3
 800233a:	4460      	add	r0, ip
 800233c:	6869      	ldr	r1, [r5, #4]
 800233e:	f7fd fee3 	bl	8000108 <__udivsi3>
 8002342:	0400      	lsls	r0, r0, #16
 8002344:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002346:	2400      	movs	r4, #0
 8002348:	e7d6      	b.n	80022f8 <UART_SetConfig+0x28c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800234a:	686b      	ldr	r3, [r5, #4]
 800234c:	0858      	lsrs	r0, r3, #1
 800234e:	4b18      	ldr	r3, [pc, #96]	; (80023b0 <UART_SetConfig+0x344>)
 8002350:	469c      	mov	ip, r3
 8002352:	4460      	add	r0, ip
 8002354:	6869      	ldr	r1, [r5, #4]
 8002356:	f7fd fed7 	bl	8000108 <__udivsi3>
 800235a:	0400      	lsls	r0, r0, #16
 800235c:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 800235e:	2400      	movs	r4, #0
 8002360:	e7ca      	b.n	80022f8 <UART_SetConfig+0x28c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002362:	f7fe fb17 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 8002366:	686b      	ldr	r3, [r5, #4]
 8002368:	085b      	lsrs	r3, r3, #1
 800236a:	18c0      	adds	r0, r0, r3
 800236c:	6869      	ldr	r1, [r5, #4]
 800236e:	f7fd fecb 	bl	8000108 <__udivsi3>
 8002372:	0400      	lsls	r0, r0, #16
 8002374:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002376:	2400      	movs	r4, #0
        break;
 8002378:	e7be      	b.n	80022f8 <UART_SetConfig+0x28c>
 800237a:	46c0      	nop			; (mov r8, r8)
 800237c:	efff69f3 	.word	0xefff69f3
 8002380:	ffffcfff 	.word	0xffffcfff
 8002384:	40004800 	.word	0x40004800
 8002388:	fffff4ff 	.word	0xfffff4ff
 800238c:	40013800 	.word	0x40013800
 8002390:	40004400 	.word	0x40004400
 8002394:	40004c00 	.word	0x40004c00
 8002398:	40005000 	.word	0x40005000
 800239c:	080031c8 	.word	0x080031c8
 80023a0:	40021000 	.word	0x40021000
 80023a4:	fffffd00 	.word	0xfffffd00
 80023a8:	000ffcff 	.word	0x000ffcff
 80023ac:	003d0900 	.word	0x003d0900
 80023b0:	00f42400 	.word	0x00f42400
 80023b4:	080031ec 	.word	0x080031ec
 80023b8:	0000ffef 	.word	0x0000ffef
 80023bc:	007a1200 	.word	0x007a1200
 80023c0:	01e84800 	.word	0x01e84800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80023c4:	686b      	ldr	r3, [r5, #4]
 80023c6:	0858      	lsrs	r0, r3, #1
 80023c8:	2380      	movs	r3, #128	; 0x80
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	469c      	mov	ip, r3
 80023ce:	4460      	add	r0, ip
 80023d0:	6869      	ldr	r1, [r5, #4]
 80023d2:	f7fd fe99 	bl	8000108 <__udivsi3>
 80023d6:	0400      	lsls	r0, r0, #16
 80023d8:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80023da:	2400      	movs	r4, #0
        break;
 80023dc:	e78c      	b.n	80022f8 <UART_SetConfig+0x28c>
        ret = HAL_ERROR;
 80023de:	2401      	movs	r4, #1
  uint32_t usartdiv                   = 0x00000000U;
 80023e0:	2000      	movs	r0, #0
 80023e2:	e789      	b.n	80022f8 <UART_SetConfig+0x28c>
        ret = HAL_ERROR;
 80023e4:	2401      	movs	r4, #1
 80023e6:	e78f      	b.n	8002308 <UART_SetConfig+0x29c>
 80023e8:	2401      	movs	r4, #1
 80023ea:	e78d      	b.n	8002308 <UART_SetConfig+0x29c>
          ret = HAL_ERROR;
 80023ec:	2401      	movs	r4, #1
 80023ee:	e78b      	b.n	8002308 <UART_SetConfig+0x29c>
      ret = HAL_ERROR;
 80023f0:	2401      	movs	r4, #1
 80023f2:	e789      	b.n	8002308 <UART_SetConfig+0x29c>
      ret = HAL_ERROR;
 80023f4:	2401      	movs	r4, #1
 80023f6:	e787      	b.n	8002308 <UART_SetConfig+0x29c>

080023f8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023f8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023fa:	07db      	lsls	r3, r3, #31
 80023fc:	d506      	bpl.n	800240c <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80023fe:	6802      	ldr	r2, [r0, #0]
 8002400:	6853      	ldr	r3, [r2, #4]
 8002402:	492c      	ldr	r1, [pc, #176]	; (80024b4 <UART_AdvFeatureConfig+0xbc>)
 8002404:	400b      	ands	r3, r1
 8002406:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002408:	430b      	orrs	r3, r1
 800240a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800240c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800240e:	079b      	lsls	r3, r3, #30
 8002410:	d506      	bpl.n	8002420 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002412:	6802      	ldr	r2, [r0, #0]
 8002414:	6853      	ldr	r3, [r2, #4]
 8002416:	4928      	ldr	r1, [pc, #160]	; (80024b8 <UART_AdvFeatureConfig+0xc0>)
 8002418:	400b      	ands	r3, r1
 800241a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800241c:	430b      	orrs	r3, r1
 800241e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002420:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002422:	075b      	lsls	r3, r3, #29
 8002424:	d506      	bpl.n	8002434 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002426:	6802      	ldr	r2, [r0, #0]
 8002428:	6853      	ldr	r3, [r2, #4]
 800242a:	4924      	ldr	r1, [pc, #144]	; (80024bc <UART_AdvFeatureConfig+0xc4>)
 800242c:	400b      	ands	r3, r1
 800242e:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002430:	430b      	orrs	r3, r1
 8002432:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002434:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002436:	071b      	lsls	r3, r3, #28
 8002438:	d506      	bpl.n	8002448 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800243a:	6802      	ldr	r2, [r0, #0]
 800243c:	6853      	ldr	r3, [r2, #4]
 800243e:	4920      	ldr	r1, [pc, #128]	; (80024c0 <UART_AdvFeatureConfig+0xc8>)
 8002440:	400b      	ands	r3, r1
 8002442:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002444:	430b      	orrs	r3, r1
 8002446:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002448:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800244a:	06db      	lsls	r3, r3, #27
 800244c:	d506      	bpl.n	800245c <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800244e:	6802      	ldr	r2, [r0, #0]
 8002450:	6893      	ldr	r3, [r2, #8]
 8002452:	491c      	ldr	r1, [pc, #112]	; (80024c4 <UART_AdvFeatureConfig+0xcc>)
 8002454:	400b      	ands	r3, r1
 8002456:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002458:	430b      	orrs	r3, r1
 800245a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800245c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800245e:	069b      	lsls	r3, r3, #26
 8002460:	d506      	bpl.n	8002470 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002462:	6802      	ldr	r2, [r0, #0]
 8002464:	6893      	ldr	r3, [r2, #8]
 8002466:	4918      	ldr	r1, [pc, #96]	; (80024c8 <UART_AdvFeatureConfig+0xd0>)
 8002468:	400b      	ands	r3, r1
 800246a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800246c:	430b      	orrs	r3, r1
 800246e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002470:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002472:	065b      	lsls	r3, r3, #25
 8002474:	d50b      	bpl.n	800248e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002476:	6802      	ldr	r2, [r0, #0]
 8002478:	6853      	ldr	r3, [r2, #4]
 800247a:	4914      	ldr	r1, [pc, #80]	; (80024cc <UART_AdvFeatureConfig+0xd4>)
 800247c:	400b      	ands	r3, r1
 800247e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002480:	430b      	orrs	r3, r1
 8002482:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002484:	2380      	movs	r3, #128	; 0x80
 8002486:	035b      	lsls	r3, r3, #13
 8002488:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800248a:	429a      	cmp	r2, r3
 800248c:	d00a      	beq.n	80024a4 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800248e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002490:	061b      	lsls	r3, r3, #24
 8002492:	d506      	bpl.n	80024a2 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002494:	6802      	ldr	r2, [r0, #0]
 8002496:	6853      	ldr	r3, [r2, #4]
 8002498:	490d      	ldr	r1, [pc, #52]	; (80024d0 <UART_AdvFeatureConfig+0xd8>)
 800249a:	400b      	ands	r3, r1
 800249c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800249e:	430b      	orrs	r3, r1
 80024a0:	6053      	str	r3, [r2, #4]
}
 80024a2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80024a4:	6802      	ldr	r2, [r0, #0]
 80024a6:	6853      	ldr	r3, [r2, #4]
 80024a8:	490a      	ldr	r1, [pc, #40]	; (80024d4 <UART_AdvFeatureConfig+0xdc>)
 80024aa:	400b      	ands	r3, r1
 80024ac:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80024ae:	430b      	orrs	r3, r1
 80024b0:	6053      	str	r3, [r2, #4]
 80024b2:	e7ec      	b.n	800248e <UART_AdvFeatureConfig+0x96>
 80024b4:	fffdffff 	.word	0xfffdffff
 80024b8:	fffeffff 	.word	0xfffeffff
 80024bc:	fffbffff 	.word	0xfffbffff
 80024c0:	ffff7fff 	.word	0xffff7fff
 80024c4:	ffffefff 	.word	0xffffefff
 80024c8:	ffffdfff 	.word	0xffffdfff
 80024cc:	ffefffff 	.word	0xffefffff
 80024d0:	fff7ffff 	.word	0xfff7ffff
 80024d4:	ff9fffff 	.word	0xff9fffff

080024d8 <UART_WaitOnFlagUntilTimeout>:
{
 80024d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024da:	46c6      	mov	lr, r8
 80024dc:	b500      	push	{lr}
 80024de:	0005      	movs	r5, r0
 80024e0:	000f      	movs	r7, r1
 80024e2:	0016      	movs	r6, r2
 80024e4:	4698      	mov	r8, r3
 80024e6:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024e8:	682b      	ldr	r3, [r5, #0]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	003a      	movs	r2, r7
 80024ee:	439a      	bics	r2, r3
 80024f0:	0013      	movs	r3, r2
 80024f2:	425a      	negs	r2, r3
 80024f4:	4153      	adcs	r3, r2
 80024f6:	42b3      	cmp	r3, r6
 80024f8:	d11c      	bne.n	8002534 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80024fa:	1c63      	adds	r3, r4, #1
 80024fc:	d0f4      	beq.n	80024e8 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024fe:	f7fd ffcd 	bl	800049c <HAL_GetTick>
 8002502:	4643      	mov	r3, r8
 8002504:	1ac0      	subs	r0, r0, r3
 8002506:	4284      	cmp	r4, r0
 8002508:	d301      	bcc.n	800250e <UART_WaitOnFlagUntilTimeout+0x36>
 800250a:	2c00      	cmp	r4, #0
 800250c:	d1ec      	bne.n	80024e8 <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800250e:	682a      	ldr	r2, [r5, #0]
 8002510:	6813      	ldr	r3, [r2, #0]
 8002512:	490a      	ldr	r1, [pc, #40]	; (800253c <UART_WaitOnFlagUntilTimeout+0x64>)
 8002514:	400b      	ands	r3, r1
 8002516:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002518:	682a      	ldr	r2, [r5, #0]
 800251a:	6893      	ldr	r3, [r2, #8]
 800251c:	31a3      	adds	r1, #163	; 0xa3
 800251e:	31ff      	adds	r1, #255	; 0xff
 8002520:	438b      	bics	r3, r1
 8002522:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002524:	2320      	movs	r3, #32
 8002526:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002528:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 800252a:	2200      	movs	r2, #0
 800252c:	3350      	adds	r3, #80	; 0x50
 800252e:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 8002530:	2003      	movs	r0, #3
 8002532:	e000      	b.n	8002536 <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 8002534:	2000      	movs	r0, #0
}
 8002536:	bc04      	pop	{r2}
 8002538:	4690      	mov	r8, r2
 800253a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800253c:	fffffe5f 	.word	0xfffffe5f

08002540 <UART_CheckIdleState>:
{
 8002540:	b530      	push	{r4, r5, lr}
 8002542:	b083      	sub	sp, #12
 8002544:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002546:	2300      	movs	r3, #0
 8002548:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800254a:	f7fd ffa7 	bl	800049c <HAL_GetTick>
 800254e:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002550:	6823      	ldr	r3, [r4, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	071b      	lsls	r3, r3, #28
 8002556:	d40c      	bmi.n	8002572 <UART_CheckIdleState+0x32>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002558:	6823      	ldr	r3, [r4, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	075b      	lsls	r3, r3, #29
 800255e:	d415      	bmi.n	800258c <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8002560:	2320      	movs	r3, #32
 8002562:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002564:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002566:	2200      	movs	r2, #0
 8002568:	3350      	adds	r3, #80	; 0x50
 800256a:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 800256c:	2000      	movs	r0, #0
}
 800256e:	b003      	add	sp, #12
 8002570:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002572:	4b0d      	ldr	r3, [pc, #52]	; (80025a8 <UART_CheckIdleState+0x68>)
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	0003      	movs	r3, r0
 8002578:	2200      	movs	r2, #0
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	0389      	lsls	r1, r1, #14
 800257e:	0020      	movs	r0, r4
 8002580:	f7ff ffaa 	bl	80024d8 <UART_WaitOnFlagUntilTimeout>
 8002584:	2800      	cmp	r0, #0
 8002586:	d0e7      	beq.n	8002558 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8002588:	2003      	movs	r0, #3
 800258a:	e7f0      	b.n	800256e <UART_CheckIdleState+0x2e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800258c:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <UART_CheckIdleState+0x68>)
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	002b      	movs	r3, r5
 8002592:	2200      	movs	r2, #0
 8002594:	2180      	movs	r1, #128	; 0x80
 8002596:	03c9      	lsls	r1, r1, #15
 8002598:	0020      	movs	r0, r4
 800259a:	f7ff ff9d 	bl	80024d8 <UART_WaitOnFlagUntilTimeout>
 800259e:	2800      	cmp	r0, #0
 80025a0:	d0de      	beq.n	8002560 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 80025a2:	2003      	movs	r0, #3
 80025a4:	e7e3      	b.n	800256e <UART_CheckIdleState+0x2e>
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	01ffffff 	.word	0x01ffffff

080025ac <HAL_UART_Init>:
{
 80025ac:	b510      	push	{r4, lr}
 80025ae:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80025b0:	d02e      	beq.n	8002610 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80025b2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d021      	beq.n	80025fc <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80025b8:	2324      	movs	r3, #36	; 0x24
 80025ba:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80025bc:	6822      	ldr	r2, [r4, #0]
 80025be:	6813      	ldr	r3, [r2, #0]
 80025c0:	2101      	movs	r1, #1
 80025c2:	438b      	bics	r3, r1
 80025c4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025c6:	0020      	movs	r0, r4
 80025c8:	f7ff fd50 	bl	800206c <UART_SetConfig>
 80025cc:	2801      	cmp	r0, #1
 80025ce:	d014      	beq.n	80025fa <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d118      	bne.n	8002608 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025d6:	6822      	ldr	r2, [r4, #0]
 80025d8:	6853      	ldr	r3, [r2, #4]
 80025da:	490e      	ldr	r1, [pc, #56]	; (8002614 <HAL_UART_Init+0x68>)
 80025dc:	400b      	ands	r3, r1
 80025de:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025e0:	6822      	ldr	r2, [r4, #0]
 80025e2:	6893      	ldr	r3, [r2, #8]
 80025e4:	212a      	movs	r1, #42	; 0x2a
 80025e6:	438b      	bics	r3, r1
 80025e8:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80025ea:	6822      	ldr	r2, [r4, #0]
 80025ec:	6813      	ldr	r3, [r2, #0]
 80025ee:	3929      	subs	r1, #41	; 0x29
 80025f0:	430b      	orrs	r3, r1
 80025f2:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80025f4:	0020      	movs	r0, r4
 80025f6:	f7ff ffa3 	bl	8002540 <UART_CheckIdleState>
}
 80025fa:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80025fc:	2200      	movs	r2, #0
 80025fe:	3370      	adds	r3, #112	; 0x70
 8002600:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8002602:	f000 fcbd 	bl	8002f80 <HAL_UART_MspInit>
 8002606:	e7d7      	b.n	80025b8 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002608:	0020      	movs	r0, r4
 800260a:	f7ff fef5 	bl	80023f8 <UART_AdvFeatureConfig>
 800260e:	e7e2      	b.n	80025d6 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8002610:	2001      	movs	r0, #1
 8002612:	e7f2      	b.n	80025fa <HAL_UART_Init+0x4e>
 8002614:	ffffb7ff 	.word	0xffffb7ff

08002618 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002618:	4770      	bx	lr

0800261a <AT_N5110LCD_write_buffer>:

	return N5110_OK;
}

static void AT_N5110LCD_write_buffer(AT_N5110_LCD_handle* instance, uint8_t *data, uint32_t size)
{
 800261a:	b570      	push	{r4, r5, r6, lr}
 800261c:	0004      	movs	r4, r0
 800261e:	000d      	movs	r5, r1
 8002620:	0016      	movs	r6, r2
	instance->functions.reset_gpio(instance->pins.csPort, instance->pins.csPin);
 8002622:	6881      	ldr	r1, [r0, #8]
 8002624:	6840      	ldr	r0, [r0, #4]
 8002626:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002628:	4798      	blx	r3
	instance->functions.spi_transmit(data, size);
 800262a:	0031      	movs	r1, r6
 800262c:	0028      	movs	r0, r5
 800262e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002630:	4798      	blx	r3
	instance->functions.set_gpio(instance->pins.csPort, instance->pins.csPin);
 8002632:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002634:	68a1      	ldr	r1, [r4, #8]
 8002636:	6860      	ldr	r0, [r4, #4]
 8002638:	4798      	blx	r3
}
 800263a:	bd70      	pop	{r4, r5, r6, pc}

0800263c <AT_N5110LCD_set_reset>:
{
	instance->functions.spi_transmit_dma(data, size);
}

static void AT_N5110LCD_set_reset(AT_N5110_LCD_handle* instance)
{
 800263c:	b510      	push	{r4, lr}
	instance->functions.reset_gpio(instance->pins.RstPort, instance->pins.RstPin);
 800263e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002640:	6981      	ldr	r1, [r0, #24]
 8002642:	6940      	ldr	r0, [r0, #20]
 8002644:	4798      	blx	r3
}
 8002646:	bd10      	pop	{r4, pc}

08002648 <AT_N5110LCD_clear_reset>:

static void AT_N5110LCD_clear_reset(AT_N5110_LCD_handle* instance)
{
 8002648:	b510      	push	{r4, lr}
	instance->functions.set_gpio(instance->pins.RstPort, instance->pins.RstPin);
 800264a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800264c:	6981      	ldr	r1, [r0, #24]
 800264e:	6940      	ldr	r0, [r0, #20]
 8002650:	4798      	blx	r3
}
 8002652:	bd10      	pop	{r4, pc}

08002654 <AT_N5110LCD_reset_duration>:

static void AT_N5110LCD_reset_duration(AT_N5110_LCD_handle* instance, uint32_t duration_ms)
{
 8002654:	b570      	push	{r4, r5, r6, lr}
 8002656:	0004      	movs	r4, r0
 8002658:	000d      	movs	r5, r1
	static uint32_t timeBefore;
	timeBefore = instance->functions.get_time_ms();
 800265a:	6a03      	ldr	r3, [r0, #32]
 800265c:	4798      	blx	r3
 800265e:	4b08      	ldr	r3, [pc, #32]	; (8002680 <AT_N5110LCD_reset_duration+0x2c>)
 8002660:	6018      	str	r0, [r3, #0]
	AT_N5110LCD_set_reset(instance);
 8002662:	0020      	movs	r0, r4
 8002664:	f7ff ffea 	bl	800263c <AT_N5110LCD_set_reset>

	// wait for a while
	while (instance->functions.get_time_ms() - timeBefore < duration_ms );
 8002668:	6a23      	ldr	r3, [r4, #32]
 800266a:	4798      	blx	r3
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <AT_N5110LCD_reset_duration+0x2c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	1ac0      	subs	r0, r0, r3
 8002672:	42a8      	cmp	r0, r5
 8002674:	d3f8      	bcc.n	8002668 <AT_N5110LCD_reset_duration+0x14>

	AT_N5110LCD_clear_reset(instance);
 8002676:	0020      	movs	r0, r4
 8002678:	f7ff ffe6 	bl	8002648 <AT_N5110LCD_clear_reset>
}
 800267c:	bd70      	pop	{r4, r5, r6, pc}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	2000008c 	.word	0x2000008c

08002684 <AT_N5110LCD_send_data>:

static void AT_N5110LCD_send_data(AT_N5110_LCD_handle* instance, uint8_t data)
{
 8002684:	b530      	push	{r4, r5, lr}
 8002686:	b083      	sub	sp, #12
 8002688:	0004      	movs	r4, r0
 800268a:	466b      	mov	r3, sp
 800268c:	1ddd      	adds	r5, r3, #7
 800268e:	71d9      	strb	r1, [r3, #7]
	instance->functions.set_gpio(instance->pins.DCPort, instance->pins.DCPin);
 8002690:	6901      	ldr	r1, [r0, #16]
 8002692:	68c0      	ldr	r0, [r0, #12]
 8002694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002696:	4798      	blx	r3
	AT_N5110LCD_write_buffer(instance, &data, 1);
 8002698:	2201      	movs	r2, #1
 800269a:	0029      	movs	r1, r5
 800269c:	0020      	movs	r0, r4
 800269e:	f7ff ffbc 	bl	800261a <AT_N5110LCD_write_buffer>
}
 80026a2:	b003      	add	sp, #12
 80026a4:	bd30      	pop	{r4, r5, pc}

080026a6 <AT_N5110LCD_send_command>:

static void AT_N5110LCD_send_command(AT_N5110_LCD_handle* instance, uint8_t data)
{
 80026a6:	b530      	push	{r4, r5, lr}
 80026a8:	b083      	sub	sp, #12
 80026aa:	0004      	movs	r4, r0
 80026ac:	466b      	mov	r3, sp
 80026ae:	1ddd      	adds	r5, r3, #7
 80026b0:	71d9      	strb	r1, [r3, #7]
	instance->functions.reset_gpio(instance->pins.DCPort, instance->pins.DCPin);
 80026b2:	6901      	ldr	r1, [r0, #16]
 80026b4:	68c0      	ldr	r0, [r0, #12]
 80026b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80026b8:	4798      	blx	r3
	AT_N5110LCD_write_buffer(instance, &data, 1);
 80026ba:	2201      	movs	r2, #1
 80026bc:	0029      	movs	r1, r5
 80026be:	0020      	movs	r0, r4
 80026c0:	f7ff ffab 	bl	800261a <AT_N5110LCD_write_buffer>
}
 80026c4:	b003      	add	sp, #12
 80026c6:	bd30      	pop	{r4, r5, pc}

080026c8 <AT_N5110LCD_clear>:

static void AT_N5110LCD_clear(AT_N5110_LCD_handle* instance)
{
 80026c8:	b570      	push	{r4, r5, r6, lr}
 80026ca:	0005      	movs	r5, r0
	for(int i=0; i<N5110_TOTAL_ADDR_SIZE; i++)
 80026cc:	2400      	movs	r4, #0
 80026ce:	e004      	b.n	80026da <AT_N5110LCD_clear+0x12>
		AT_N5110LCD_send_data(instance, 0x00);
 80026d0:	2100      	movs	r1, #0
 80026d2:	0028      	movs	r0, r5
 80026d4:	f7ff ffd6 	bl	8002684 <AT_N5110LCD_send_data>
	for(int i=0; i<N5110_TOTAL_ADDR_SIZE; i++)
 80026d8:	3401      	adds	r4, #1
 80026da:	23f8      	movs	r3, #248	; 0xf8
 80026dc:	33ff      	adds	r3, #255	; 0xff
 80026de:	429c      	cmp	r4, r3
 80026e0:	ddf6      	ble.n	80026d0 <AT_N5110LCD_clear+0x8>
}
 80026e2:	bd70      	pop	{r4, r5, r6, pc}

080026e4 <AT_N5110LCD_init_hw>:
{
 80026e4:	b510      	push	{r4, lr}
 80026e6:	0004      	movs	r4, r0
	AT_N5110LCD_reset_duration(instance, 500);
 80026e8:	21fa      	movs	r1, #250	; 0xfa
 80026ea:	0049      	lsls	r1, r1, #1
 80026ec:	f7ff ffb2 	bl	8002654 <AT_N5110LCD_reset_duration>
	AT_N5110LCD_send_command(instance, N5110_FS | N5110_FS_EXTENDED_INST_SET);
 80026f0:	2121      	movs	r1, #33	; 0x21
 80026f2:	0020      	movs	r0, r4
 80026f4:	f7ff ffd7 	bl	80026a6 <AT_N5110LCD_send_command>
	AT_N5110LCD_send_command(instance, N5110_BS | 3);
 80026f8:	2113      	movs	r1, #19
 80026fa:	0020      	movs	r0, r4
 80026fc:	f7ff ffd3 	bl	80026a6 <AT_N5110LCD_send_command>
	AT_N5110LCD_send_command(instance, N5110_SETVOP | 0x3F);
 8002700:	21bf      	movs	r1, #191	; 0xbf
 8002702:	0020      	movs	r0, r4
 8002704:	f7ff ffcf 	bl	80026a6 <AT_N5110LCD_send_command>
	AT_N5110LCD_send_command(instance, N5110_FS);
 8002708:	2120      	movs	r1, #32
 800270a:	0020      	movs	r0, r4
 800270c:	f7ff ffcb 	bl	80026a6 <AT_N5110LCD_send_command>
	AT_N5110LCD_send_command(instance, N5110_DC | N5110_DC_NORMAL_MODE);
 8002710:	210c      	movs	r1, #12
 8002712:	0020      	movs	r0, r4
 8002714:	f7ff ffc7 	bl	80026a6 <AT_N5110LCD_send_command>
	AT_N5110LCD_clear(instance);
 8002718:	0020      	movs	r0, r4
 800271a:	f7ff ffd5 	bl	80026c8 <AT_N5110LCD_clear>
}
 800271e:	bd10      	pop	{r4, pc}

08002720 <AT_N5110LCD_open>:
{
 8002720:	b510      	push	{r4, lr}
	AT_N5110_LCD_handle *instance = (AT_N5110_LCD_handle*)malloc(sizeof (AT_N5110_LCD_handle));
 8002722:	2034      	movs	r0, #52	; 0x34
 8002724:	f000 fcb0 	bl	8003088 <malloc>
}
 8002728:	bd10      	pop	{r4, pc}
	...

0800272c <AT_N5110LCD_init>:
{
 800272c:	b510      	push	{r4, lr}
 800272e:	1e04      	subs	r4, r0, #0
	if (instance != NULL)
 8002730:	d00b      	beq.n	800274a <AT_N5110LCD_init+0x1e>
		instance->frameBuffer = (uint8_t*)malloc(84*84);  //0x30000000
 8002732:	4806      	ldr	r0, [pc, #24]	; (800274c <AT_N5110LCD_init+0x20>)
 8002734:	f000 fca8 	bl	8003088 <malloc>
 8002738:	6020      	str	r0, [r4, #0]
		memset(instance->frameBuffer, 0, N5110_TOTAL_ADDR_SIZE);
 800273a:	22fc      	movs	r2, #252	; 0xfc
 800273c:	0052      	lsls	r2, r2, #1
 800273e:	2100      	movs	r1, #0
 8002740:	f000 fcac 	bl	800309c <memset>
		AT_N5110LCD_init_hw(instance);
 8002744:	0020      	movs	r0, r4
 8002746:	f7ff ffcd 	bl	80026e4 <AT_N5110LCD_init_hw>
}
 800274a:	bd10      	pop	{r4, pc}
 800274c:	00001b90 	.word	0x00001b90

08002750 <AT_N5110LCD_set_pixel>:
{
 8002750:	b510      	push	{r4, lr}
	if (X > N5110_WIDTH_PIXELS)
 8002752:	2954      	cmp	r1, #84	; 0x54
 8002754:	d811      	bhi.n	800277a <AT_N5110LCD_set_pixel+0x2a>
	if (Y > N5110_HEIGHT_PIXELS)
 8002756:	2a30      	cmp	r2, #48	; 0x30
 8002758:	d812      	bhi.n	8002780 <AT_N5110LCD_set_pixel+0x30>
	instance->frameBuffer[X + (Y/8) * N5110_X_ADDR_LENGTH] |= 1 << (Y%8);
 800275a:	6800      	ldr	r0, [r0, #0]
 800275c:	08d4      	lsrs	r4, r2, #3
 800275e:	2354      	movs	r3, #84	; 0x54
 8002760:	4363      	muls	r3, r4
 8002762:	1859      	adds	r1, r3, r1
 8002764:	1841      	adds	r1, r0, r1
 8002766:	2307      	movs	r3, #7
 8002768:	401a      	ands	r2, r3
 800276a:	3b06      	subs	r3, #6
 800276c:	4093      	lsls	r3, r2
 800276e:	001a      	movs	r2, r3
 8002770:	780b      	ldrb	r3, [r1, #0]
 8002772:	4313      	orrs	r3, r2
 8002774:	700b      	strb	r3, [r1, #0]
	return N5110_OK;
 8002776:	2001      	movs	r0, #1
}
 8002778:	bd10      	pop	{r4, pc}
		return N5110_OUT_OF_FRAMEBUFFER_X;
 800277a:	2002      	movs	r0, #2
 800277c:	4240      	negs	r0, r0
 800277e:	e7fb      	b.n	8002778 <AT_N5110LCD_set_pixel+0x28>
		return N5110_OUT_OF_FRAMEBUFFER_Y;
 8002780:	2001      	movs	r0, #1
 8002782:	4240      	negs	r0, r0
 8002784:	e7f8      	b.n	8002778 <AT_N5110LCD_set_pixel+0x28>

08002786 <AT_N5110LCD_clear_pixel>:
{
 8002786:	b510      	push	{r4, lr}
	if (X > N5110_WIDTH_PIXELS)
 8002788:	2954      	cmp	r1, #84	; 0x54
 800278a:	d810      	bhi.n	80027ae <AT_N5110LCD_clear_pixel+0x28>
	if (Y > N5110_HEIGHT_PIXELS)
 800278c:	2a30      	cmp	r2, #48	; 0x30
 800278e:	d811      	bhi.n	80027b4 <AT_N5110LCD_clear_pixel+0x2e>
	instance->frameBuffer[X + (Y/8) * N5110_X_ADDR_LENGTH] &= ~(1 << (Y%8));
 8002790:	6800      	ldr	r0, [r0, #0]
 8002792:	08d4      	lsrs	r4, r2, #3
 8002794:	2354      	movs	r3, #84	; 0x54
 8002796:	4363      	muls	r3, r4
 8002798:	1859      	adds	r1, r3, r1
 800279a:	1841      	adds	r1, r0, r1
 800279c:	2307      	movs	r3, #7
 800279e:	4013      	ands	r3, r2
 80027a0:	2201      	movs	r2, #1
 80027a2:	409a      	lsls	r2, r3
 80027a4:	780b      	ldrb	r3, [r1, #0]
 80027a6:	4393      	bics	r3, r2
 80027a8:	700b      	strb	r3, [r1, #0]
	return N5110_OK;
 80027aa:	2001      	movs	r0, #1
}
 80027ac:	bd10      	pop	{r4, pc}
		return N5110_OUT_OF_FRAMEBUFFER_X;
 80027ae:	2002      	movs	r0, #2
 80027b0:	4240      	negs	r0, r0
 80027b2:	e7fb      	b.n	80027ac <AT_N5110LCD_clear_pixel+0x26>
		return N5110_OUT_OF_FRAMEBUFFER_Y;
 80027b4:	2001      	movs	r0, #1
 80027b6:	4240      	negs	r0, r0
 80027b8:	e7f8      	b.n	80027ac <AT_N5110LCD_clear_pixel+0x26>

080027ba <AT_N5110LCD_draw_pixel>:
{
 80027ba:	b510      	push	{r4, lr}
	if (pixel > 0)
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d102      	bne.n	80027c6 <AT_N5110LCD_draw_pixel+0xc>
		return AT_N5110LCD_clear_pixel(instance, X, Y);
 80027c0:	f7ff ffe1 	bl	8002786 <AT_N5110LCD_clear_pixel>
}
 80027c4:	bd10      	pop	{r4, pc}
		return AT_N5110LCD_set_pixel(instance, X, Y);
 80027c6:	f7ff ffc3 	bl	8002750 <AT_N5110LCD_set_pixel>
 80027ca:	e7fb      	b.n	80027c4 <AT_N5110LCD_draw_pixel+0xa>

080027cc <AT_N5110LCD_print_char>:
{
 80027cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ce:	46de      	mov	lr, fp
 80027d0:	4657      	mov	r7, sl
 80027d2:	464e      	mov	r6, r9
 80027d4:	4645      	mov	r5, r8
 80027d6:	b5e0      	push	{r5, r6, r7, lr}
 80027d8:	b083      	sub	sp, #12
 80027da:	9001      	str	r0, [sp, #4]
 80027dc:	468a      	mov	sl, r1
 80027de:	4693      	mov	fp, r2
 80027e0:	4698      	mov	r8, r3
 80027e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80027e4:	4699      	mov	r9, r3
	if (X > N5110_WIDTH_PIXELS)
 80027e6:	4643      	mov	r3, r8
 80027e8:	2b54      	cmp	r3, #84	; 0x54
 80027ea:	dc39      	bgt.n	8002860 <AT_N5110LCD_print_char+0x94>
	if (Y > N5110_HEIGHT_PIXELS)
 80027ec:	464b      	mov	r3, r9
 80027ee:	2b30      	cmp	r3, #48	; 0x30
 80027f0:	dc39      	bgt.n	8002866 <AT_N5110LCD_print_char+0x9a>
 80027f2:	2600      	movs	r6, #0
	for (int k=0; k<font->Height; k++)
 80027f4:	4653      	mov	r3, sl
 80027f6:	88db      	ldrh	r3, [r3, #6]
 80027f8:	429e      	cmp	r6, r3
 80027fa:	da2f      	bge.n	800285c <AT_N5110LCD_print_char+0x90>
 80027fc:	2500      	movs	r5, #0
 80027fe:	e000      	b.n	8002802 <AT_N5110LCD_print_char+0x36>
		for (int s=0; s<INTEGER_DIV_CEIL(font->Width, 8); s++)
 8002800:	3501      	adds	r5, #1
 8002802:	4653      	mov	r3, sl
 8002804:	8899      	ldrh	r1, [r3, #4]
 8002806:	08cb      	lsrs	r3, r1, #3
 8002808:	2207      	movs	r2, #7
 800280a:	400a      	ands	r2, r1
 800280c:	1e51      	subs	r1, r2, #1
 800280e:	418a      	sbcs	r2, r1
 8002810:	189b      	adds	r3, r3, r2
 8002812:	429d      	cmp	r5, r3
 8002814:	da20      	bge.n	8002858 <AT_N5110LCD_print_char+0x8c>
			uint8_t sutunx = font->table[INTEGER_DIV_CEIL(font->Width, 8) * font->Height * (character - 0x20) + k*INTEGER_DIV_CEIL(font->Width, 8) + s];
 8002816:	4652      	mov	r2, sl
 8002818:	88d1      	ldrh	r1, [r2, #6]
 800281a:	4359      	muls	r1, r3
 800281c:	465a      	mov	r2, fp
 800281e:	3a20      	subs	r2, #32
 8002820:	434a      	muls	r2, r1
 8002822:	4373      	muls	r3, r6
 8002824:	18d3      	adds	r3, r2, r3
 8002826:	18eb      	adds	r3, r5, r3
 8002828:	4652      	mov	r2, sl
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	5cd7      	ldrb	r7, [r2, r3]
			for (int l=0; l<8; l++)
 800282e:	2400      	movs	r4, #0
 8002830:	2c07      	cmp	r4, #7
 8002832:	dce5      	bgt.n	8002800 <AT_N5110LCD_print_char+0x34>
				if (AT_N5110LCD_draw_pixel(instance, X + s*8 + l, Y + k, sutunx & (0x80>>l)) == N5110_OUT_OF_FRAMEBUFFER_Y)
 8002834:	00e9      	lsls	r1, r5, #3
 8002836:	4441      	add	r1, r8
 8002838:	b2c9      	uxtb	r1, r1
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	4123      	asrs	r3, r4
 800283e:	403b      	ands	r3, r7
 8002840:	464a      	mov	r2, r9
 8002842:	1992      	adds	r2, r2, r6
 8002844:	b2d2      	uxtb	r2, r2
 8002846:	1909      	adds	r1, r1, r4
 8002848:	b2c9      	uxtb	r1, r1
 800284a:	9801      	ldr	r0, [sp, #4]
 800284c:	f7ff ffb5 	bl	80027ba <AT_N5110LCD_draw_pixel>
 8002850:	1c43      	adds	r3, r0, #1
 8002852:	d00b      	beq.n	800286c <AT_N5110LCD_print_char+0xa0>
			for (int l=0; l<8; l++)
 8002854:	3401      	adds	r4, #1
 8002856:	e7eb      	b.n	8002830 <AT_N5110LCD_print_char+0x64>
	for (int k=0; k<font->Height; k++)
 8002858:	3601      	adds	r6, #1
 800285a:	e7cb      	b.n	80027f4 <AT_N5110LCD_print_char+0x28>
	return N5110_OK;
 800285c:	2001      	movs	r0, #1
 800285e:	e006      	b.n	800286e <AT_N5110LCD_print_char+0xa2>
		return N5110_OUT_OF_FRAMEBUFFER_X;
 8002860:	2002      	movs	r0, #2
 8002862:	4240      	negs	r0, r0
 8002864:	e003      	b.n	800286e <AT_N5110LCD_print_char+0xa2>
		return N5110_OUT_OF_FRAMEBUFFER_Y;
 8002866:	2001      	movs	r0, #1
 8002868:	4240      	negs	r0, r0
 800286a:	e000      	b.n	800286e <AT_N5110LCD_print_char+0xa2>
					return N5110_OK;
 800286c:	2001      	movs	r0, #1
}
 800286e:	b003      	add	sp, #12
 8002870:	bc3c      	pop	{r2, r3, r4, r5}
 8002872:	4690      	mov	r8, r2
 8002874:	4699      	mov	r9, r3
 8002876:	46a2      	mov	sl, r4
 8002878:	46ab      	mov	fp, r5
 800287a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800287c <AT_N5110LCD_print_string>:
{
 800287c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287e:	46ce      	mov	lr, r9
 8002880:	4647      	mov	r7, r8
 8002882:	b580      	push	{r7, lr}
 8002884:	b085      	sub	sp, #20
 8002886:	9003      	str	r0, [sp, #12]
 8002888:	000d      	movs	r5, r1
 800288a:	0016      	movs	r6, r2
 800288c:	4699      	mov	r9, r3
 800288e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8002890:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002892:	4698      	mov	r8, r3
	if (X > N5110_WIDTH_PIXELS)
 8002894:	2f54      	cmp	r7, #84	; 0x54
 8002896:	dc18      	bgt.n	80028ca <AT_N5110LCD_print_string+0x4e>
	if (Y > N5110_HEIGHT_PIXELS)
 8002898:	2b30      	cmp	r3, #48	; 0x30
 800289a:	dc19      	bgt.n	80028d0 <AT_N5110LCD_print_string+0x54>
 800289c:	2400      	movs	r4, #0
	for(int i=0; i<size; i++)
 800289e:	454c      	cmp	r4, r9
 80028a0:	d20d      	bcs.n	80028be <AT_N5110LCD_print_string+0x42>
		N5110_Status result = AT_N5110LCD_print_char(instance, font, text[i], X + font->Width*i, Y);
 80028a2:	5d32      	ldrb	r2, [r6, r4]
 80028a4:	88ab      	ldrh	r3, [r5, #4]
 80028a6:	4363      	muls	r3, r4
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	4641      	mov	r1, r8
 80028ac:	9100      	str	r1, [sp, #0]
 80028ae:	0029      	movs	r1, r5
 80028b0:	9803      	ldr	r0, [sp, #12]
 80028b2:	f7ff ff8b 	bl	80027cc <AT_N5110LCD_print_char>
		if (result != N5110_OK)
 80028b6:	2801      	cmp	r0, #1
 80028b8:	d102      	bne.n	80028c0 <AT_N5110LCD_print_string+0x44>
	for(int i=0; i<size; i++)
 80028ba:	3401      	adds	r4, #1
 80028bc:	e7ef      	b.n	800289e <AT_N5110LCD_print_string+0x22>
	return N5110_OK;
 80028be:	2001      	movs	r0, #1
}
 80028c0:	b005      	add	sp, #20
 80028c2:	bc0c      	pop	{r2, r3}
 80028c4:	4690      	mov	r8, r2
 80028c6:	4699      	mov	r9, r3
 80028c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return N5110_OUT_OF_FRAMEBUFFER_X;
 80028ca:	2002      	movs	r0, #2
 80028cc:	4240      	negs	r0, r0
 80028ce:	e7f7      	b.n	80028c0 <AT_N5110LCD_print_string+0x44>
		return N5110_OUT_OF_FRAMEBUFFER_Y;
 80028d0:	2001      	movs	r0, #1
 80028d2:	4240      	negs	r0, r0
 80028d4:	e7f4      	b.n	80028c0 <AT_N5110LCD_print_string+0x44>
	...

080028d8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80028d8:	b500      	push	{lr}
 80028da:	b083      	sub	sp, #12
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028dc:	4a09      	ldr	r2, [pc, #36]	; (8002904 <MX_DMA_Init+0x2c>)
 80028de:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80028e0:	2301      	movs	r3, #1
 80028e2:	4319      	orrs	r1, r3
 80028e4:	6311      	str	r1, [r2, #48]	; 0x30
 80028e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028e8:	4013      	ands	r3, r2
 80028ea:	9301      	str	r3, [sp, #4]
 80028ec:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2100      	movs	r1, #0
 80028f2:	200b      	movs	r0, #11
 80028f4:	f7fd fde6 	bl	80004c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80028f8:	200b      	movs	r0, #11
 80028fa:	f7fd fe15 	bl	8000528 <HAL_NVIC_EnableIRQ>

}
 80028fe:	b003      	add	sp, #12
 8002900:	bd00      	pop	{pc}
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	40021000 	.word	0x40021000

08002908 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800290a:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	2214      	movs	r2, #20
 800290e:	2100      	movs	r1, #0
 8002910:	a805      	add	r0, sp, #20
 8002912:	f000 fbc3 	bl	800309c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	4b3e      	ldr	r3, [pc, #248]	; (8002a10 <MX_GPIO_Init+0x108>)
 8002918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800291a:	2501      	movs	r5, #1
 800291c:	432a      	orrs	r2, r5
 800291e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002922:	402a      	ands	r2, r5
 8002924:	9201      	str	r2, [sp, #4]
 8002926:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800292a:	2602      	movs	r6, #2
 800292c:	4332      	orrs	r2, r6
 800292e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002932:	4032      	ands	r2, r6
 8002934:	9202      	str	r2, [sp, #8]
 8002936:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002938:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800293a:	2204      	movs	r2, #4
 800293c:	4311      	orrs	r1, r2
 800293e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002940:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002942:	400a      	ands	r2, r1
 8002944:	9203      	str	r2, [sp, #12]
 8002946:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800294a:	2280      	movs	r2, #128	; 0x80
 800294c:	4311      	orrs	r1, r2
 800294e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002952:	401a      	ands	r2, r3
 8002954:	9204      	str	r2, [sp, #16]
 8002956:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin|N5110_nRST_Pin 
 8002958:	2200      	movs	r2, #0
 800295a:	492e      	ldr	r1, [pc, #184]	; (8002a14 <MX_GPIO_Init+0x10c>)
 800295c:	20a0      	movs	r0, #160	; 0xa0
 800295e:	05c0      	lsls	r0, r0, #23
 8002960:	f7fd fffe 	bl	8000960 <HAL_GPIO_WritePin>
                          |N5110_DATA_nCMD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|N5110_nCS_Pin, GPIO_PIN_RESET);
 8002964:	2790      	movs	r7, #144	; 0x90
 8002966:	007f      	lsls	r7, r7, #1
 8002968:	2200      	movs	r2, #0
 800296a:	0039      	movs	r1, r7
 800296c:	482a      	ldr	r0, [pc, #168]	; (8002a18 <MX_GPIO_Init+0x110>)
 800296e:	f7fd fff7 	bl	8000960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_ANT_SWITCH_TX_BOOST_Pin|RADIO_RESET_Pin|RADIO_ANT_SWITCH_TX_RFO_Pin, GPIO_PIN_RESET);
 8002972:	2200      	movs	r2, #0
 8002974:	2107      	movs	r1, #7
 8002976:	4829      	ldr	r0, [pc, #164]	; (8002a1c <MX_GPIO_Init+0x114>)
 8002978:	f7fd fff2 	bl	8000960 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin;
 800297c:	4b28      	ldr	r3, [pc, #160]	; (8002a20 <MX_GPIO_Init+0x118>)
 800297e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002980:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2400      	movs	r4, #0
 8002984:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002986:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002988:	a905      	add	r1, sp, #20
 800298a:	20a0      	movs	r0, #160	; 0xa0
 800298c:	05c0      	lsls	r0, r0, #23
 800298e:	f7fd ff15 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|N5110_nCS_Pin;
 8002992:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002994:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002998:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299a:	a905      	add	r1, sp, #20
 800299c:	481e      	ldr	r0, [pc, #120]	; (8002a18 <MX_GPIO_Init+0x110>)
 800299e:	f7fd ff0d 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RADIO_DIO_0_Pin|RADIO_DIO_1_Pin|RADIO_DIO_2_Pin;
 80029a2:	2313      	movs	r3, #19
 80029a4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029a6:	4f1f      	ldr	r7, [pc, #124]	; (8002a24 <MX_GPIO_Init+0x11c>)
 80029a8:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ac:	a905      	add	r1, sp, #20
 80029ae:	481a      	ldr	r0, [pc, #104]	; (8002a18 <MX_GPIO_Init+0x110>)
 80029b0:	f7fd ff04 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_DIO_3_Pin;
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	019b      	lsls	r3, r3, #6
 80029b8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029ba:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(RADIO_DIO_3_GPIO_Port, &GPIO_InitStruct);
 80029be:	a905      	add	r1, sp, #20
 80029c0:	4816      	ldr	r0, [pc, #88]	; (8002a1c <MX_GPIO_Init+0x114>)
 80029c2:	f7fd fefb 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_TX_BOOST_Pin|RADIO_RESET_Pin|RADIO_ANT_SWITCH_TX_RFO_Pin;
 80029c6:	2307      	movs	r3, #7
 80029c8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ca:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029ce:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029d0:	a905      	add	r1, sp, #20
 80029d2:	4812      	ldr	r0, [pc, #72]	; (8002a1c <MX_GPIO_Init+0x114>)
 80029d4:	f7fd fef2 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = N5110_nRST_Pin|N5110_DATA_nCMD_Pin;
 80029d8:	2311      	movs	r3, #17
 80029da:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029dc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e2:	a905      	add	r1, sp, #20
 80029e4:	20a0      	movs	r0, #160	; 0xa0
 80029e6:	05c0      	lsls	r0, r0, #23
 80029e8:	f7fd fee8 	bl	80007bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80029ec:	2200      	movs	r2, #0
 80029ee:	2100      	movs	r1, #0
 80029f0:	2005      	movs	r0, #5
 80029f2:	f7fd fd67 	bl	80004c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80029f6:	2005      	movs	r0, #5
 80029f8:	f7fd fd96 	bl	8000528 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80029fc:	2200      	movs	r2, #0
 80029fe:	2100      	movs	r1, #0
 8002a00:	2007      	movs	r0, #7
 8002a02:	f7fd fd5f 	bl	80004c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002a06:	2007      	movs	r0, #7
 8002a08:	f7fd fd8e 	bl	8000528 <HAL_NVIC_EnableIRQ>

}
 8002a0c:	b00b      	add	sp, #44	; 0x2c
 8002a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a10:	40021000 	.word	0x40021000
 8002a14:	00009013 	.word	0x00009013
 8002a18:	50000400 	.word	0x50000400
 8002a1c:	50000800 	.word	0x50000800
 8002a20:	00009002 	.word	0x00009002
 8002a24:	10110000 	.word	0x10110000

08002a28 <GPIO_ResetPin>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void GPIO_ResetPin(void* port, uint32_t pin)
{
 8002a28:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(port, pin, 0);
 8002a2a:	b289      	uxth	r1, r1
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f7fd ff97 	bl	8000960 <HAL_GPIO_WritePin>
}
 8002a32:	bd10      	pop	{r4, pc}

08002a34 <GPIO_SetPin>:
void GPIO_SetPin(void* port, uint32_t pin)
{
 8002a34:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(port, pin, 1);
 8002a36:	b289      	uxth	r1, r1
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f7fd ff91 	bl	8000960 <HAL_GPIO_WritePin>
}
 8002a3e:	bd10      	pop	{r4, pc}

08002a40 <SPI_Transmit>:
void SPI_Transmit(uint8_t* data, uint32_t length)
{
 8002a40:	b510      	push	{r4, lr}
	HAL_SPI_Transmit(&hspi1, data, length, 10);
 8002a42:	b28a      	uxth	r2, r1
 8002a44:	230a      	movs	r3, #10
 8002a46:	0001      	movs	r1, r0
 8002a48:	4801      	ldr	r0, [pc, #4]	; (8002a50 <SPI_Transmit+0x10>)
 8002a4a:	f7ff f823 	bl	8001a94 <HAL_SPI_Transmit>
}
 8002a4e:	bd10      	pop	{r4, pc}
 8002a50:	2000011c 	.word	0x2000011c

08002a54 <SPI_Transmit_DMA>:
void SPI_Transmit_DMA(uint8_t* data, uint32_t length)
{
 8002a54:	b510      	push	{r4, lr}
	HAL_SPI_Transmit_DMA(&hspi1, data, length);
 8002a56:	b28a      	uxth	r2, r1
 8002a58:	0001      	movs	r1, r0
 8002a5a:	4802      	ldr	r0, [pc, #8]	; (8002a64 <SPI_Transmit_DMA+0x10>)
 8002a5c:	f7ff f8e6 	bl	8001c2c <HAL_SPI_Transmit_DMA>
}
 8002a60:	bd10      	pop	{r4, pc}
 8002a62:	46c0      	nop			; (mov r8, r8)
 8002a64:	2000011c 	.word	0x2000011c

08002a68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a68:	b510      	push	{r4, lr}
 8002a6a:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a6c:	2238      	movs	r2, #56	; 0x38
 8002a6e:	2100      	movs	r1, #0
 8002a70:	a80e      	add	r0, sp, #56	; 0x38
 8002a72:	f000 fb13 	bl	800309c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a76:	2214      	movs	r2, #20
 8002a78:	2100      	movs	r1, #0
 8002a7a:	a809      	add	r0, sp, #36	; 0x24
 8002a7c:	f000 fb0e 	bl	800309c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a80:	2224      	movs	r2, #36	; 0x24
 8002a82:	2100      	movs	r1, #0
 8002a84:	4668      	mov	r0, sp
 8002a86:	f000 fb09 	bl	800309c <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a8a:	4919      	ldr	r1, [pc, #100]	; (8002af0 <SystemClock_Config+0x88>)
 8002a8c:	680b      	ldr	r3, [r1, #0]
 8002a8e:	4a19      	ldr	r2, [pc, #100]	; (8002af4 <SystemClock_Config+0x8c>)
 8002a90:	401a      	ands	r2, r3
 8002a92:	2380      	movs	r3, #128	; 0x80
 8002a94:	011b      	lsls	r3, r3, #4
 8002a96:	4313      	orrs	r3, r2
 8002a98:	600b      	str	r3, [r1, #0]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002a9a:	230a      	movs	r3, #10
 8002a9c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a9e:	3b09      	subs	r3, #9
 8002aa0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002aa2:	2210      	movs	r2, #16
 8002aa4:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002aa6:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002aac:	2400      	movs	r4, #0
 8002aae:	9419      	str	r4, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8002ab0:	2380      	movs	r3, #128	; 0x80
 8002ab2:	031b      	lsls	r3, r3, #12
 8002ab4:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002ab6:	2380      	movs	r3, #128	; 0x80
 8002ab8:	041b      	lsls	r3, r3, #16
 8002aba:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002abc:	a80e      	add	r0, sp, #56	; 0x38
 8002abe:	f7fd ffb3 	bl	8000a28 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ac2:	230f      	movs	r3, #15
 8002ac4:	9309      	str	r3, [sp, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ac6:	3b0c      	subs	r3, #12
 8002ac8:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aca:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002acc:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ace:	940d      	str	r4, [sp, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	a809      	add	r0, sp, #36	; 0x24
 8002ad4:	f7fe fa6e 	bl	8000fb4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8002ad8:	2322      	movs	r3, #34	; 0x22
 8002ada:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002adc:	9403      	str	r4, [sp, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002ade:	2380      	movs	r3, #128	; 0x80
 8002ae0:	029b      	lsls	r3, r3, #10
 8002ae2:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ae4:	4668      	mov	r0, sp
 8002ae6:	f7fe fb5f 	bl	80011a8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002aea:	b01c      	add	sp, #112	; 0x70
 8002aec:	bd10      	pop	{r4, pc}
 8002aee:	46c0      	nop			; (mov r8, r8)
 8002af0:	40007000 	.word	0x40007000
 8002af4:	ffffe7ff 	.word	0xffffe7ff

08002af8 <main>:
{
 8002af8:	b510      	push	{r4, lr}
 8002afa:	b084      	sub	sp, #16
  HAL_Init();
 8002afc:	f7fd fcb2 	bl	8000464 <HAL_Init>
  SystemClock_Config();
 8002b00:	f7ff ffb2 	bl	8002a68 <SystemClock_Config>
  MX_GPIO_Init();
 8002b04:	f7ff ff00 	bl	8002908 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b08:	f7ff fee6 	bl	80028d8 <MX_DMA_Init>
  MX_RTC_Init();
 8002b0c:	f000 f852 	bl	8002bb4 <MX_RTC_Init>
  MX_SPI1_Init();
 8002b10:	f000 f8d0 	bl	8002cb4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002b14:	f000 f8f2 	bl	8002cfc <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8002b18:	f000 fa14 	bl	8002f44 <MX_USART2_UART_Init>
  AT_N5110_LCD_handle *lcdHandle = AT_N5110LCD_open();
 8002b1c:	f7ff fe00 	bl	8002720 <AT_N5110LCD_open>
 8002b20:	0004      	movs	r4, r0
  lcdHandle->functions.delay_ms = HAL_Delay;
 8002b22:	4b1a      	ldr	r3, [pc, #104]	; (8002b8c <main+0x94>)
 8002b24:	61c3      	str	r3, [r0, #28]
  lcdHandle->functions.get_time_ms = HAL_GetTick;
 8002b26:	4b1a      	ldr	r3, [pc, #104]	; (8002b90 <main+0x98>)
 8002b28:	6203      	str	r3, [r0, #32]
  lcdHandle->functions.reset_gpio = GPIO_ResetPin;
 8002b2a:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <main+0x9c>)
 8002b2c:	6283      	str	r3, [r0, #40]	; 0x28
  lcdHandle->functions.set_gpio = GPIO_SetPin;
 8002b2e:	4b1a      	ldr	r3, [pc, #104]	; (8002b98 <main+0xa0>)
 8002b30:	6243      	str	r3, [r0, #36]	; 0x24
  lcdHandle->functions.spi_transmit = SPI_Transmit;
 8002b32:	4b1a      	ldr	r3, [pc, #104]	; (8002b9c <main+0xa4>)
 8002b34:	62c3      	str	r3, [r0, #44]	; 0x2c
  lcdHandle->functions.spi_transmit_dma = SPI_Transmit_DMA;
 8002b36:	4b1a      	ldr	r3, [pc, #104]	; (8002ba0 <main+0xa8>)
 8002b38:	6303      	str	r3, [r0, #48]	; 0x30
  lcdHandle->pins.DCPort = N5110_DATA_nCMD_GPIO_Port;
 8002b3a:	23a0      	movs	r3, #160	; 0xa0
 8002b3c:	05db      	lsls	r3, r3, #23
 8002b3e:	60c3      	str	r3, [r0, #12]
  lcdHandle->pins.DCPin = N5110_DATA_nCMD_Pin;
 8002b40:	2210      	movs	r2, #16
 8002b42:	6102      	str	r2, [r0, #16]
  lcdHandle->pins.RstPort = N5110_nRST_GPIO_Port;
 8002b44:	6143      	str	r3, [r0, #20]
  lcdHandle->pins.RstPin = N5110_nRST_Pin;
 8002b46:	2301      	movs	r3, #1
 8002b48:	6183      	str	r3, [r0, #24]
  lcdHandle->pins.csPort = N5110_nCS_GPIO_Port;
 8002b4a:	4b16      	ldr	r3, [pc, #88]	; (8002ba4 <main+0xac>)
 8002b4c:	6043      	str	r3, [r0, #4]
  lcdHandle->pins.csPin = N5110_nCS_Pin;
 8002b4e:	2380      	movs	r3, #128	; 0x80
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	6083      	str	r3, [r0, #8]
  AT_N5110LCD_init(lcdHandle);
 8002b54:	f7ff fdea 	bl	800272c <AT_N5110LCD_init>
	  uint8_t text[] = "DSPLAB"; AT_N5110LCD_print_string(lcdHandle, &FontMenlo32, (uint8_t*)text, sizeof(text)-1, 1, 5);
 8002b58:	aa02      	add	r2, sp, #8
 8002b5a:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <main+0xb0>)
 8002b5c:	6819      	ldr	r1, [r3, #0]
 8002b5e:	9102      	str	r1, [sp, #8]
 8002b60:	8899      	ldrh	r1, [r3, #4]
 8002b62:	8091      	strh	r1, [r2, #4]
 8002b64:	799b      	ldrb	r3, [r3, #6]
 8002b66:	7193      	strb	r3, [r2, #6]
 8002b68:	2305      	movs	r3, #5
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	3b04      	subs	r3, #4
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	3305      	adds	r3, #5
 8002b72:	490e      	ldr	r1, [pc, #56]	; (8002bac <main+0xb4>)
 8002b74:	0020      	movs	r0, r4
 8002b76:	f7ff fe81 	bl	800287c <AT_N5110LCD_print_string>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8002b7a:	2120      	movs	r1, #32
 8002b7c:	4809      	ldr	r0, [pc, #36]	; (8002ba4 <main+0xac>)
 8002b7e:	f7fd fef5 	bl	800096c <HAL_GPIO_TogglePin>
	  HAL_Delay(300);
 8002b82:	2096      	movs	r0, #150	; 0x96
 8002b84:	0040      	lsls	r0, r0, #1
 8002b86:	f7fd fc8f 	bl	80004a8 <HAL_Delay>
 8002b8a:	e7e5      	b.n	8002b58 <main+0x60>
 8002b8c:	080004a9 	.word	0x080004a9
 8002b90:	0800049d 	.word	0x0800049d
 8002b94:	08002a29 	.word	0x08002a29
 8002b98:	08002a35 	.word	0x08002a35
 8002b9c:	08002a41 	.word	0x08002a41
 8002ba0:	08002a55 	.word	0x08002a55
 8002ba4:	50000400 	.word	0x50000400
 8002ba8:	080055b0 	.word	0x080055b0
 8002bac:	20000000 	.word	0x20000000

08002bb0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002bb0:	4770      	bx	lr
	...

08002bb4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002bb4:	b510      	push	{r4, lr}
 8002bb6:	b090      	sub	sp, #64	; 0x40
  RTC_TimeTypeDef sTime = {0};
 8002bb8:	2214      	movs	r2, #20
 8002bba:	2100      	movs	r1, #0
 8002bbc:	a80b      	add	r0, sp, #44	; 0x2c
 8002bbe:	f000 fa6d 	bl	800309c <memset>
  RTC_DateTypeDef sDate = {0};
 8002bc2:	2400      	movs	r4, #0
 8002bc4:	940a      	str	r4, [sp, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8002bc6:	2228      	movs	r2, #40	; 0x28
 8002bc8:	2100      	movs	r1, #0
 8002bca:	4668      	mov	r0, sp
 8002bcc:	f000 fa66 	bl	800309c <memset>

  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8002bd0:	4828      	ldr	r0, [pc, #160]	; (8002c74 <MX_RTC_Init+0xc0>)
 8002bd2:	4b29      	ldr	r3, [pc, #164]	; (8002c78 <MX_RTC_Init+0xc4>)
 8002bd4:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002bd6:	6044      	str	r4, [r0, #4]
  hrtc.Init.AsynchPrediv = 31;
 8002bd8:	231f      	movs	r3, #31
 8002bda:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 1023;
 8002bdc:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <MX_RTC_Init+0xc8>)
 8002bde:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002be0:	6104      	str	r4, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002be2:	6144      	str	r4, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002be4:	6184      	str	r4, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002be6:	61c4      	str	r4, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002be8:	f7fe fc3e 	bl	8001468 <HAL_RTC_Init>
 8002bec:	2800      	cmp	r0, #0
 8002bee:	d134      	bne.n	8002c5a <MX_RTC_Init+0xa6>
    
  /* USER CODE END Check_RTC_BKUP */

  /**Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8002bf0:	a90b      	add	r1, sp, #44	; 0x2c
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	700b      	strb	r3, [r1, #0]
  sTime.Minutes = 0;
 8002bf6:	704b      	strb	r3, [r1, #1]
  sTime.Seconds = 0;
 8002bf8:	708b      	strb	r3, [r1, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002bfa:	60cb      	str	r3, [r1, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002bfc:	610b      	str	r3, [r1, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	481c      	ldr	r0, [pc, #112]	; (8002c74 <MX_RTC_Init+0xc0>)
 8002c02:	f7fe fca9 	bl	8001558 <HAL_RTC_SetTime>
 8002c06:	2800      	cmp	r0, #0
 8002c08:	d12a      	bne.n	8002c60 <MX_RTC_Init+0xac>
  {
    Error_Handler();
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002c0a:	a90a      	add	r1, sp, #40	; 0x28
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	700b      	strb	r3, [r1, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002c10:	704b      	strb	r3, [r1, #1]
  sDate.Date = 1;
 8002c12:	708b      	strb	r3, [r1, #2]
  sDate.Year = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	70cb      	strb	r3, [r1, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	4816      	ldr	r0, [pc, #88]	; (8002c74 <MX_RTC_Init+0xc0>)
 8002c1c:	f7fe fd22 	bl	8001664 <HAL_RTC_SetDate>
 8002c20:	2800      	cmp	r0, #0
 8002c22:	d120      	bne.n	8002c66 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	466a      	mov	r2, sp
 8002c28:	7013      	strb	r3, [r2, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002c2a:	7053      	strb	r3, [r2, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002c2c:	7093      	strb	r3, [r2, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002c2e:	9301      	str	r3, [sp, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c30:	9303      	str	r3, [sp, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c32:	9304      	str	r3, [sp, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002c34:	9305      	str	r3, [sp, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8002c36:	22f0      	movs	r2, #240	; 0xf0
 8002c38:	0512      	lsls	r2, r2, #20
 8002c3a:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002c3c:	9307      	str	r3, [sp, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002c3e:	2201      	movs	r2, #1
 8002c40:	3320      	adds	r3, #32
 8002c42:	4669      	mov	r1, sp
 8002c44:	54ca      	strb	r2, [r1, r3]
  sAlarm.Alarm = RTC_ALARM_A;
 8002c46:	33e0      	adds	r3, #224	; 0xe0
 8002c48:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	4809      	ldr	r0, [pc, #36]	; (8002c74 <MX_RTC_Init+0xc0>)
 8002c4e:	f7fe fd7f 	bl	8001750 <HAL_RTC_SetAlarm_IT>
 8002c52:	2800      	cmp	r0, #0
 8002c54:	d10a      	bne.n	8002c6c <MX_RTC_Init+0xb8>
  {
    Error_Handler();
  }

}
 8002c56:	b010      	add	sp, #64	; 0x40
 8002c58:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002c5a:	f7ff ffa9 	bl	8002bb0 <Error_Handler>
 8002c5e:	e7c7      	b.n	8002bf0 <MX_RTC_Init+0x3c>
    Error_Handler();
 8002c60:	f7ff ffa6 	bl	8002bb0 <Error_Handler>
 8002c64:	e7d1      	b.n	8002c0a <MX_RTC_Init+0x56>
    Error_Handler();
 8002c66:	f7ff ffa3 	bl	8002bb0 <Error_Handler>
 8002c6a:	e7db      	b.n	8002c24 <MX_RTC_Init+0x70>
    Error_Handler();
 8002c6c:	f7ff ffa0 	bl	8002bb0 <Error_Handler>
}
 8002c70:	e7f1      	b.n	8002c56 <MX_RTC_Init+0xa2>
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	200000a0 	.word	0x200000a0
 8002c78:	40002800 	.word	0x40002800
 8002c7c:	000003ff 	.word	0x000003ff

08002c80 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002c80:	b510      	push	{r4, lr}

  if(rtcHandle->Instance==RTC)
 8002c82:	6802      	ldr	r2, [r0, #0]
 8002c84:	4b09      	ldr	r3, [pc, #36]	; (8002cac <HAL_RTC_MspInit+0x2c>)
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d000      	beq.n	8002c8c <HAL_RTC_MspInit+0xc>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002c8a:	bd10      	pop	{r4, pc}
    __HAL_RCC_RTC_ENABLE();
 8002c8c:	4a08      	ldr	r2, [pc, #32]	; (8002cb0 <HAL_RTC_MspInit+0x30>)
 8002c8e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	02db      	lsls	r3, r3, #11
 8002c94:	430b      	orrs	r3, r1
 8002c96:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	2002      	movs	r0, #2
 8002c9e:	f7fd fc11 	bl	80004c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002ca2:	2002      	movs	r0, #2
 8002ca4:	f7fd fc40 	bl	8000528 <HAL_NVIC_EnableIRQ>
}
 8002ca8:	e7ef      	b.n	8002c8a <HAL_RTC_MspInit+0xa>
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	40002800 	.word	0x40002800
 8002cb0:	40021000 	.word	0x40021000

08002cb4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002cb4:	b510      	push	{r4, lr}

  hspi1.Instance = SPI1;
 8002cb6:	480f      	ldr	r0, [pc, #60]	; (8002cf4 <MX_SPI1_Init+0x40>)
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <MX_SPI1_Init+0x44>)
 8002cba:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002cbc:	2382      	movs	r3, #130	; 0x82
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cc6:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cc8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cca:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002ccc:	2280      	movs	r2, #128	; 0x80
 8002cce:	0092      	lsls	r2, r2, #2
 8002cd0:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002cd2:	3ae1      	subs	r2, #225	; 0xe1
 8002cd4:	3aff      	subs	r2, #255	; 0xff
 8002cd6:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cd8:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cda:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cdc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002cde:	3307      	adds	r3, #7
 8002ce0:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ce2:	f7fe fe93 	bl	8001a0c <HAL_SPI_Init>
 8002ce6:	2800      	cmp	r0, #0
 8002ce8:	d100      	bne.n	8002cec <MX_SPI1_Init+0x38>
  {
    Error_Handler();
  }

}
 8002cea:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002cec:	f7ff ff60 	bl	8002bb0 <Error_Handler>
}
 8002cf0:	e7fb      	b.n	8002cea <MX_SPI1_Init+0x36>
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	2000011c 	.word	0x2000011c
 8002cf8:	40013000 	.word	0x40013000

08002cfc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002cfc:	b510      	push	{r4, lr}

  hspi2.Instance = SPI2;
 8002cfe:	480e      	ldr	r0, [pc, #56]	; (8002d38 <MX_SPI2_Init+0x3c>)
 8002d00:	4b0e      	ldr	r3, [pc, #56]	; (8002d3c <MX_SPI2_Init+0x40>)
 8002d02:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d04:	2382      	movs	r3, #130	; 0x82
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d0e:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d10:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d12:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002d14:	2280      	movs	r2, #128	; 0x80
 8002d16:	02d2      	lsls	r2, r2, #11
 8002d18:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002d1a:	2228      	movs	r2, #40	; 0x28
 8002d1c:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d1e:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d20:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d22:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002d24:	3307      	adds	r3, #7
 8002d26:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d28:	f7fe fe70 	bl	8001a0c <HAL_SPI_Init>
 8002d2c:	2800      	cmp	r0, #0
 8002d2e:	d100      	bne.n	8002d32 <MX_SPI2_Init+0x36>
  {
    Error_Handler();
  }

}
 8002d30:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002d32:	f7ff ff3d 	bl	8002bb0 <Error_Handler>
}
 8002d36:	e7fb      	b.n	8002d30 <MX_SPI2_Init+0x34>
 8002d38:	200000c4 	.word	0x200000c4
 8002d3c:	40003800 	.word	0x40003800

08002d40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d42:	b089      	sub	sp, #36	; 0x24
 8002d44:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d46:	2214      	movs	r2, #20
 8002d48:	2100      	movs	r1, #0
 8002d4a:	a803      	add	r0, sp, #12
 8002d4c:	f000 f9a6 	bl	800309c <memset>
  if(spiHandle->Instance==SPI1)
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	4a3b      	ldr	r2, [pc, #236]	; (8002e40 <HAL_SPI_MspInit+0x100>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d004      	beq.n	8002d62 <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI2)
 8002d58:	4a3a      	ldr	r2, [pc, #232]	; (8002e44 <HAL_SPI_MspInit+0x104>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d02d      	beq.n	8002dba <HAL_SPI_MspInit+0x7a>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002d5e:	b009      	add	sp, #36	; 0x24
 8002d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d62:	4b39      	ldr	r3, [pc, #228]	; (8002e48 <HAL_SPI_MspInit+0x108>)
 8002d64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d66:	2280      	movs	r2, #128	; 0x80
 8002d68:	0152      	lsls	r2, r2, #5
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d70:	2402      	movs	r4, #2
 8002d72:	4322      	orrs	r2, r4
 8002d74:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d78:	4022      	ands	r2, r4
 8002d7a:	9200      	str	r2, [sp, #0]
 8002d7c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d80:	2201      	movs	r2, #1
 8002d82:	4311      	orrs	r1, r2
 8002d84:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d88:	401a      	ands	r2, r3
 8002d8a:	9201      	str	r2, [sp, #4]
 8002d8c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = RADIO_SCLK_Pin;
 8002d8e:	2308      	movs	r3, #8
 8002d90:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d92:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d94:	2503      	movs	r5, #3
 8002d96:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(RADIO_SCLK_GPIO_Port, &GPIO_InitStruct);
 8002d98:	a903      	add	r1, sp, #12
 8002d9a:	482c      	ldr	r0, [pc, #176]	; (8002e4c <HAL_SPI_MspInit+0x10c>)
 8002d9c:	f7fd fd0e 	bl	80007bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RADIO_MOSI_Pin|RADIO_MISO_Pin;
 8002da0:	23c0      	movs	r3, #192	; 0xc0
 8002da2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da4:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da6:	2300      	movs	r3, #0
 8002da8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002daa:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002dac:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dae:	a903      	add	r1, sp, #12
 8002db0:	20a0      	movs	r0, #160	; 0xa0
 8002db2:	05c0      	lsls	r0, r0, #23
 8002db4:	f7fd fd02 	bl	80007bc <HAL_GPIO_Init>
 8002db8:	e7d1      	b.n	8002d5e <HAL_SPI_MspInit+0x1e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002dba:	4b23      	ldr	r3, [pc, #140]	; (8002e48 <HAL_SPI_MspInit+0x108>)
 8002dbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dbe:	2580      	movs	r5, #128	; 0x80
 8002dc0:	01ed      	lsls	r5, r5, #7
 8002dc2:	432a      	orrs	r2, r5
 8002dc4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc8:	2602      	movs	r6, #2
 8002dca:	4332      	orrs	r2, r6
 8002dcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8002dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd0:	4033      	ands	r3, r6
 8002dd2:	9302      	str	r3, [sp, #8]
 8002dd4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_12;
 8002dd6:	23b0      	movs	r3, #176	; 0xb0
 8002dd8:	021b      	lsls	r3, r3, #8
 8002dda:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ddc:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dde:	4f1b      	ldr	r7, [pc, #108]	; (8002e4c <HAL_SPI_MspInit+0x10c>)
 8002de0:	a903      	add	r1, sp, #12
 8002de2:	0038      	movs	r0, r7
 8002de4:	f7fd fcea 	bl	80007bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002de8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dea:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dec:	2500      	movs	r5, #0
 8002dee:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df0:	2303      	movs	r3, #3
 8002df2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002df4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002df6:	a903      	add	r1, sp, #12
 8002df8:	0038      	movs	r0, r7
 8002dfa:	f7fd fcdf 	bl	80007bc <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8002dfe:	4814      	ldr	r0, [pc, #80]	; (8002e50 <HAL_SPI_MspInit+0x110>)
 8002e00:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_SPI_MspInit+0x114>)
 8002e02:	6003      	str	r3, [r0, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8002e04:	6046      	str	r6, [r0, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e06:	2310      	movs	r3, #16
 8002e08:	6083      	str	r3, [r0, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e0a:	60c5      	str	r5, [r0, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e0c:	3370      	adds	r3, #112	; 0x70
 8002e0e:	6103      	str	r3, [r0, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e10:	6145      	str	r5, [r0, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e12:	6185      	str	r5, [r0, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002e14:	61c5      	str	r5, [r0, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e16:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002e18:	f7fd fbc4 	bl	80005a4 <HAL_DMA_Init>
 8002e1c:	2800      	cmp	r0, #0
 8002e1e:	d10b      	bne.n	8002e38 <HAL_SPI_MspInit+0xf8>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8002e20:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <HAL_SPI_MspInit+0x110>)
 8002e22:	64a3      	str	r3, [r4, #72]	; 0x48
 8002e24:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002e26:	2200      	movs	r2, #0
 8002e28:	2100      	movs	r1, #0
 8002e2a:	201a      	movs	r0, #26
 8002e2c:	f7fd fb4a 	bl	80004c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002e30:	201a      	movs	r0, #26
 8002e32:	f7fd fb79 	bl	8000528 <HAL_NVIC_EnableIRQ>
}
 8002e36:	e792      	b.n	8002d5e <HAL_SPI_MspInit+0x1e>
      Error_Handler();
 8002e38:	f7ff feba 	bl	8002bb0 <Error_Handler>
 8002e3c:	e7f0      	b.n	8002e20 <HAL_SPI_MspInit+0xe0>
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	40013000 	.word	0x40013000
 8002e44:	40003800 	.word	0x40003800
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	50000400 	.word	0x50000400
 8002e50:	20000174 	.word	0x20000174
 8002e54:	40020058 	.word	0x40020058

08002e58 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <HAL_MspInit+0x18>)
 8002e5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e62:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002e64:	2280      	movs	r2, #128	; 0x80
 8002e66:	0552      	lsls	r2, r2, #21
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e6c:	4770      	bx	lr
 8002e6e:	46c0      	nop			; (mov r8, r8)
 8002e70:	40021000 	.word	0x40021000

08002e74 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e74:	4770      	bx	lr

08002e76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e76:	e7fe      	b.n	8002e76 <HardFault_Handler>

08002e78 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e78:	4770      	bx	lr

08002e7a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e7a:	4770      	bx	lr

08002e7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e7c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e7e:	f7fd fb05 	bl	800048c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e82:	bd10      	pop	{r4, pc}

08002e84 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8002e84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002e86:	4802      	ldr	r0, [pc, #8]	; (8002e90 <RTC_IRQHandler+0xc>)
 8002e88:	f7fe fa84 	bl	8001394 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002e8c:	bd10      	pop	{r4, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	200000a0 	.word	0x200000a0

08002e94 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002e94:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002e96:	2001      	movs	r0, #1
 8002e98:	f7fd fd6e 	bl	8000978 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002e9c:	2002      	movs	r0, #2
 8002e9e:	f7fd fd6b 	bl	8000978 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002ea2:	bd10      	pop	{r4, pc}

08002ea4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002ea4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002ea6:	2010      	movs	r0, #16
 8002ea8:	f7fd fd66 	bl	8000978 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002eac:	2080      	movs	r0, #128	; 0x80
 8002eae:	0180      	lsls	r0, r0, #6
 8002eb0:	f7fd fd62 	bl	8000978 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002eb4:	bd10      	pop	{r4, pc}
	...

08002eb8 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002eb8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002eba:	4802      	ldr	r0, [pc, #8]	; (8002ec4 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8002ebc:	f7fd fc20 	bl	8000700 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8002ec0:	bd10      	pop	{r4, pc}
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	20000174 	.word	0x20000174

08002ec8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002ec8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002eca:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <SPI2_IRQHandler+0xc>)
 8002ecc:	f7fe ff70 	bl	8001db0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002ed0:	bd10      	pop	{r4, pc}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	200000c4 	.word	0x200000c4

08002ed8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002ed8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002eda:	4802      	ldr	r0, [pc, #8]	; (8002ee4 <USART2_IRQHandler+0xc>)
 8002edc:	f7ff f81a 	bl	8001f14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ee0:	bd10      	pop	{r4, pc}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	200001bc 	.word	0x200001bc

08002ee8 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002ee8:	4b10      	ldr	r3, [pc, #64]	; (8002f2c <SystemInit+0x44>)
 8002eea:	6819      	ldr	r1, [r3, #0]
 8002eec:	2280      	movs	r2, #128	; 0x80
 8002eee:	0052      	lsls	r2, r2, #1
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002ef4:	68da      	ldr	r2, [r3, #12]
 8002ef6:	490e      	ldr	r1, [pc, #56]	; (8002f30 <SystemInit+0x48>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	490d      	ldr	r1, [pc, #52]	; (8002f34 <SystemInit+0x4c>)
 8002f00:	400a      	ands	r2, r1
 8002f02:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002f04:	689a      	ldr	r2, [r3, #8]
 8002f06:	2101      	movs	r1, #1
 8002f08:	438a      	bics	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	490a      	ldr	r1, [pc, #40]	; (8002f38 <SystemInit+0x50>)
 8002f10:	400a      	ands	r2, r1
 8002f12:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	4909      	ldr	r1, [pc, #36]	; (8002f3c <SystemInit+0x54>)
 8002f18:	400a      	ands	r2, r1
 8002f1a:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f20:	2280      	movs	r2, #128	; 0x80
 8002f22:	0512      	lsls	r2, r2, #20
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <SystemInit+0x58>)
 8002f26:	609a      	str	r2, [r3, #8]
#endif
}
 8002f28:	4770      	bx	lr
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	88ff400c 	.word	0x88ff400c
 8002f34:	fef6fff6 	.word	0xfef6fff6
 8002f38:	fffbffff 	.word	0xfffbffff
 8002f3c:	ff02ffff 	.word	0xff02ffff
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f44:	b510      	push	{r4, lr}

  huart2.Instance = USART2;
 8002f46:	480c      	ldr	r0, [pc, #48]	; (8002f78 <MX_USART2_UART_Init+0x34>)
 8002f48:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <MX_USART2_UART_Init+0x38>)
 8002f4a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8002f4c:	23e1      	movs	r3, #225	; 0xe1
 8002f4e:	025b      	lsls	r3, r3, #9
 8002f50:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f52:	2300      	movs	r3, #0
 8002f54:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f56:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f58:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f5a:	220c      	movs	r2, #12
 8002f5c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f5e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f60:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f62:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f64:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f66:	f7ff fb21 	bl	80025ac <HAL_UART_Init>
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d100      	bne.n	8002f70 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002f6e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002f70:	f7ff fe1e 	bl	8002bb0 <Error_Handler>
}
 8002f74:	e7fb      	b.n	8002f6e <MX_USART2_UART_Init+0x2a>
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	200001bc 	.word	0x200001bc
 8002f7c:	40004400 	.word	0x40004400

08002f80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f80:	b510      	push	{r4, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f86:	2214      	movs	r2, #20
 8002f88:	2100      	movs	r1, #0
 8002f8a:	a801      	add	r0, sp, #4
 8002f8c:	f000 f886 	bl	800309c <memset>
  if(uartHandle->Instance==USART2)
 8002f90:	6822      	ldr	r2, [r4, #0]
 8002f92:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <HAL_UART_MspInit+0x64>)
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d001      	beq.n	8002f9c <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002f98:	b006      	add	sp, #24
 8002f9a:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f9c:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <HAL_UART_MspInit+0x68>)
 8002f9e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002fa0:	2280      	movs	r2, #128	; 0x80
 8002fa2:	0292      	lsls	r2, r2, #10
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002faa:	2201      	movs	r2, #1
 8002fac:	4311      	orrs	r1, r2
 8002fae:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	9200      	str	r2, [sp, #0]
 8002fb6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002fb8:	230c      	movs	r3, #12
 8002fba:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fbc:	3b0a      	subs	r3, #10
 8002fbe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc8:	a901      	add	r1, sp, #4
 8002fca:	20a0      	movs	r0, #160	; 0xa0
 8002fcc:	05c0      	lsls	r0, r0, #23
 8002fce:	f7fd fbf5 	bl	80007bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	201c      	movs	r0, #28
 8002fd8:	f7fd fa74 	bl	80004c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fdc:	201c      	movs	r0, #28
 8002fde:	f7fd faa3 	bl	8000528 <HAL_NVIC_EnableIRQ>
}
 8002fe2:	e7d9      	b.n	8002f98 <HAL_UART_MspInit+0x18>
 8002fe4:	40004400 	.word	0x40004400
 8002fe8:	40021000 	.word	0x40021000

08002fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002fec:	480d      	ldr	r0, [pc, #52]	; (8003024 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002fee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002ff0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ff2:	e003      	b.n	8002ffc <LoopCopyDataInit>

08002ff4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8002ff6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ff8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002ffa:	3104      	adds	r1, #4

08002ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ffc:	480b      	ldr	r0, [pc, #44]	; (800302c <LoopForever+0xa>)
  ldr  r3, =_edata
 8002ffe:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003000:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003002:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003004:	d3f6      	bcc.n	8002ff4 <CopyDataInit>
  ldr  r2, =_sbss
 8003006:	4a0b      	ldr	r2, [pc, #44]	; (8003034 <LoopForever+0x12>)
  b  LoopFillZerobss
 8003008:	e002      	b.n	8003010 <LoopFillZerobss>

0800300a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800300a:	2300      	movs	r3, #0
  str  r3, [r2]
 800300c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800300e:	3204      	adds	r2, #4

08003010 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003010:	4b09      	ldr	r3, [pc, #36]	; (8003038 <LoopForever+0x16>)
  cmp  r2, r3
 8003012:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003014:	d3f9      	bcc.n	800300a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003016:	f7ff ff67 	bl	8002ee8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800301a:	f000 f811 	bl	8003040 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800301e:	f7ff fd6b 	bl	8002af8 <main>

08003022 <LoopForever>:

LoopForever:
    b LoopForever
 8003022:	e7fe      	b.n	8003022 <LoopForever>
   ldr   r0, =_estack
 8003024:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8003028:	080055ec 	.word	0x080055ec
  ldr  r0, =_sdata
 800302c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003030:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8003034:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8003038:	20000240 	.word	0x20000240

0800303c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800303c:	e7fe      	b.n	800303c <ADC1_COMP_IRQHandler>
	...

08003040 <__libc_init_array>:
 8003040:	b570      	push	{r4, r5, r6, lr}
 8003042:	2600      	movs	r6, #0
 8003044:	4d0c      	ldr	r5, [pc, #48]	; (8003078 <__libc_init_array+0x38>)
 8003046:	4c0d      	ldr	r4, [pc, #52]	; (800307c <__libc_init_array+0x3c>)
 8003048:	1b64      	subs	r4, r4, r5
 800304a:	10a4      	asrs	r4, r4, #2
 800304c:	42a6      	cmp	r6, r4
 800304e:	d109      	bne.n	8003064 <__libc_init_array+0x24>
 8003050:	2600      	movs	r6, #0
 8003052:	f000 f8ad 	bl	80031b0 <_init>
 8003056:	4d0a      	ldr	r5, [pc, #40]	; (8003080 <__libc_init_array+0x40>)
 8003058:	4c0a      	ldr	r4, [pc, #40]	; (8003084 <__libc_init_array+0x44>)
 800305a:	1b64      	subs	r4, r4, r5
 800305c:	10a4      	asrs	r4, r4, #2
 800305e:	42a6      	cmp	r6, r4
 8003060:	d105      	bne.n	800306e <__libc_init_array+0x2e>
 8003062:	bd70      	pop	{r4, r5, r6, pc}
 8003064:	00b3      	lsls	r3, r6, #2
 8003066:	58eb      	ldr	r3, [r5, r3]
 8003068:	4798      	blx	r3
 800306a:	3601      	adds	r6, #1
 800306c:	e7ee      	b.n	800304c <__libc_init_array+0xc>
 800306e:	00b3      	lsls	r3, r6, #2
 8003070:	58eb      	ldr	r3, [r5, r3]
 8003072:	4798      	blx	r3
 8003074:	3601      	adds	r6, #1
 8003076:	e7f2      	b.n	800305e <__libc_init_array+0x1e>
 8003078:	080055e4 	.word	0x080055e4
 800307c:	080055e4 	.word	0x080055e4
 8003080:	080055e4 	.word	0x080055e4
 8003084:	080055e8 	.word	0x080055e8

08003088 <malloc>:
 8003088:	b510      	push	{r4, lr}
 800308a:	4b03      	ldr	r3, [pc, #12]	; (8003098 <malloc+0x10>)
 800308c:	0001      	movs	r1, r0
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	f000 f80c 	bl	80030ac <_malloc_r>
 8003094:	bd10      	pop	{r4, pc}
 8003096:	46c0      	nop			; (mov r8, r8)
 8003098:	2000000c 	.word	0x2000000c

0800309c <memset>:
 800309c:	0003      	movs	r3, r0
 800309e:	1882      	adds	r2, r0, r2
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d100      	bne.n	80030a6 <memset+0xa>
 80030a4:	4770      	bx	lr
 80030a6:	7019      	strb	r1, [r3, #0]
 80030a8:	3301      	adds	r3, #1
 80030aa:	e7f9      	b.n	80030a0 <memset+0x4>

080030ac <_malloc_r>:
 80030ac:	2303      	movs	r3, #3
 80030ae:	b570      	push	{r4, r5, r6, lr}
 80030b0:	1ccd      	adds	r5, r1, #3
 80030b2:	439d      	bics	r5, r3
 80030b4:	3508      	adds	r5, #8
 80030b6:	0006      	movs	r6, r0
 80030b8:	2d0c      	cmp	r5, #12
 80030ba:	d21e      	bcs.n	80030fa <_malloc_r+0x4e>
 80030bc:	250c      	movs	r5, #12
 80030be:	42a9      	cmp	r1, r5
 80030c0:	d81d      	bhi.n	80030fe <_malloc_r+0x52>
 80030c2:	0030      	movs	r0, r6
 80030c4:	f000 f862 	bl	800318c <__malloc_lock>
 80030c8:	4a25      	ldr	r2, [pc, #148]	; (8003160 <_malloc_r+0xb4>)
 80030ca:	6814      	ldr	r4, [r2, #0]
 80030cc:	0021      	movs	r1, r4
 80030ce:	2900      	cmp	r1, #0
 80030d0:	d119      	bne.n	8003106 <_malloc_r+0x5a>
 80030d2:	4c24      	ldr	r4, [pc, #144]	; (8003164 <_malloc_r+0xb8>)
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d103      	bne.n	80030e2 <_malloc_r+0x36>
 80030da:	0030      	movs	r0, r6
 80030dc:	f000 f844 	bl	8003168 <_sbrk_r>
 80030e0:	6020      	str	r0, [r4, #0]
 80030e2:	0029      	movs	r1, r5
 80030e4:	0030      	movs	r0, r6
 80030e6:	f000 f83f 	bl	8003168 <_sbrk_r>
 80030ea:	1c43      	adds	r3, r0, #1
 80030ec:	d12c      	bne.n	8003148 <_malloc_r+0x9c>
 80030ee:	230c      	movs	r3, #12
 80030f0:	0030      	movs	r0, r6
 80030f2:	6033      	str	r3, [r6, #0]
 80030f4:	f000 f84b 	bl	800318e <__malloc_unlock>
 80030f8:	e003      	b.n	8003102 <_malloc_r+0x56>
 80030fa:	2d00      	cmp	r5, #0
 80030fc:	dadf      	bge.n	80030be <_malloc_r+0x12>
 80030fe:	230c      	movs	r3, #12
 8003100:	6033      	str	r3, [r6, #0]
 8003102:	2000      	movs	r0, #0
 8003104:	bd70      	pop	{r4, r5, r6, pc}
 8003106:	680b      	ldr	r3, [r1, #0]
 8003108:	1b5b      	subs	r3, r3, r5
 800310a:	d41a      	bmi.n	8003142 <_malloc_r+0x96>
 800310c:	2b0b      	cmp	r3, #11
 800310e:	d903      	bls.n	8003118 <_malloc_r+0x6c>
 8003110:	600b      	str	r3, [r1, #0]
 8003112:	18cc      	adds	r4, r1, r3
 8003114:	6025      	str	r5, [r4, #0]
 8003116:	e003      	b.n	8003120 <_malloc_r+0x74>
 8003118:	428c      	cmp	r4, r1
 800311a:	d10e      	bne.n	800313a <_malloc_r+0x8e>
 800311c:	6863      	ldr	r3, [r4, #4]
 800311e:	6013      	str	r3, [r2, #0]
 8003120:	0030      	movs	r0, r6
 8003122:	f000 f834 	bl	800318e <__malloc_unlock>
 8003126:	0020      	movs	r0, r4
 8003128:	2207      	movs	r2, #7
 800312a:	300b      	adds	r0, #11
 800312c:	1d23      	adds	r3, r4, #4
 800312e:	4390      	bics	r0, r2
 8003130:	1ac3      	subs	r3, r0, r3
 8003132:	d0e7      	beq.n	8003104 <_malloc_r+0x58>
 8003134:	425a      	negs	r2, r3
 8003136:	50e2      	str	r2, [r4, r3]
 8003138:	e7e4      	b.n	8003104 <_malloc_r+0x58>
 800313a:	684b      	ldr	r3, [r1, #4]
 800313c:	6063      	str	r3, [r4, #4]
 800313e:	000c      	movs	r4, r1
 8003140:	e7ee      	b.n	8003120 <_malloc_r+0x74>
 8003142:	000c      	movs	r4, r1
 8003144:	6849      	ldr	r1, [r1, #4]
 8003146:	e7c2      	b.n	80030ce <_malloc_r+0x22>
 8003148:	2303      	movs	r3, #3
 800314a:	1cc4      	adds	r4, r0, #3
 800314c:	439c      	bics	r4, r3
 800314e:	42a0      	cmp	r0, r4
 8003150:	d0e0      	beq.n	8003114 <_malloc_r+0x68>
 8003152:	1a21      	subs	r1, r4, r0
 8003154:	0030      	movs	r0, r6
 8003156:	f000 f807 	bl	8003168 <_sbrk_r>
 800315a:	1c43      	adds	r3, r0, #1
 800315c:	d1da      	bne.n	8003114 <_malloc_r+0x68>
 800315e:	e7c6      	b.n	80030ee <_malloc_r+0x42>
 8003160:	20000090 	.word	0x20000090
 8003164:	20000094 	.word	0x20000094

08003168 <_sbrk_r>:
 8003168:	2300      	movs	r3, #0
 800316a:	b570      	push	{r4, r5, r6, lr}
 800316c:	4c06      	ldr	r4, [pc, #24]	; (8003188 <_sbrk_r+0x20>)
 800316e:	0005      	movs	r5, r0
 8003170:	0008      	movs	r0, r1
 8003172:	6023      	str	r3, [r4, #0]
 8003174:	f000 f80c 	bl	8003190 <_sbrk>
 8003178:	1c43      	adds	r3, r0, #1
 800317a:	d103      	bne.n	8003184 <_sbrk_r+0x1c>
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d000      	beq.n	8003184 <_sbrk_r+0x1c>
 8003182:	602b      	str	r3, [r5, #0]
 8003184:	bd70      	pop	{r4, r5, r6, pc}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	2000023c 	.word	0x2000023c

0800318c <__malloc_lock>:
 800318c:	4770      	bx	lr

0800318e <__malloc_unlock>:
 800318e:	4770      	bx	lr

08003190 <_sbrk>:
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <_sbrk+0x18>)
 8003192:	0002      	movs	r2, r0
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	2900      	cmp	r1, #0
 8003198:	d101      	bne.n	800319e <_sbrk+0xe>
 800319a:	4904      	ldr	r1, [pc, #16]	; (80031ac <_sbrk+0x1c>)
 800319c:	6019      	str	r1, [r3, #0]
 800319e:	6818      	ldr	r0, [r3, #0]
 80031a0:	1882      	adds	r2, r0, r2
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	4770      	bx	lr
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	20000098 	.word	0x20000098
 80031ac:	20000240 	.word	0x20000240

080031b0 <_init>:
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b6:	bc08      	pop	{r3}
 80031b8:	469e      	mov	lr, r3
 80031ba:	4770      	bx	lr

080031bc <_fini>:
 80031bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031c2:	bc08      	pop	{r3}
 80031c4:	469e      	mov	lr, r3
 80031c6:	4770      	bx	lr
