{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$260": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$143": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$144": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$146": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$191": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$261": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$270": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$275": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$276": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$280": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$285": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$289": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$290": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$291": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$292": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$293": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$294": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$295": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$296": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$297": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$298": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$299": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$300": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$304": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$313": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$314": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$315": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$317": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$318": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$319": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$320": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$321": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$323": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$324": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$325": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$158": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$162": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$164": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$171": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "module_top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/module_top.v:1.1-93.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "row_in": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "col_out": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11 ]
        },
        "catodo_po": {
          "direction": "output",
          "bits": [ 12, 13, 14, 15, 16, 17, 18 ]
        },
        "anodo_po": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22 ]
        }
      },
      "cells": {
        "anodo_po_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 23 ],
            "O": [ 22 ]
          }
        },
        "anodo_po_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 24 ],
            "O": [ 21 ]
          }
        },
        "anodo_po_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 25 ],
            "O": [ 20 ]
          }
        },
        "anodo_po_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 26 ],
            "O": [ 19 ]
          }
        },
        "catodo_po_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 27 ],
            "O": [ 18 ]
          }
        },
        "catodo_po_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 28 ],
            "O": [ 17 ]
          }
        },
        "catodo_po_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 29 ],
            "O": [ 16 ]
          }
        },
        "catodo_po_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 30 ],
            "O": [ 15 ]
          }
        },
        "catodo_po_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 31 ],
            "O": [ 14 ]
          }
        },
        "catodo_po_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 32 ],
            "O": [ 13 ]
          }
        },
        "catodo_po_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 33 ],
            "O": [ 12 ]
          }
        },
        "col_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 34 ],
            "O": [ 11 ]
          }
        },
        "col_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 35 ],
            "O": [ 10 ]
          }
        },
        "col_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 36 ],
            "O": [ 9 ]
          }
        },
        "col_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 37 ],
            "O": [ 8 ]
          }
        },
        "control_inst.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 38 ]
          }
        },
        "control_inst.key_pressed_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 39 ],
            "I0": [ 40 ]
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 41 ],
            "CLK": [ 38 ],
            "D": [ 39 ],
            "Q": [ 42 ]
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 41 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 44 ],
            "I0": [ 40 ],
            "I1": [ 42 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 45 ],
            "I0": [ 46 ],
            "I1": [ 47 ],
            "I2": [ 48 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 49 ],
            "I0": [ 50 ],
            "I1": [ 45 ],
            "I2": [ 44 ]
          }
        },
        "control_inst.key_value_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 51 ],
            "COUT": [ 52 ],
            "I0": [ 48 ],
            "I1": [ 53 ],
            "I3": [ 54 ],
            "SUM": [ 55 ]
          }
        },
        "control_inst.key_value_ALU_I0_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 56 ],
            "COUT": [ 51 ],
            "I0": [ 57 ],
            "I1": [ 58 ],
            "I3": [ 54 ],
            "SUM": [ 59 ]
          }
        },
        "control_inst.key_value_ALU_I0_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 56 ],
            "I0": [ 47 ],
            "I1": [ 61 ],
            "I3": [ 54 ],
            "SUM": [ 62 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 63 ],
            "COUT": [ 64 ],
            "I0": [ 65 ],
            "I1": [ 66 ],
            "I3": [ 54 ],
            "SUM": [ 67 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 68 ],
            "COUT": [ 63 ],
            "I0": [ 69 ],
            "I1": [ 70 ],
            "I3": [ 54 ],
            "SUM": [ 71 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 72 ],
            "COUT": [ 68 ],
            "I0": [ 73 ],
            "I1": [ 74 ],
            "I3": [ 54 ],
            "SUM": [ 75 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 76 ],
            "COUT": [ 72 ],
            "I0": [ 77 ],
            "I1": [ 78 ],
            "I3": [ 54 ],
            "SUM": [ 79 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 80 ],
            "COUT": [ 76 ],
            "I0": [ 81 ],
            "I1": [ 60 ],
            "I3": [ 54 ],
            "SUM": [ 53 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 82 ],
            "COUT": [ 80 ],
            "I0": [ 83 ],
            "I1": [ 60 ],
            "I3": [ 54 ],
            "SUM": [ 58 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 82 ],
            "I0": [ 84 ],
            "I1": [ 60 ],
            "I3": [ 54 ],
            "SUM": [ 61 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 85 ],
            "I1": [ 86 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 69 ],
            "I0": [ 87 ],
            "I1": [ 88 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 73 ],
            "I0": [ 89 ],
            "I1": [ 85 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 83 ],
            "I1": [ 87 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 81 ],
            "I0": [ 84 ],
            "I1": [ 89 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 66 ],
            "I0": [ 87 ],
            "I1": [ 88 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 70 ],
            "I0": [ 89 ],
            "I1": [ 85 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 74 ],
            "I0": [ 83 ],
            "I1": [ 87 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 78 ],
            "I0": [ 84 ],
            "I1": [ 89 ]
          }
        },
        "control_inst.key_value_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 57 ],
            "I0": [ 90 ],
            "I1": [ 91 ],
            "I2": [ 92 ],
            "I3": [ 93 ]
          }
        },
        "control_inst.key_value_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 47 ],
            "I0": [ 90 ],
            "I1": [ 94 ],
            "I2": [ 95 ],
            "I3": [ 92 ]
          }
        },
        "control_inst.key_value_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 46 ],
            "I0": [ 91 ],
            "I1": [ 96 ],
            "I2": [ 97 ],
            "I3": [ 98 ]
          }
        },
        "control_inst.key_value_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 98 ],
            "I0": [ 99 ],
            "I1": [ 90 ],
            "I2": [ 100 ]
          }
        },
        "control_inst.key_value_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 97 ],
            "I0": [ 34 ],
            "I1": [ 36 ],
            "I2": [ 35 ],
            "I3": [ 37 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 94 ],
            "I0": [ 99 ],
            "I1": [ 96 ],
            "I2": [ 101 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 103 ],
            "O": [ 92 ],
            "S0": [ 37 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 102 ],
            "I0": [ 60 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 103 ],
            "I0": [ 34 ],
            "I1": [ 35 ],
            "I2": [ 36 ],
            "I3": [ 91 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 93 ],
            "I0": [ 99 ],
            "I1": [ 97 ],
            "I2": [ 100 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 50 ],
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 104 ],
            "I3": [ 105 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 106 ],
            "COUT": [ 104 ],
            "I0": [ 48 ],
            "I1": [ 54 ],
            "I3": [ 60 ],
            "SUM": [ 107 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 108 ],
            "COUT": [ 106 ],
            "I0": [ 57 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 109 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 110 ],
            "COUT": [ 108 ],
            "I0": [ 47 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 111 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 110 ],
            "I0": [ 46 ],
            "I1": [ 54 ],
            "I3": [ 60 ],
            "SUM": [ 112 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 113 ],
            "COUT": [ 105 ],
            "I0": [ 60 ],
            "I1": [ 48 ],
            "I3": [ 60 ],
            "SUM": [ 114 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 115 ],
            "COUT": [ 113 ],
            "I0": [ 60 ],
            "I1": [ 57 ],
            "I3": [ 60 ],
            "SUM": [ 116 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 117 ],
            "COUT": [ 115 ],
            "I0": [ 60 ],
            "I1": [ 47 ],
            "I3": [ 60 ],
            "SUM": [ 118 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 117 ],
            "I0": [ 60 ],
            "I1": [ 46 ],
            "I3": [ 60 ],
            "SUM": [ 119 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 121 ],
            "O": [ 48 ],
            "S0": [ 90 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 120 ],
            "I0": [ 101 ],
            "I1": [ 99 ],
            "I2": [ 91 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 121 ],
            "I0": [ 95 ],
            "I1": [ 91 ]
          }
        },
        "control_inst.load_value_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 122 ],
            "CLEAR": [ 123 ],
            "CLK": [ 38 ],
            "D": [ 44 ],
            "Q": [ 124 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 122 ],
            "I0": [ 50 ],
            "I1": [ 44 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_CE_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 125 ],
            "I0": [ 122 ],
            "I1": [ 45 ],
            "I2": [ 124 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 123 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.rst_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 126 ],
            "CLK": [ 38 ],
            "D": [ 127 ],
            "Q": [ 128 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 129 ],
            "CLK": [ 38 ],
            "D": [ 130 ],
            "Q": [ 131 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 129 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 130 ],
            "I0": [ 124 ],
            "I1": [ 86 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 132 ],
            "CLK": [ 38 ],
            "D": [ 133 ],
            "Q": [ 134 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 132 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 133 ],
            "I0": [ 124 ],
            "I1": [ 88 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 135 ],
            "CLK": [ 38 ],
            "D": [ 136 ],
            "Q": [ 137 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 135 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 136 ],
            "I0": [ 124 ],
            "I1": [ 85 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 138 ],
            "CLK": [ 38 ],
            "D": [ 139 ],
            "Q": [ 140 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 138 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 139 ],
            "I0": [ 124 ],
            "I1": [ 87 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 141 ],
            "CLK": [ 38 ],
            "D": [ 142 ],
            "Q": [ 143 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 141 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 142 ],
            "I0": [ 124 ],
            "I1": [ 89 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 144 ],
            "CLK": [ 38 ],
            "D": [ 145 ],
            "Q": [ 146 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 144 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 145 ],
            "I0": [ 124 ],
            "I1": [ 83 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 125 ],
            "CLEAR": [ 147 ],
            "CLK": [ 38 ],
            "D": [ 148 ],
            "Q": [ 149 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 124 ],
            "I1": [ 84 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 126 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 127 ],
            "I0": [ 124 ],
            "I1": [ 150 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 151 ],
            "CLK": [ 38 ],
            "D": [ 152 ],
            "Q": [ 150 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 153 ],
            "CLK": [ 38 ],
            "D": [ 154 ],
            "Q": [ 86 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 153 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 154 ],
            "I0": [ 50 ],
            "I1": [ 155 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 156 ],
            "CLK": [ 38 ],
            "D": [ 157 ],
            "Q": [ 88 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 156 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 157 ],
            "I0": [ 50 ],
            "I1": [ 158 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 159 ],
            "CLK": [ 38 ],
            "D": [ 160 ],
            "Q": [ 85 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 159 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 50 ],
            "I1": [ 161 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 162 ],
            "CLK": [ 38 ],
            "D": [ 163 ],
            "Q": [ 87 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 162 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 163 ],
            "I0": [ 50 ],
            "I1": [ 55 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 164 ],
            "CLK": [ 38 ],
            "D": [ 165 ],
            "Q": [ 89 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 164 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 165 ],
            "I0": [ 50 ],
            "I1": [ 59 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 166 ],
            "CLK": [ 38 ],
            "D": [ 167 ],
            "Q": [ 83 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 166 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 167 ],
            "I0": [ 50 ],
            "I1": [ 62 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLEAR": [ 168 ],
            "CLK": [ 38 ],
            "D": [ 169 ],
            "Q": [ 84 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 168 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 169 ],
            "I0": [ 46 ],
            "I1": [ 50 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 43 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 152 ],
            "I0": [ 50 ],
            "I1": [ 170 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 171 ],
            "COUT": [ 172 ],
            "I0": [ 60 ],
            "I1": [ 67 ],
            "I3": [ 54 ],
            "SUM": [ 170 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 173 ],
            "COUT": [ 171 ],
            "I0": [ 60 ],
            "I1": [ 71 ],
            "I3": [ 54 ],
            "SUM": [ 155 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 174 ],
            "COUT": [ 173 ],
            "I0": [ 60 ],
            "I1": [ 75 ],
            "I3": [ 54 ],
            "SUM": [ 158 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 52 ],
            "COUT": [ 174 ],
            "I0": [ 60 ],
            "I1": [ 79 ],
            "I3": [ 54 ],
            "SUM": [ 161 ]
          }
        },
        "converter_inst.bcd_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 60 ]
          }
        },
        "converter_inst.i_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 54 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 175 ],
            "CLEAR": [ 176 ],
            "CLK": [ 38 ],
            "D": [ 177 ],
            "Q": [ 178 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 179 ],
            "I0": [ 175 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 175 ],
            "I0": [ 180 ],
            "I1": [ 181 ],
            "I2": [ 182 ],
            "I3": [ 183 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 184 ],
            "COUT": [ 182 ],
            "I0": [ 60 ],
            "I1": [ 185 ],
            "I3": [ 60 ],
            "SUM": [ 186 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 187 ],
            "COUT": [ 188 ],
            "I0": [ 60 ],
            "I1": [ 189 ],
            "I3": [ 60 ],
            "SUM": [ 190 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 191 ],
            "COUT": [ 187 ],
            "I0": [ 54 ],
            "I1": [ 192 ],
            "I3": [ 60 ],
            "SUM": [ 193 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 194 ],
            "COUT": [ 195 ],
            "I0": [ 60 ],
            "I1": [ 196 ],
            "I3": [ 60 ],
            "SUM": [ 197 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 198 ],
            "COUT": [ 194 ],
            "I0": [ 60 ],
            "I1": [ 199 ],
            "I3": [ 60 ],
            "SUM": [ 200 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 201 ],
            "COUT": [ 198 ],
            "I0": [ 60 ],
            "I1": [ 202 ],
            "I3": [ 60 ],
            "SUM": [ 203 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 204 ],
            "COUT": [ 201 ],
            "I0": [ 60 ],
            "I1": [ 205 ],
            "I3": [ 60 ],
            "SUM": [ 206 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 207 ],
            "COUT": [ 204 ],
            "I0": [ 60 ],
            "I1": [ 208 ],
            "I3": [ 60 ],
            "SUM": [ 209 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 210 ],
            "COUT": [ 207 ],
            "I0": [ 60 ],
            "I1": [ 211 ],
            "I3": [ 60 ],
            "SUM": [ 212 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 213 ],
            "COUT": [ 210 ],
            "I0": [ 60 ],
            "I1": [ 214 ],
            "I3": [ 60 ],
            "SUM": [ 215 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 216 ],
            "COUT": [ 213 ],
            "I0": [ 60 ],
            "I1": [ 217 ],
            "I3": [ 60 ],
            "SUM": [ 218 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 219 ],
            "COUT": [ 216 ],
            "I0": [ 60 ],
            "I1": [ 220 ],
            "I3": [ 60 ],
            "SUM": [ 221 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 222 ],
            "COUT": [ 223 ],
            "I0": [ 60 ],
            "I1": [ 224 ],
            "I3": [ 60 ],
            "SUM": [ 225 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 226 ],
            "COUT": [ 191 ],
            "I0": [ 60 ],
            "I1": [ 227 ],
            "I3": [ 60 ],
            "SUM": [ 228 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 229 ],
            "COUT": [ 219 ],
            "I0": [ 60 ],
            "I1": [ 230 ],
            "I3": [ 60 ],
            "SUM": [ 231 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 232 ],
            "COUT": [ 229 ],
            "I0": [ 60 ],
            "I1": [ 233 ],
            "I3": [ 60 ],
            "SUM": [ 234 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 235 ],
            "COUT": [ 232 ],
            "I0": [ 60 ],
            "I1": [ 236 ],
            "I3": [ 60 ],
            "SUM": [ 237 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 238 ],
            "COUT": [ 235 ],
            "I0": [ 60 ],
            "I1": [ 239 ],
            "I3": [ 60 ],
            "SUM": [ 240 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 241 ],
            "COUT": [ 238 ],
            "I0": [ 60 ],
            "I1": [ 242 ],
            "I3": [ 60 ],
            "SUM": [ 243 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 244 ],
            "COUT": [ 241 ],
            "I0": [ 54 ],
            "I1": [ 245 ],
            "I3": [ 60 ],
            "SUM": [ 246 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 247 ],
            "COUT": [ 244 ],
            "I0": [ 54 ],
            "I1": [ 248 ],
            "I3": [ 60 ],
            "SUM": [ 249 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 250 ],
            "COUT": [ 247 ],
            "I0": [ 60 ],
            "I1": [ 251 ],
            "I3": [ 60 ],
            "SUM": [ 252 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 253 ],
            "COUT": [ 250 ],
            "I0": [ 54 ],
            "I1": [ 254 ],
            "I3": [ 60 ],
            "SUM": [ 255 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 188 ],
            "COUT": [ 253 ],
            "I0": [ 60 ],
            "I1": [ 256 ],
            "I3": [ 60 ],
            "SUM": [ 257 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 258 ],
            "COUT": [ 226 ],
            "I0": [ 54 ],
            "I1": [ 259 ],
            "I3": [ 60 ],
            "SUM": [ 260 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 222 ],
            "I0": [ 60 ],
            "I1": [ 261 ],
            "I3": [ 60 ],
            "SUM": [ 262 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 263 ],
            "COUT": [ 258 ],
            "I0": [ 54 ],
            "I1": [ 264 ],
            "I3": [ 60 ],
            "SUM": [ 265 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 266 ],
            "COUT": [ 263 ],
            "I0": [ 54 ],
            "I1": [ 267 ],
            "I3": [ 60 ],
            "SUM": [ 268 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 269 ],
            "COUT": [ 266 ],
            "I0": [ 54 ],
            "I1": [ 270 ],
            "I3": [ 60 ],
            "SUM": [ 271 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 272 ],
            "COUT": [ 184 ],
            "I0": [ 60 ],
            "I1": [ 273 ],
            "I3": [ 60 ],
            "SUM": [ 274 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 223 ],
            "COUT": [ 269 ],
            "I0": [ 60 ],
            "I1": [ 275 ],
            "I3": [ 60 ],
            "SUM": [ 276 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 195 ],
            "COUT": [ 272 ],
            "I0": [ 60 ],
            "I1": [ 277 ],
            "I3": [ 60 ],
            "SUM": [ 278 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 176 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 279 ],
            "COUT": [ 280 ],
            "I0": [ 60 ],
            "I1": [ 189 ],
            "I3": [ 54 ],
            "SUM": [ 281 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 282 ],
            "COUT": [ 279 ],
            "I0": [ 60 ],
            "I1": [ 192 ],
            "I3": [ 54 ],
            "SUM": [ 283 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 284 ],
            "COUT": [ 285 ],
            "I0": [ 60 ],
            "I1": [ 277 ],
            "I3": [ 54 ],
            "SUM": [ 286 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 287 ],
            "COUT": [ 284 ],
            "I0": [ 60 ],
            "I1": [ 196 ],
            "I3": [ 54 ],
            "SUM": [ 288 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 289 ],
            "COUT": [ 287 ],
            "I0": [ 60 ],
            "I1": [ 199 ],
            "I3": [ 54 ],
            "SUM": [ 290 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 291 ],
            "COUT": [ 289 ],
            "I0": [ 60 ],
            "I1": [ 202 ],
            "I3": [ 54 ],
            "SUM": [ 292 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 293 ],
            "COUT": [ 291 ],
            "I0": [ 60 ],
            "I1": [ 205 ],
            "I3": [ 54 ],
            "SUM": [ 294 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 295 ],
            "COUT": [ 293 ],
            "I0": [ 60 ],
            "I1": [ 208 ],
            "I3": [ 54 ],
            "SUM": [ 296 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 297 ],
            "COUT": [ 295 ],
            "I0": [ 60 ],
            "I1": [ 211 ],
            "I3": [ 54 ],
            "SUM": [ 298 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 299 ],
            "COUT": [ 297 ],
            "I0": [ 60 ],
            "I1": [ 214 ],
            "I3": [ 54 ],
            "SUM": [ 300 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 301 ],
            "COUT": [ 299 ],
            "I0": [ 60 ],
            "I1": [ 217 ],
            "I3": [ 54 ],
            "SUM": [ 302 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 303 ],
            "COUT": [ 301 ],
            "I0": [ 60 ],
            "I1": [ 220 ],
            "I3": [ 54 ],
            "SUM": [ 304 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 305 ],
            "COUT": [ 282 ],
            "I0": [ 60 ],
            "I1": [ 227 ],
            "I3": [ 54 ],
            "SUM": [ 306 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 307 ],
            "COUT": [ 308 ],
            "I0": [ 60 ],
            "I1": [ 224 ],
            "I3": [ 54 ],
            "SUM": [ 309 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 310 ],
            "COUT": [ 303 ],
            "I0": [ 60 ],
            "I1": [ 230 ],
            "I3": [ 54 ],
            "SUM": [ 311 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 312 ],
            "COUT": [ 310 ],
            "I0": [ 60 ],
            "I1": [ 233 ],
            "I3": [ 54 ],
            "SUM": [ 313 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 314 ],
            "COUT": [ 312 ],
            "I0": [ 60 ],
            "I1": [ 236 ],
            "I3": [ 54 ],
            "SUM": [ 315 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 316 ],
            "COUT": [ 314 ],
            "I0": [ 60 ],
            "I1": [ 239 ],
            "I3": [ 54 ],
            "SUM": [ 317 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 318 ],
            "COUT": [ 316 ],
            "I0": [ 60 ],
            "I1": [ 242 ],
            "I3": [ 54 ],
            "SUM": [ 319 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 320 ],
            "COUT": [ 318 ],
            "I0": [ 60 ],
            "I1": [ 245 ],
            "I3": [ 54 ],
            "SUM": [ 321 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 322 ],
            "COUT": [ 320 ],
            "I0": [ 60 ],
            "I1": [ 248 ],
            "I3": [ 54 ],
            "SUM": [ 323 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 324 ],
            "COUT": [ 322 ],
            "I0": [ 60 ],
            "I1": [ 251 ],
            "I3": [ 54 ],
            "SUM": [ 325 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 326 ],
            "COUT": [ 324 ],
            "I0": [ 60 ],
            "I1": [ 254 ],
            "I3": [ 54 ],
            "SUM": [ 327 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 328 ],
            "COUT": [ 305 ],
            "I0": [ 60 ],
            "I1": [ 259 ],
            "I3": [ 54 ],
            "SUM": [ 329 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 280 ],
            "COUT": [ 326 ],
            "I0": [ 60 ],
            "I1": [ 256 ],
            "I3": [ 54 ],
            "SUM": [ 330 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 307 ],
            "I0": [ 54 ],
            "I1": [ 261 ],
            "I3": [ 54 ],
            "SUM": [ 331 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 332 ],
            "COUT": [ 328 ],
            "I0": [ 60 ],
            "I1": [ 264 ],
            "I3": [ 54 ],
            "SUM": [ 333 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 334 ],
            "COUT": [ 332 ],
            "I0": [ 60 ],
            "I1": [ 267 ],
            "I3": [ 54 ],
            "SUM": [ 335 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 336 ],
            "COUT": [ 334 ],
            "I0": [ 60 ],
            "I1": [ 270 ],
            "I3": [ 54 ],
            "SUM": [ 337 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 338 ],
            "COUT": [ 339 ],
            "I0": [ 60 ],
            "I1": [ 185 ],
            "I3": [ 54 ],
            "SUM": [ 340 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 285 ],
            "COUT": [ 338 ],
            "I0": [ 60 ],
            "I1": [ 273 ],
            "I3": [ 54 ],
            "SUM": [ 341 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 308 ],
            "COUT": [ 336 ],
            "I0": [ 60 ],
            "I1": [ 275 ],
            "I3": [ 54 ],
            "SUM": [ 342 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 343 ],
            "CLK": [ 38 ],
            "D": [ 344 ],
            "Q": [ 185 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 345 ],
            "CLK": [ 38 ],
            "D": [ 346 ],
            "Q": [ 273 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 347 ],
            "CLK": [ 38 ],
            "D": [ 348 ],
            "Q": [ 217 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 348 ],
            "I0": [ 183 ],
            "I1": [ 302 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 349 ],
            "CLK": [ 38 ],
            "D": [ 350 ],
            "Q": [ 220 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 183 ],
            "I1": [ 304 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 351 ],
            "CLK": [ 38 ],
            "D": [ 352 ],
            "Q": [ 230 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 351 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 183 ],
            "I1": [ 311 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 353 ],
            "CLK": [ 38 ],
            "D": [ 354 ],
            "Q": [ 233 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 183 ],
            "I1": [ 313 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 355 ],
            "CLK": [ 38 ],
            "D": [ 356 ],
            "Q": [ 236 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 183 ],
            "I1": [ 315 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 357 ],
            "CLK": [ 38 ],
            "D": [ 358 ],
            "Q": [ 239 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 358 ],
            "I0": [ 183 ],
            "I1": [ 317 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 359 ],
            "CLK": [ 38 ],
            "D": [ 360 ],
            "Q": [ 242 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 359 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 183 ],
            "I1": [ 319 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 361 ],
            "CLK": [ 38 ],
            "D": [ 362 ],
            "Q": [ 245 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 361 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 183 ],
            "I1": [ 321 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 363 ],
            "CLK": [ 38 ],
            "D": [ 364 ],
            "Q": [ 248 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 363 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 364 ],
            "I0": [ 183 ],
            "I1": [ 323 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 365 ],
            "CLK": [ 38 ],
            "D": [ 366 ],
            "Q": [ 251 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 365 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 183 ],
            "I1": [ 325 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 346 ],
            "I0": [ 183 ],
            "I1": [ 341 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 367 ],
            "CLK": [ 38 ],
            "D": [ 368 ],
            "Q": [ 277 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 369 ],
            "CLK": [ 38 ],
            "D": [ 370 ],
            "Q": [ 254 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 369 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 183 ],
            "I1": [ 327 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 371 ],
            "CLK": [ 38 ],
            "D": [ 372 ],
            "Q": [ 256 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 371 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 372 ],
            "I0": [ 183 ],
            "I1": [ 330 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 373 ],
            "CLK": [ 38 ],
            "D": [ 374 ],
            "Q": [ 189 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 373 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 183 ],
            "I1": [ 281 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 375 ],
            "CLK": [ 38 ],
            "D": [ 376 ],
            "Q": [ 192 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 183 ],
            "I1": [ 283 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 377 ],
            "CLK": [ 38 ],
            "D": [ 378 ],
            "Q": [ 227 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 377 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 183 ],
            "I1": [ 306 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 379 ],
            "CLK": [ 38 ],
            "D": [ 380 ],
            "Q": [ 259 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 379 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 183 ],
            "I1": [ 329 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 381 ],
            "CLK": [ 38 ],
            "D": [ 382 ],
            "Q": [ 264 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 183 ],
            "I1": [ 333 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 383 ],
            "CLK": [ 38 ],
            "D": [ 384 ],
            "Q": [ 267 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 383 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 183 ],
            "I1": [ 335 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 385 ],
            "CLK": [ 38 ],
            "D": [ 386 ],
            "Q": [ 270 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 183 ],
            "I1": [ 337 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 387 ],
            "CLK": [ 38 ],
            "D": [ 388 ],
            "Q": [ 275 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 388 ],
            "I0": [ 183 ],
            "I1": [ 342 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 183 ],
            "I1": [ 286 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 389 ],
            "CLK": [ 38 ],
            "D": [ 390 ],
            "Q": [ 196 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 391 ],
            "CLK": [ 38 ],
            "D": [ 392 ],
            "Q": [ 224 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 392 ],
            "I0": [ 183 ],
            "I1": [ 309 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 393 ],
            "CLK": [ 38 ],
            "D": [ 394 ],
            "Q": [ 261 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 183 ],
            "I1": [ 331 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 389 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 183 ],
            "I1": [ 288 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 395 ],
            "CLK": [ 38 ],
            "D": [ 396 ],
            "Q": [ 199 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 183 ],
            "I1": [ 290 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 397 ],
            "CLK": [ 38 ],
            "D": [ 398 ],
            "Q": [ 202 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 397 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 398 ],
            "I0": [ 183 ],
            "I1": [ 292 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 399 ],
            "CLK": [ 38 ],
            "D": [ 400 ],
            "Q": [ 205 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 399 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 183 ],
            "I1": [ 294 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 401 ],
            "CLK": [ 38 ],
            "D": [ 402 ],
            "Q": [ 208 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 183 ],
            "I1": [ 296 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 403 ],
            "CLK": [ 38 ],
            "D": [ 404 ],
            "Q": [ 211 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 183 ],
            "I1": [ 298 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 179 ],
            "CLEAR": [ 405 ],
            "CLK": [ 38 ],
            "D": [ 406 ],
            "Q": [ 214 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 406 ],
            "I0": [ 183 ],
            "I1": [ 300 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 343 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 183 ],
            "I1": [ 340 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 4 ],
            "O": [ 177 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLEAR": [ 407 ],
            "CLK": [ 38 ],
            "D": [ 177 ],
            "Q": [ 408 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 183 ],
            "I0": [ 177 ],
            "I1": [ 408 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 180 ],
            "I0": [ 409 ],
            "I1": [ 410 ],
            "I2": [ 411 ],
            "I3": [ 412 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 181 ],
            "I0": [ 413 ],
            "I1": [ 414 ],
            "I2": [ 415 ],
            "I3": [ 416 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 208 ],
            "I1": [ 205 ],
            "I2": [ 202 ],
            "I3": [ 199 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 196 ],
            "I1": [ 277 ],
            "I2": [ 273 ],
            "I3": [ 185 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 239 ],
            "I1": [ 236 ],
            "I2": [ 233 ],
            "I3": [ 230 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 413 ],
            "I0": [ 220 ],
            "I1": [ 217 ],
            "I2": [ 214 ],
            "I3": [ 211 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 261 ],
            "I1": [ 224 ],
            "I2": [ 275 ],
            "I3": [ 227 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 189 ],
            "I1": [ 256 ],
            "I2": [ 251 ],
            "I3": [ 242 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 270 ],
            "I1": [ 259 ],
            "I2": [ 267 ],
            "I3": [ 264 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 409 ],
            "I0": [ 254 ],
            "I1": [ 192 ],
            "I2": [ 248 ],
            "I3": [ 245 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 417 ],
            "CLEAR": [ 418 ],
            "CLK": [ 38 ],
            "D": [ 419 ],
            "Q": [ 420 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 417 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 422 ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 425 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 426 ],
            "COUT": [ 424 ],
            "I0": [ 60 ],
            "I1": [ 427 ],
            "I3": [ 60 ],
            "SUM": [ 428 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 429 ],
            "COUT": [ 430 ],
            "I0": [ 60 ],
            "I1": [ 431 ],
            "I3": [ 60 ],
            "SUM": [ 432 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 433 ],
            "COUT": [ 429 ],
            "I0": [ 54 ],
            "I1": [ 434 ],
            "I3": [ 60 ],
            "SUM": [ 435 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 436 ],
            "COUT": [ 437 ],
            "I0": [ 60 ],
            "I1": [ 438 ],
            "I3": [ 60 ],
            "SUM": [ 439 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 440 ],
            "COUT": [ 436 ],
            "I0": [ 60 ],
            "I1": [ 441 ],
            "I3": [ 60 ],
            "SUM": [ 442 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 443 ],
            "COUT": [ 440 ],
            "I0": [ 60 ],
            "I1": [ 444 ],
            "I3": [ 60 ],
            "SUM": [ 445 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 446 ],
            "COUT": [ 443 ],
            "I0": [ 60 ],
            "I1": [ 447 ],
            "I3": [ 60 ],
            "SUM": [ 448 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 449 ],
            "COUT": [ 446 ],
            "I0": [ 60 ],
            "I1": [ 450 ],
            "I3": [ 60 ],
            "SUM": [ 451 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 452 ],
            "COUT": [ 449 ],
            "I0": [ 60 ],
            "I1": [ 453 ],
            "I3": [ 60 ],
            "SUM": [ 454 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 455 ],
            "COUT": [ 452 ],
            "I0": [ 60 ],
            "I1": [ 456 ],
            "I3": [ 60 ],
            "SUM": [ 457 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 458 ],
            "COUT": [ 455 ],
            "I0": [ 60 ],
            "I1": [ 459 ],
            "I3": [ 60 ],
            "SUM": [ 460 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 461 ],
            "COUT": [ 458 ],
            "I0": [ 60 ],
            "I1": [ 462 ],
            "I3": [ 60 ],
            "SUM": [ 463 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 464 ],
            "COUT": [ 465 ],
            "I0": [ 60 ],
            "I1": [ 466 ],
            "I3": [ 60 ],
            "SUM": [ 467 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 468 ],
            "COUT": [ 433 ],
            "I0": [ 60 ],
            "I1": [ 469 ],
            "I3": [ 60 ],
            "SUM": [ 470 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 471 ],
            "COUT": [ 461 ],
            "I0": [ 60 ],
            "I1": [ 472 ],
            "I3": [ 60 ],
            "SUM": [ 473 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 474 ],
            "COUT": [ 471 ],
            "I0": [ 60 ],
            "I1": [ 475 ],
            "I3": [ 60 ],
            "SUM": [ 476 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 477 ],
            "COUT": [ 474 ],
            "I0": [ 60 ],
            "I1": [ 478 ],
            "I3": [ 60 ],
            "SUM": [ 479 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 480 ],
            "COUT": [ 477 ],
            "I0": [ 60 ],
            "I1": [ 481 ],
            "I3": [ 60 ],
            "SUM": [ 482 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 483 ],
            "COUT": [ 480 ],
            "I0": [ 60 ],
            "I1": [ 484 ],
            "I3": [ 60 ],
            "SUM": [ 485 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 486 ],
            "COUT": [ 483 ],
            "I0": [ 54 ],
            "I1": [ 487 ],
            "I3": [ 60 ],
            "SUM": [ 488 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 489 ],
            "COUT": [ 486 ],
            "I0": [ 54 ],
            "I1": [ 490 ],
            "I3": [ 60 ],
            "SUM": [ 491 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 492 ],
            "COUT": [ 489 ],
            "I0": [ 60 ],
            "I1": [ 493 ],
            "I3": [ 60 ],
            "SUM": [ 494 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 495 ],
            "COUT": [ 492 ],
            "I0": [ 54 ],
            "I1": [ 496 ],
            "I3": [ 60 ],
            "SUM": [ 497 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 430 ],
            "COUT": [ 495 ],
            "I0": [ 60 ],
            "I1": [ 498 ],
            "I3": [ 60 ],
            "SUM": [ 499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 500 ],
            "COUT": [ 468 ],
            "I0": [ 54 ],
            "I1": [ 501 ],
            "I3": [ 60 ],
            "SUM": [ 502 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 464 ],
            "I0": [ 60 ],
            "I1": [ 503 ],
            "I3": [ 60 ],
            "SUM": [ 504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 505 ],
            "COUT": [ 500 ],
            "I0": [ 54 ],
            "I1": [ 506 ],
            "I3": [ 60 ],
            "SUM": [ 507 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 508 ],
            "COUT": [ 505 ],
            "I0": [ 54 ],
            "I1": [ 509 ],
            "I3": [ 60 ],
            "SUM": [ 510 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 511 ],
            "COUT": [ 508 ],
            "I0": [ 54 ],
            "I1": [ 512 ],
            "I3": [ 60 ],
            "SUM": [ 513 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 514 ],
            "COUT": [ 426 ],
            "I0": [ 60 ],
            "I1": [ 515 ],
            "I3": [ 60 ],
            "SUM": [ 516 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 465 ],
            "COUT": [ 511 ],
            "I0": [ 60 ],
            "I1": [ 517 ],
            "I3": [ 60 ],
            "SUM": [ 518 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 437 ],
            "COUT": [ 514 ],
            "I0": [ 60 ],
            "I1": [ 519 ],
            "I3": [ 60 ],
            "SUM": [ 520 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 420 ],
            "I1": [ 521 ],
            "I2": [ 178 ],
            "I3": [ 522 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 523 ],
            "COUT": [ 524 ],
            "I0": [ 60 ],
            "I1": [ 431 ],
            "I3": [ 54 ],
            "SUM": [ 525 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 526 ],
            "COUT": [ 523 ],
            "I0": [ 60 ],
            "I1": [ 434 ],
            "I3": [ 54 ],
            "SUM": [ 527 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 528 ],
            "COUT": [ 529 ],
            "I0": [ 60 ],
            "I1": [ 519 ],
            "I3": [ 54 ],
            "SUM": [ 530 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 531 ],
            "COUT": [ 528 ],
            "I0": [ 60 ],
            "I1": [ 438 ],
            "I3": [ 54 ],
            "SUM": [ 532 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 533 ],
            "COUT": [ 531 ],
            "I0": [ 60 ],
            "I1": [ 441 ],
            "I3": [ 54 ],
            "SUM": [ 534 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 535 ],
            "COUT": [ 533 ],
            "I0": [ 60 ],
            "I1": [ 444 ],
            "I3": [ 54 ],
            "SUM": [ 536 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 537 ],
            "COUT": [ 535 ],
            "I0": [ 60 ],
            "I1": [ 447 ],
            "I3": [ 54 ],
            "SUM": [ 538 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 539 ],
            "COUT": [ 537 ],
            "I0": [ 60 ],
            "I1": [ 450 ],
            "I3": [ 54 ],
            "SUM": [ 540 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 541 ],
            "COUT": [ 539 ],
            "I0": [ 60 ],
            "I1": [ 453 ],
            "I3": [ 54 ],
            "SUM": [ 542 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 543 ],
            "COUT": [ 541 ],
            "I0": [ 60 ],
            "I1": [ 456 ],
            "I3": [ 54 ],
            "SUM": [ 544 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 545 ],
            "COUT": [ 543 ],
            "I0": [ 60 ],
            "I1": [ 459 ],
            "I3": [ 54 ],
            "SUM": [ 546 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 547 ],
            "COUT": [ 545 ],
            "I0": [ 60 ],
            "I1": [ 462 ],
            "I3": [ 54 ],
            "SUM": [ 548 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 549 ],
            "COUT": [ 526 ],
            "I0": [ 60 ],
            "I1": [ 469 ],
            "I3": [ 54 ],
            "SUM": [ 550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 551 ],
            "COUT": [ 552 ],
            "I0": [ 60 ],
            "I1": [ 466 ],
            "I3": [ 54 ],
            "SUM": [ 553 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 554 ],
            "COUT": [ 547 ],
            "I0": [ 60 ],
            "I1": [ 472 ],
            "I3": [ 54 ],
            "SUM": [ 555 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 556 ],
            "COUT": [ 554 ],
            "I0": [ 60 ],
            "I1": [ 475 ],
            "I3": [ 54 ],
            "SUM": [ 557 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 558 ],
            "COUT": [ 556 ],
            "I0": [ 60 ],
            "I1": [ 478 ],
            "I3": [ 54 ],
            "SUM": [ 559 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 560 ],
            "COUT": [ 558 ],
            "I0": [ 60 ],
            "I1": [ 481 ],
            "I3": [ 54 ],
            "SUM": [ 561 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 562 ],
            "COUT": [ 560 ],
            "I0": [ 60 ],
            "I1": [ 484 ],
            "I3": [ 54 ],
            "SUM": [ 563 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 564 ],
            "COUT": [ 562 ],
            "I0": [ 60 ],
            "I1": [ 487 ],
            "I3": [ 54 ],
            "SUM": [ 565 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 566 ],
            "COUT": [ 564 ],
            "I0": [ 60 ],
            "I1": [ 490 ],
            "I3": [ 54 ],
            "SUM": [ 567 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 568 ],
            "COUT": [ 566 ],
            "I0": [ 60 ],
            "I1": [ 493 ],
            "I3": [ 54 ],
            "SUM": [ 569 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 570 ],
            "COUT": [ 568 ],
            "I0": [ 60 ],
            "I1": [ 496 ],
            "I3": [ 54 ],
            "SUM": [ 571 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 572 ],
            "COUT": [ 549 ],
            "I0": [ 60 ],
            "I1": [ 501 ],
            "I3": [ 54 ],
            "SUM": [ 573 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 524 ],
            "COUT": [ 570 ],
            "I0": [ 60 ],
            "I1": [ 498 ],
            "I3": [ 54 ],
            "SUM": [ 574 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 551 ],
            "I0": [ 54 ],
            "I1": [ 503 ],
            "I3": [ 54 ],
            "SUM": [ 575 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 576 ],
            "COUT": [ 572 ],
            "I0": [ 60 ],
            "I1": [ 506 ],
            "I3": [ 54 ],
            "SUM": [ 577 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 578 ],
            "COUT": [ 576 ],
            "I0": [ 60 ],
            "I1": [ 509 ],
            "I3": [ 54 ],
            "SUM": [ 579 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 580 ],
            "COUT": [ 578 ],
            "I0": [ 60 ],
            "I1": [ 512 ],
            "I3": [ 54 ],
            "SUM": [ 581 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 582 ],
            "COUT": [ 583 ],
            "I0": [ 60 ],
            "I1": [ 427 ],
            "I3": [ 54 ],
            "SUM": [ 584 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 529 ],
            "COUT": [ 582 ],
            "I0": [ 60 ],
            "I1": [ 515 ],
            "I3": [ 54 ],
            "SUM": [ 585 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 552 ],
            "COUT": [ 580 ],
            "I0": [ 60 ],
            "I1": [ 517 ],
            "I3": [ 54 ],
            "SUM": [ 586 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 587 ],
            "CLK": [ 38 ],
            "D": [ 588 ],
            "Q": [ 427 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 589 ],
            "CLK": [ 38 ],
            "D": [ 590 ],
            "Q": [ 515 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 591 ],
            "CLK": [ 38 ],
            "D": [ 592 ],
            "Q": [ 459 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 591 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 592 ],
            "I0": [ 425 ],
            "I1": [ 546 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 593 ],
            "CLK": [ 38 ],
            "D": [ 594 ],
            "Q": [ 462 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 593 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 594 ],
            "I0": [ 425 ],
            "I1": [ 548 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 595 ],
            "CLK": [ 38 ],
            "D": [ 596 ],
            "Q": [ 472 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 595 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 596 ],
            "I0": [ 425 ],
            "I1": [ 555 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 597 ],
            "CLK": [ 38 ],
            "D": [ 598 ],
            "Q": [ 475 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 597 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 598 ],
            "I0": [ 425 ],
            "I1": [ 557 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 599 ],
            "CLK": [ 38 ],
            "D": [ 600 ],
            "Q": [ 478 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 599 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 600 ],
            "I0": [ 425 ],
            "I1": [ 559 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 601 ],
            "CLK": [ 38 ],
            "D": [ 602 ],
            "Q": [ 481 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 601 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 425 ],
            "I1": [ 561 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 603 ],
            "CLK": [ 38 ],
            "D": [ 604 ],
            "Q": [ 484 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 604 ],
            "I0": [ 425 ],
            "I1": [ 563 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 605 ],
            "CLK": [ 38 ],
            "D": [ 606 ],
            "Q": [ 487 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 605 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 606 ],
            "I0": [ 425 ],
            "I1": [ 565 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 607 ],
            "CLK": [ 38 ],
            "D": [ 608 ],
            "Q": [ 490 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 607 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 425 ],
            "I1": [ 567 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 609 ],
            "CLK": [ 38 ],
            "D": [ 610 ],
            "Q": [ 493 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 609 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 425 ],
            "I1": [ 569 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 589 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 590 ],
            "I0": [ 425 ],
            "I1": [ 585 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 611 ],
            "CLK": [ 38 ],
            "D": [ 612 ],
            "Q": [ 519 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 613 ],
            "CLK": [ 38 ],
            "D": [ 614 ],
            "Q": [ 496 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 613 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 614 ],
            "I0": [ 425 ],
            "I1": [ 571 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 615 ],
            "CLK": [ 38 ],
            "D": [ 616 ],
            "Q": [ 498 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 425 ],
            "I1": [ 574 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 617 ],
            "CLK": [ 38 ],
            "D": [ 618 ],
            "Q": [ 431 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 617 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 618 ],
            "I0": [ 425 ],
            "I1": [ 525 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 619 ],
            "CLK": [ 38 ],
            "D": [ 620 ],
            "Q": [ 434 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 425 ],
            "I1": [ 527 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 621 ],
            "CLK": [ 38 ],
            "D": [ 622 ],
            "Q": [ 469 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 425 ],
            "I1": [ 550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 623 ],
            "CLK": [ 38 ],
            "D": [ 624 ],
            "Q": [ 501 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 623 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 624 ],
            "I0": [ 425 ],
            "I1": [ 573 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 625 ],
            "CLK": [ 38 ],
            "D": [ 626 ],
            "Q": [ 506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 625 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 626 ],
            "I0": [ 425 ],
            "I1": [ 577 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 627 ],
            "CLK": [ 38 ],
            "D": [ 628 ],
            "Q": [ 509 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 628 ],
            "I0": [ 425 ],
            "I1": [ 579 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 629 ],
            "CLK": [ 38 ],
            "D": [ 630 ],
            "Q": [ 512 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 629 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 630 ],
            "I0": [ 425 ],
            "I1": [ 581 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 631 ],
            "CLK": [ 38 ],
            "D": [ 632 ],
            "Q": [ 517 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 425 ],
            "I1": [ 586 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 611 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 612 ],
            "I0": [ 425 ],
            "I1": [ 530 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 633 ],
            "CLK": [ 38 ],
            "D": [ 634 ],
            "Q": [ 438 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 635 ],
            "CLK": [ 38 ],
            "D": [ 636 ],
            "Q": [ 466 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 635 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 636 ],
            "I0": [ 425 ],
            "I1": [ 553 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 637 ],
            "CLK": [ 38 ],
            "D": [ 638 ],
            "Q": [ 503 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 637 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 638 ],
            "I0": [ 425 ],
            "I1": [ 575 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 633 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 634 ],
            "I0": [ 425 ],
            "I1": [ 532 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 639 ],
            "CLK": [ 38 ],
            "D": [ 640 ],
            "Q": [ 441 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 639 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 640 ],
            "I0": [ 425 ],
            "I1": [ 534 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 641 ],
            "CLK": [ 38 ],
            "D": [ 642 ],
            "Q": [ 444 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 641 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 642 ],
            "I0": [ 425 ],
            "I1": [ 536 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 643 ],
            "CLK": [ 38 ],
            "D": [ 644 ],
            "Q": [ 447 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 643 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 644 ],
            "I0": [ 425 ],
            "I1": [ 538 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 645 ],
            "CLK": [ 38 ],
            "D": [ 646 ],
            "Q": [ 450 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 645 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 425 ],
            "I1": [ 540 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 647 ],
            "CLK": [ 38 ],
            "D": [ 648 ],
            "Q": [ 453 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 647 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 648 ],
            "I0": [ 425 ],
            "I1": [ 542 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 421 ],
            "CLEAR": [ 649 ],
            "CLK": [ 38 ],
            "D": [ 650 ],
            "Q": [ 456 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 649 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 650 ],
            "I0": [ 425 ],
            "I1": [ 544 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 587 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 588 ],
            "I0": [ 425 ],
            "I1": [ 584 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 5 ],
            "O": [ 419 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 425 ],
            "CLEAR": [ 651 ],
            "CLK": [ 38 ],
            "D": [ 419 ],
            "Q": [ 652 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 419 ],
            "I1": [ 652 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 653 ],
            "I1": [ 654 ],
            "I2": [ 655 ],
            "I3": [ 656 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 657 ],
            "I1": [ 658 ],
            "I2": [ 659 ],
            "I3": [ 660 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 660 ],
            "I0": [ 450 ],
            "I1": [ 447 ],
            "I2": [ 444 ],
            "I3": [ 441 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 659 ],
            "I0": [ 438 ],
            "I1": [ 519 ],
            "I2": [ 515 ],
            "I3": [ 427 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 658 ],
            "I0": [ 481 ],
            "I1": [ 478 ],
            "I2": [ 475 ],
            "I3": [ 472 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 657 ],
            "I0": [ 462 ],
            "I1": [ 459 ],
            "I2": [ 456 ],
            "I3": [ 453 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 656 ],
            "I0": [ 503 ],
            "I1": [ 466 ],
            "I2": [ 517 ],
            "I3": [ 469 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 431 ],
            "I1": [ 498 ],
            "I2": [ 493 ],
            "I3": [ 484 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 654 ],
            "I0": [ 487 ],
            "I1": [ 490 ],
            "I2": [ 496 ],
            "I3": [ 434 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 653 ],
            "I0": [ 509 ],
            "I1": [ 506 ],
            "I2": [ 501 ],
            "I3": [ 512 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 661 ],
            "CLEAR": [ 662 ],
            "CLK": [ 38 ],
            "D": [ 663 ],
            "Q": [ 521 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 661 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 661 ],
            "I0": [ 665 ],
            "I1": [ 666 ],
            "I2": [ 667 ],
            "I3": [ 668 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 669 ],
            "COUT": [ 667 ],
            "I0": [ 60 ],
            "I1": [ 670 ],
            "I3": [ 60 ],
            "SUM": [ 671 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 672 ],
            "COUT": [ 673 ],
            "I0": [ 60 ],
            "I1": [ 674 ],
            "I3": [ 60 ],
            "SUM": [ 675 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 676 ],
            "COUT": [ 672 ],
            "I0": [ 54 ],
            "I1": [ 677 ],
            "I3": [ 60 ],
            "SUM": [ 678 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 679 ],
            "COUT": [ 680 ],
            "I0": [ 60 ],
            "I1": [ 681 ],
            "I3": [ 60 ],
            "SUM": [ 682 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 683 ],
            "COUT": [ 679 ],
            "I0": [ 60 ],
            "I1": [ 684 ],
            "I3": [ 60 ],
            "SUM": [ 685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 686 ],
            "COUT": [ 683 ],
            "I0": [ 60 ],
            "I1": [ 687 ],
            "I3": [ 60 ],
            "SUM": [ 688 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 689 ],
            "COUT": [ 686 ],
            "I0": [ 60 ],
            "I1": [ 690 ],
            "I3": [ 60 ],
            "SUM": [ 691 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 692 ],
            "COUT": [ 689 ],
            "I0": [ 60 ],
            "I1": [ 693 ],
            "I3": [ 60 ],
            "SUM": [ 694 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 695 ],
            "COUT": [ 692 ],
            "I0": [ 60 ],
            "I1": [ 696 ],
            "I3": [ 60 ],
            "SUM": [ 697 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 698 ],
            "COUT": [ 695 ],
            "I0": [ 60 ],
            "I1": [ 699 ],
            "I3": [ 60 ],
            "SUM": [ 700 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 701 ],
            "COUT": [ 698 ],
            "I0": [ 60 ],
            "I1": [ 702 ],
            "I3": [ 60 ],
            "SUM": [ 703 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 704 ],
            "COUT": [ 701 ],
            "I0": [ 60 ],
            "I1": [ 705 ],
            "I3": [ 60 ],
            "SUM": [ 706 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 707 ],
            "COUT": [ 708 ],
            "I0": [ 60 ],
            "I1": [ 709 ],
            "I3": [ 60 ],
            "SUM": [ 710 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 711 ],
            "COUT": [ 676 ],
            "I0": [ 60 ],
            "I1": [ 712 ],
            "I3": [ 60 ],
            "SUM": [ 713 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 714 ],
            "COUT": [ 704 ],
            "I0": [ 60 ],
            "I1": [ 715 ],
            "I3": [ 60 ],
            "SUM": [ 716 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 717 ],
            "COUT": [ 714 ],
            "I0": [ 60 ],
            "I1": [ 718 ],
            "I3": [ 60 ],
            "SUM": [ 719 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 720 ],
            "COUT": [ 717 ],
            "I0": [ 60 ],
            "I1": [ 721 ],
            "I3": [ 60 ],
            "SUM": [ 722 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 723 ],
            "COUT": [ 720 ],
            "I0": [ 60 ],
            "I1": [ 724 ],
            "I3": [ 60 ],
            "SUM": [ 725 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 726 ],
            "COUT": [ 723 ],
            "I0": [ 60 ],
            "I1": [ 727 ],
            "I3": [ 60 ],
            "SUM": [ 728 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 729 ],
            "COUT": [ 726 ],
            "I0": [ 54 ],
            "I1": [ 730 ],
            "I3": [ 60 ],
            "SUM": [ 731 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 732 ],
            "COUT": [ 729 ],
            "I0": [ 54 ],
            "I1": [ 733 ],
            "I3": [ 60 ],
            "SUM": [ 734 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 735 ],
            "COUT": [ 732 ],
            "I0": [ 60 ],
            "I1": [ 736 ],
            "I3": [ 60 ],
            "SUM": [ 737 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 738 ],
            "COUT": [ 735 ],
            "I0": [ 54 ],
            "I1": [ 739 ],
            "I3": [ 60 ],
            "SUM": [ 740 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 673 ],
            "COUT": [ 738 ],
            "I0": [ 60 ],
            "I1": [ 741 ],
            "I3": [ 60 ],
            "SUM": [ 742 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 743 ],
            "COUT": [ 711 ],
            "I0": [ 54 ],
            "I1": [ 744 ],
            "I3": [ 60 ],
            "SUM": [ 745 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 707 ],
            "I0": [ 60 ],
            "I1": [ 746 ],
            "I3": [ 60 ],
            "SUM": [ 747 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 748 ],
            "COUT": [ 743 ],
            "I0": [ 54 ],
            "I1": [ 749 ],
            "I3": [ 60 ],
            "SUM": [ 750 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 751 ],
            "COUT": [ 748 ],
            "I0": [ 54 ],
            "I1": [ 752 ],
            "I3": [ 60 ],
            "SUM": [ 753 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 754 ],
            "COUT": [ 751 ],
            "I0": [ 54 ],
            "I1": [ 755 ],
            "I3": [ 60 ],
            "SUM": [ 756 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 757 ],
            "COUT": [ 669 ],
            "I0": [ 60 ],
            "I1": [ 758 ],
            "I3": [ 60 ],
            "SUM": [ 759 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 708 ],
            "COUT": [ 754 ],
            "I0": [ 60 ],
            "I1": [ 760 ],
            "I3": [ 60 ],
            "SUM": [ 761 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 680 ],
            "COUT": [ 757 ],
            "I0": [ 60 ],
            "I1": [ 762 ],
            "I3": [ 60 ],
            "SUM": [ 763 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 662 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 764 ],
            "COUT": [ 765 ],
            "I0": [ 60 ],
            "I1": [ 674 ],
            "I3": [ 54 ],
            "SUM": [ 766 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 767 ],
            "COUT": [ 764 ],
            "I0": [ 60 ],
            "I1": [ 677 ],
            "I3": [ 54 ],
            "SUM": [ 768 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 769 ],
            "COUT": [ 770 ],
            "I0": [ 60 ],
            "I1": [ 762 ],
            "I3": [ 54 ],
            "SUM": [ 771 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 772 ],
            "COUT": [ 769 ],
            "I0": [ 60 ],
            "I1": [ 681 ],
            "I3": [ 54 ],
            "SUM": [ 773 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 774 ],
            "COUT": [ 772 ],
            "I0": [ 60 ],
            "I1": [ 684 ],
            "I3": [ 54 ],
            "SUM": [ 775 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 776 ],
            "COUT": [ 774 ],
            "I0": [ 60 ],
            "I1": [ 687 ],
            "I3": [ 54 ],
            "SUM": [ 777 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 778 ],
            "COUT": [ 776 ],
            "I0": [ 60 ],
            "I1": [ 690 ],
            "I3": [ 54 ],
            "SUM": [ 779 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 780 ],
            "COUT": [ 778 ],
            "I0": [ 60 ],
            "I1": [ 693 ],
            "I3": [ 54 ],
            "SUM": [ 781 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 782 ],
            "COUT": [ 780 ],
            "I0": [ 60 ],
            "I1": [ 696 ],
            "I3": [ 54 ],
            "SUM": [ 783 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 784 ],
            "COUT": [ 782 ],
            "I0": [ 60 ],
            "I1": [ 699 ],
            "I3": [ 54 ],
            "SUM": [ 785 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 786 ],
            "COUT": [ 784 ],
            "I0": [ 60 ],
            "I1": [ 702 ],
            "I3": [ 54 ],
            "SUM": [ 787 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 788 ],
            "COUT": [ 786 ],
            "I0": [ 60 ],
            "I1": [ 705 ],
            "I3": [ 54 ],
            "SUM": [ 789 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 790 ],
            "COUT": [ 767 ],
            "I0": [ 60 ],
            "I1": [ 712 ],
            "I3": [ 54 ],
            "SUM": [ 791 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 792 ],
            "COUT": [ 793 ],
            "I0": [ 60 ],
            "I1": [ 709 ],
            "I3": [ 54 ],
            "SUM": [ 794 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 795 ],
            "COUT": [ 788 ],
            "I0": [ 60 ],
            "I1": [ 715 ],
            "I3": [ 54 ],
            "SUM": [ 796 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 797 ],
            "COUT": [ 795 ],
            "I0": [ 60 ],
            "I1": [ 718 ],
            "I3": [ 54 ],
            "SUM": [ 798 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 799 ],
            "COUT": [ 797 ],
            "I0": [ 60 ],
            "I1": [ 721 ],
            "I3": [ 54 ],
            "SUM": [ 800 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 801 ],
            "COUT": [ 799 ],
            "I0": [ 60 ],
            "I1": [ 724 ],
            "I3": [ 54 ],
            "SUM": [ 802 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 803 ],
            "COUT": [ 801 ],
            "I0": [ 60 ],
            "I1": [ 727 ],
            "I3": [ 54 ],
            "SUM": [ 804 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 805 ],
            "COUT": [ 803 ],
            "I0": [ 60 ],
            "I1": [ 730 ],
            "I3": [ 54 ],
            "SUM": [ 806 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 807 ],
            "COUT": [ 805 ],
            "I0": [ 60 ],
            "I1": [ 733 ],
            "I3": [ 54 ],
            "SUM": [ 808 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 809 ],
            "COUT": [ 807 ],
            "I0": [ 60 ],
            "I1": [ 736 ],
            "I3": [ 54 ],
            "SUM": [ 810 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 811 ],
            "COUT": [ 809 ],
            "I0": [ 60 ],
            "I1": [ 739 ],
            "I3": [ 54 ],
            "SUM": [ 812 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 813 ],
            "COUT": [ 790 ],
            "I0": [ 60 ],
            "I1": [ 744 ],
            "I3": [ 54 ],
            "SUM": [ 814 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 765 ],
            "COUT": [ 811 ],
            "I0": [ 60 ],
            "I1": [ 741 ],
            "I3": [ 54 ],
            "SUM": [ 815 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 792 ],
            "I0": [ 54 ],
            "I1": [ 746 ],
            "I3": [ 54 ],
            "SUM": [ 816 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 817 ],
            "COUT": [ 813 ],
            "I0": [ 60 ],
            "I1": [ 749 ],
            "I3": [ 54 ],
            "SUM": [ 818 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 819 ],
            "COUT": [ 817 ],
            "I0": [ 60 ],
            "I1": [ 752 ],
            "I3": [ 54 ],
            "SUM": [ 820 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 821 ],
            "COUT": [ 819 ],
            "I0": [ 60 ],
            "I1": [ 755 ],
            "I3": [ 54 ],
            "SUM": [ 822 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 823 ],
            "COUT": [ 824 ],
            "I0": [ 60 ],
            "I1": [ 670 ],
            "I3": [ 54 ],
            "SUM": [ 825 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 770 ],
            "COUT": [ 823 ],
            "I0": [ 60 ],
            "I1": [ 758 ],
            "I3": [ 54 ],
            "SUM": [ 826 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 793 ],
            "COUT": [ 821 ],
            "I0": [ 60 ],
            "I1": [ 760 ],
            "I3": [ 54 ],
            "SUM": [ 827 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 828 ],
            "CLK": [ 38 ],
            "D": [ 829 ],
            "Q": [ 670 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 830 ],
            "CLK": [ 38 ],
            "D": [ 831 ],
            "Q": [ 758 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 832 ],
            "CLK": [ 38 ],
            "D": [ 833 ],
            "Q": [ 702 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 832 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 833 ],
            "I0": [ 668 ],
            "I1": [ 787 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 834 ],
            "CLK": [ 38 ],
            "D": [ 835 ],
            "Q": [ 705 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 834 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 835 ],
            "I0": [ 668 ],
            "I1": [ 789 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 836 ],
            "CLK": [ 38 ],
            "D": [ 837 ],
            "Q": [ 715 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 668 ],
            "I1": [ 796 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 838 ],
            "CLK": [ 38 ],
            "D": [ 839 ],
            "Q": [ 718 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 838 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 839 ],
            "I0": [ 668 ],
            "I1": [ 798 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 840 ],
            "CLK": [ 38 ],
            "D": [ 841 ],
            "Q": [ 721 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 841 ],
            "I0": [ 668 ],
            "I1": [ 800 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 842 ],
            "CLK": [ 38 ],
            "D": [ 843 ],
            "Q": [ 724 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 842 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 668 ],
            "I1": [ 802 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 844 ],
            "CLK": [ 38 ],
            "D": [ 845 ],
            "Q": [ 727 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 845 ],
            "I0": [ 668 ],
            "I1": [ 804 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 846 ],
            "CLK": [ 38 ],
            "D": [ 847 ],
            "Q": [ 730 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 846 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 847 ],
            "I0": [ 668 ],
            "I1": [ 806 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 848 ],
            "CLK": [ 38 ],
            "D": [ 849 ],
            "Q": [ 733 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 848 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 849 ],
            "I0": [ 668 ],
            "I1": [ 808 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 850 ],
            "CLK": [ 38 ],
            "D": [ 851 ],
            "Q": [ 736 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 850 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 851 ],
            "I0": [ 668 ],
            "I1": [ 810 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 830 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 831 ],
            "I0": [ 668 ],
            "I1": [ 826 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 852 ],
            "CLK": [ 38 ],
            "D": [ 853 ],
            "Q": [ 762 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 854 ],
            "CLK": [ 38 ],
            "D": [ 855 ],
            "Q": [ 739 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 854 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 855 ],
            "I0": [ 668 ],
            "I1": [ 812 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 856 ],
            "CLK": [ 38 ],
            "D": [ 857 ],
            "Q": [ 741 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 856 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 857 ],
            "I0": [ 668 ],
            "I1": [ 815 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 858 ],
            "CLK": [ 38 ],
            "D": [ 859 ],
            "Q": [ 674 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 858 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 859 ],
            "I0": [ 668 ],
            "I1": [ 766 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 860 ],
            "CLK": [ 38 ],
            "D": [ 861 ],
            "Q": [ 677 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 860 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 861 ],
            "I0": [ 668 ],
            "I1": [ 768 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 862 ],
            "CLK": [ 38 ],
            "D": [ 863 ],
            "Q": [ 712 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 863 ],
            "I0": [ 668 ],
            "I1": [ 791 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 864 ],
            "CLK": [ 38 ],
            "D": [ 865 ],
            "Q": [ 744 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 865 ],
            "I0": [ 668 ],
            "I1": [ 814 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 866 ],
            "CLK": [ 38 ],
            "D": [ 867 ],
            "Q": [ 749 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 866 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 867 ],
            "I0": [ 668 ],
            "I1": [ 818 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 868 ],
            "CLK": [ 38 ],
            "D": [ 869 ],
            "Q": [ 752 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 869 ],
            "I0": [ 668 ],
            "I1": [ 820 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 870 ],
            "CLK": [ 38 ],
            "D": [ 871 ],
            "Q": [ 755 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 870 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 871 ],
            "I0": [ 668 ],
            "I1": [ 822 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 872 ],
            "CLK": [ 38 ],
            "D": [ 873 ],
            "Q": [ 760 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 872 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 873 ],
            "I0": [ 668 ],
            "I1": [ 827 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 852 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 853 ],
            "I0": [ 668 ],
            "I1": [ 771 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 874 ],
            "CLK": [ 38 ],
            "D": [ 875 ],
            "Q": [ 681 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 876 ],
            "CLK": [ 38 ],
            "D": [ 877 ],
            "Q": [ 709 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 877 ],
            "I0": [ 668 ],
            "I1": [ 794 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 878 ],
            "CLK": [ 38 ],
            "D": [ 879 ],
            "Q": [ 746 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 878 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 879 ],
            "I0": [ 668 ],
            "I1": [ 816 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 875 ],
            "I0": [ 668 ],
            "I1": [ 773 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 880 ],
            "CLK": [ 38 ],
            "D": [ 881 ],
            "Q": [ 684 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 880 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 881 ],
            "I0": [ 668 ],
            "I1": [ 775 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 882 ],
            "CLK": [ 38 ],
            "D": [ 883 ],
            "Q": [ 687 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 668 ],
            "I1": [ 777 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 884 ],
            "CLK": [ 38 ],
            "D": [ 885 ],
            "Q": [ 690 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 884 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 885 ],
            "I0": [ 668 ],
            "I1": [ 779 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 886 ],
            "CLK": [ 38 ],
            "D": [ 887 ],
            "Q": [ 693 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 886 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 887 ],
            "I0": [ 668 ],
            "I1": [ 781 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 888 ],
            "CLK": [ 38 ],
            "D": [ 889 ],
            "Q": [ 696 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 888 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 668 ],
            "I1": [ 783 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 664 ],
            "CLEAR": [ 890 ],
            "CLK": [ 38 ],
            "D": [ 891 ],
            "Q": [ 699 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 668 ],
            "I1": [ 785 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 828 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 829 ],
            "I0": [ 668 ],
            "I1": [ 825 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 6 ],
            "O": [ 663 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 668 ],
            "CLEAR": [ 892 ],
            "CLK": [ 38 ],
            "D": [ 663 ],
            "Q": [ 893 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 663 ],
            "I1": [ 893 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 894 ],
            "I1": [ 895 ],
            "I2": [ 896 ],
            "I3": [ 897 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 666 ],
            "I0": [ 898 ],
            "I1": [ 899 ],
            "I2": [ 900 ],
            "I3": [ 901 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 901 ],
            "I0": [ 693 ],
            "I1": [ 690 ],
            "I2": [ 687 ],
            "I3": [ 684 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 681 ],
            "I1": [ 762 ],
            "I2": [ 758 ],
            "I3": [ 670 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 724 ],
            "I1": [ 721 ],
            "I2": [ 718 ],
            "I3": [ 715 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 898 ],
            "I0": [ 705 ],
            "I1": [ 702 ],
            "I2": [ 699 ],
            "I3": [ 696 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 746 ],
            "I1": [ 709 ],
            "I2": [ 760 ],
            "I3": [ 712 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 896 ],
            "I0": [ 674 ],
            "I1": [ 741 ],
            "I2": [ 736 ],
            "I3": [ 727 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 895 ],
            "I0": [ 755 ],
            "I1": [ 752 ],
            "I2": [ 749 ],
            "I3": [ 744 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 894 ],
            "I0": [ 677 ],
            "I1": [ 739 ],
            "I2": [ 733 ],
            "I3": [ 730 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 902 ],
            "CLEAR": [ 903 ],
            "CLK": [ 38 ],
            "D": [ 904 ],
            "Q": [ 522 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 905 ],
            "I0": [ 902 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 902 ],
            "I0": [ 906 ],
            "I1": [ 907 ],
            "I2": [ 908 ],
            "I3": [ 909 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 910 ],
            "COUT": [ 908 ],
            "I0": [ 60 ],
            "I1": [ 911 ],
            "I3": [ 60 ],
            "SUM": [ 912 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 913 ],
            "COUT": [ 914 ],
            "I0": [ 60 ],
            "I1": [ 915 ],
            "I3": [ 60 ],
            "SUM": [ 916 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 917 ],
            "COUT": [ 913 ],
            "I0": [ 54 ],
            "I1": [ 918 ],
            "I3": [ 60 ],
            "SUM": [ 919 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 920 ],
            "COUT": [ 921 ],
            "I0": [ 60 ],
            "I1": [ 922 ],
            "I3": [ 60 ],
            "SUM": [ 923 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 924 ],
            "COUT": [ 920 ],
            "I0": [ 60 ],
            "I1": [ 925 ],
            "I3": [ 60 ],
            "SUM": [ 926 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 927 ],
            "COUT": [ 924 ],
            "I0": [ 60 ],
            "I1": [ 928 ],
            "I3": [ 60 ],
            "SUM": [ 929 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 930 ],
            "COUT": [ 927 ],
            "I0": [ 60 ],
            "I1": [ 931 ],
            "I3": [ 60 ],
            "SUM": [ 932 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 933 ],
            "COUT": [ 930 ],
            "I0": [ 60 ],
            "I1": [ 934 ],
            "I3": [ 60 ],
            "SUM": [ 935 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 936 ],
            "COUT": [ 933 ],
            "I0": [ 60 ],
            "I1": [ 937 ],
            "I3": [ 60 ],
            "SUM": [ 938 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 939 ],
            "COUT": [ 936 ],
            "I0": [ 60 ],
            "I1": [ 940 ],
            "I3": [ 60 ],
            "SUM": [ 941 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 942 ],
            "COUT": [ 939 ],
            "I0": [ 60 ],
            "I1": [ 943 ],
            "I3": [ 60 ],
            "SUM": [ 944 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 945 ],
            "COUT": [ 942 ],
            "I0": [ 60 ],
            "I1": [ 946 ],
            "I3": [ 60 ],
            "SUM": [ 947 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 948 ],
            "COUT": [ 949 ],
            "I0": [ 60 ],
            "I1": [ 950 ],
            "I3": [ 60 ],
            "SUM": [ 951 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 952 ],
            "COUT": [ 917 ],
            "I0": [ 60 ],
            "I1": [ 953 ],
            "I3": [ 60 ],
            "SUM": [ 954 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 955 ],
            "COUT": [ 945 ],
            "I0": [ 60 ],
            "I1": [ 956 ],
            "I3": [ 60 ],
            "SUM": [ 957 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 958 ],
            "COUT": [ 955 ],
            "I0": [ 60 ],
            "I1": [ 959 ],
            "I3": [ 60 ],
            "SUM": [ 960 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 961 ],
            "COUT": [ 958 ],
            "I0": [ 60 ],
            "I1": [ 962 ],
            "I3": [ 60 ],
            "SUM": [ 963 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 964 ],
            "COUT": [ 961 ],
            "I0": [ 60 ],
            "I1": [ 965 ],
            "I3": [ 60 ],
            "SUM": [ 966 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 967 ],
            "COUT": [ 964 ],
            "I0": [ 60 ],
            "I1": [ 968 ],
            "I3": [ 60 ],
            "SUM": [ 969 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 970 ],
            "COUT": [ 967 ],
            "I0": [ 54 ],
            "I1": [ 971 ],
            "I3": [ 60 ],
            "SUM": [ 972 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 973 ],
            "COUT": [ 970 ],
            "I0": [ 54 ],
            "I1": [ 974 ],
            "I3": [ 60 ],
            "SUM": [ 975 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 976 ],
            "COUT": [ 973 ],
            "I0": [ 60 ],
            "I1": [ 977 ],
            "I3": [ 60 ],
            "SUM": [ 978 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 979 ],
            "COUT": [ 976 ],
            "I0": [ 54 ],
            "I1": [ 980 ],
            "I3": [ 60 ],
            "SUM": [ 981 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 914 ],
            "COUT": [ 979 ],
            "I0": [ 60 ],
            "I1": [ 982 ],
            "I3": [ 60 ],
            "SUM": [ 983 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 984 ],
            "COUT": [ 952 ],
            "I0": [ 54 ],
            "I1": [ 985 ],
            "I3": [ 60 ],
            "SUM": [ 986 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 948 ],
            "I0": [ 60 ],
            "I1": [ 987 ],
            "I3": [ 60 ],
            "SUM": [ 988 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 989 ],
            "COUT": [ 984 ],
            "I0": [ 54 ],
            "I1": [ 990 ],
            "I3": [ 60 ],
            "SUM": [ 991 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 992 ],
            "COUT": [ 989 ],
            "I0": [ 54 ],
            "I1": [ 993 ],
            "I3": [ 60 ],
            "SUM": [ 994 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 995 ],
            "COUT": [ 992 ],
            "I0": [ 54 ],
            "I1": [ 996 ],
            "I3": [ 60 ],
            "SUM": [ 997 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 998 ],
            "COUT": [ 910 ],
            "I0": [ 60 ],
            "I1": [ 999 ],
            "I3": [ 60 ],
            "SUM": [ 1000 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 949 ],
            "COUT": [ 995 ],
            "I0": [ 60 ],
            "I1": [ 1001 ],
            "I3": [ 60 ],
            "SUM": [ 1002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 921 ],
            "COUT": [ 998 ],
            "I0": [ 60 ],
            "I1": [ 1003 ],
            "I3": [ 60 ],
            "SUM": [ 1004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 40 ],
            "I0": [ 522 ],
            "I1": [ 420 ],
            "I2": [ 521 ],
            "I3": [ 178 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 91 ],
            "I0": [ 522 ],
            "I1": [ 521 ],
            "I2": [ 178 ],
            "I3": [ 420 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 95 ],
            "I0": [ 96 ],
            "I1": [ 100 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 101 ],
            "I0": [ 34 ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 35 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 90 ],
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 34 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 99 ],
            "I0": [ 34 ],
            "I1": [ 35 ],
            "I2": [ 37 ],
            "I3": [ 36 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 100 ],
            "I0": [ 522 ],
            "I1": [ 420 ],
            "I2": [ 178 ],
            "I3": [ 521 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1005 ],
            "COUT": [ 1006 ],
            "I0": [ 60 ],
            "I1": [ 915 ],
            "I3": [ 54 ],
            "SUM": [ 1007 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1008 ],
            "COUT": [ 1005 ],
            "I0": [ 60 ],
            "I1": [ 918 ],
            "I3": [ 54 ],
            "SUM": [ 1009 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1010 ],
            "COUT": [ 1011 ],
            "I0": [ 60 ],
            "I1": [ 1003 ],
            "I3": [ 54 ],
            "SUM": [ 1012 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1013 ],
            "COUT": [ 1010 ],
            "I0": [ 60 ],
            "I1": [ 922 ],
            "I3": [ 54 ],
            "SUM": [ 1014 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1015 ],
            "COUT": [ 1013 ],
            "I0": [ 60 ],
            "I1": [ 925 ],
            "I3": [ 54 ],
            "SUM": [ 1016 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1017 ],
            "COUT": [ 1015 ],
            "I0": [ 60 ],
            "I1": [ 928 ],
            "I3": [ 54 ],
            "SUM": [ 1018 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1019 ],
            "COUT": [ 1017 ],
            "I0": [ 60 ],
            "I1": [ 931 ],
            "I3": [ 54 ],
            "SUM": [ 1020 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1021 ],
            "COUT": [ 1019 ],
            "I0": [ 60 ],
            "I1": [ 934 ],
            "I3": [ 54 ],
            "SUM": [ 1022 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1023 ],
            "COUT": [ 1021 ],
            "I0": [ 60 ],
            "I1": [ 937 ],
            "I3": [ 54 ],
            "SUM": [ 1024 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1025 ],
            "COUT": [ 1023 ],
            "I0": [ 60 ],
            "I1": [ 940 ],
            "I3": [ 54 ],
            "SUM": [ 1026 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1027 ],
            "COUT": [ 1025 ],
            "I0": [ 60 ],
            "I1": [ 943 ],
            "I3": [ 54 ],
            "SUM": [ 1028 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1029 ],
            "COUT": [ 1027 ],
            "I0": [ 60 ],
            "I1": [ 946 ],
            "I3": [ 54 ],
            "SUM": [ 1030 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1031 ],
            "COUT": [ 1008 ],
            "I0": [ 60 ],
            "I1": [ 953 ],
            "I3": [ 54 ],
            "SUM": [ 1032 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1033 ],
            "COUT": [ 1034 ],
            "I0": [ 60 ],
            "I1": [ 950 ],
            "I3": [ 54 ],
            "SUM": [ 1035 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1036 ],
            "COUT": [ 1029 ],
            "I0": [ 60 ],
            "I1": [ 956 ],
            "I3": [ 54 ],
            "SUM": [ 1037 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1038 ],
            "COUT": [ 1036 ],
            "I0": [ 60 ],
            "I1": [ 959 ],
            "I3": [ 54 ],
            "SUM": [ 1039 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1040 ],
            "COUT": [ 1038 ],
            "I0": [ 60 ],
            "I1": [ 962 ],
            "I3": [ 54 ],
            "SUM": [ 1041 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1042 ],
            "COUT": [ 1040 ],
            "I0": [ 60 ],
            "I1": [ 965 ],
            "I3": [ 54 ],
            "SUM": [ 1043 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1044 ],
            "COUT": [ 1042 ],
            "I0": [ 60 ],
            "I1": [ 968 ],
            "I3": [ 54 ],
            "SUM": [ 1045 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1046 ],
            "COUT": [ 1044 ],
            "I0": [ 60 ],
            "I1": [ 971 ],
            "I3": [ 54 ],
            "SUM": [ 1047 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1048 ],
            "COUT": [ 1046 ],
            "I0": [ 60 ],
            "I1": [ 974 ],
            "I3": [ 54 ],
            "SUM": [ 1049 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1050 ],
            "COUT": [ 1048 ],
            "I0": [ 60 ],
            "I1": [ 977 ],
            "I3": [ 54 ],
            "SUM": [ 1051 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1052 ],
            "COUT": [ 1050 ],
            "I0": [ 60 ],
            "I1": [ 980 ],
            "I3": [ 54 ],
            "SUM": [ 1053 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1054 ],
            "COUT": [ 1031 ],
            "I0": [ 60 ],
            "I1": [ 985 ],
            "I3": [ 54 ],
            "SUM": [ 1055 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1006 ],
            "COUT": [ 1052 ],
            "I0": [ 60 ],
            "I1": [ 982 ],
            "I3": [ 54 ],
            "SUM": [ 1056 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1033 ],
            "I0": [ 54 ],
            "I1": [ 987 ],
            "I3": [ 54 ],
            "SUM": [ 1057 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1058 ],
            "COUT": [ 1054 ],
            "I0": [ 60 ],
            "I1": [ 990 ],
            "I3": [ 54 ],
            "SUM": [ 1059 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1060 ],
            "COUT": [ 1058 ],
            "I0": [ 60 ],
            "I1": [ 993 ],
            "I3": [ 54 ],
            "SUM": [ 1061 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1062 ],
            "COUT": [ 1060 ],
            "I0": [ 60 ],
            "I1": [ 996 ],
            "I3": [ 54 ],
            "SUM": [ 1063 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1064 ],
            "COUT": [ 1065 ],
            "I0": [ 60 ],
            "I1": [ 911 ],
            "I3": [ 54 ],
            "SUM": [ 1066 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1011 ],
            "COUT": [ 1064 ],
            "I0": [ 60 ],
            "I1": [ 999 ],
            "I3": [ 54 ],
            "SUM": [ 1067 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1034 ],
            "COUT": [ 1062 ],
            "I0": [ 60 ],
            "I1": [ 1001 ],
            "I3": [ 54 ],
            "SUM": [ 1068 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1069 ],
            "CLK": [ 38 ],
            "D": [ 1070 ],
            "Q": [ 911 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1071 ],
            "CLK": [ 38 ],
            "D": [ 1072 ],
            "Q": [ 999 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1073 ],
            "CLK": [ 38 ],
            "D": [ 1074 ],
            "Q": [ 943 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1073 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 909 ],
            "I1": [ 1028 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1075 ],
            "CLK": [ 38 ],
            "D": [ 1076 ],
            "Q": [ 946 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1076 ],
            "I0": [ 909 ],
            "I1": [ 1030 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1077 ],
            "CLK": [ 38 ],
            "D": [ 1078 ],
            "Q": [ 956 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1077 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 909 ],
            "I1": [ 1037 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1079 ],
            "CLK": [ 38 ],
            "D": [ 1080 ],
            "Q": [ 959 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1079 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1080 ],
            "I0": [ 909 ],
            "I1": [ 1039 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1081 ],
            "CLK": [ 38 ],
            "D": [ 1082 ],
            "Q": [ 962 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1081 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1082 ],
            "I0": [ 909 ],
            "I1": [ 1041 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1083 ],
            "CLK": [ 38 ],
            "D": [ 1084 ],
            "Q": [ 965 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1083 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 909 ],
            "I1": [ 1043 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1085 ],
            "CLK": [ 38 ],
            "D": [ 1086 ],
            "Q": [ 968 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1086 ],
            "I0": [ 909 ],
            "I1": [ 1045 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1087 ],
            "CLK": [ 38 ],
            "D": [ 1088 ],
            "Q": [ 971 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1087 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1088 ],
            "I0": [ 909 ],
            "I1": [ 1047 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1089 ],
            "CLK": [ 38 ],
            "D": [ 1090 ],
            "Q": [ 974 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1089 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1090 ],
            "I0": [ 909 ],
            "I1": [ 1049 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1091 ],
            "CLK": [ 38 ],
            "D": [ 1092 ],
            "Q": [ 977 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1091 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1092 ],
            "I0": [ 909 ],
            "I1": [ 1051 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1071 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1072 ],
            "I0": [ 909 ],
            "I1": [ 1067 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1093 ],
            "CLK": [ 38 ],
            "D": [ 1094 ],
            "Q": [ 1003 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1095 ],
            "CLK": [ 38 ],
            "D": [ 1096 ],
            "Q": [ 980 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1095 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 909 ],
            "I1": [ 1053 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1097 ],
            "CLK": [ 38 ],
            "D": [ 1098 ],
            "Q": [ 982 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1097 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1098 ],
            "I0": [ 909 ],
            "I1": [ 1056 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1099 ],
            "CLK": [ 38 ],
            "D": [ 1100 ],
            "Q": [ 915 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1100 ],
            "I0": [ 909 ],
            "I1": [ 1007 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1101 ],
            "CLK": [ 38 ],
            "D": [ 1102 ],
            "Q": [ 918 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1101 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1102 ],
            "I0": [ 909 ],
            "I1": [ 1009 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1103 ],
            "CLK": [ 38 ],
            "D": [ 1104 ],
            "Q": [ 953 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1103 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1104 ],
            "I0": [ 909 ],
            "I1": [ 1032 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1105 ],
            "CLK": [ 38 ],
            "D": [ 1106 ],
            "Q": [ 985 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1105 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 909 ],
            "I1": [ 1055 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1107 ],
            "CLK": [ 38 ],
            "D": [ 1108 ],
            "Q": [ 990 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1107 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1108 ],
            "I0": [ 909 ],
            "I1": [ 1059 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1109 ],
            "CLK": [ 38 ],
            "D": [ 1110 ],
            "Q": [ 993 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1109 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1110 ],
            "I0": [ 909 ],
            "I1": [ 1061 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1111 ],
            "CLK": [ 38 ],
            "D": [ 1112 ],
            "Q": [ 996 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1111 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1112 ],
            "I0": [ 909 ],
            "I1": [ 1063 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1113 ],
            "CLK": [ 38 ],
            "D": [ 1114 ],
            "Q": [ 1001 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1113 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1114 ],
            "I0": [ 909 ],
            "I1": [ 1068 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1093 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1094 ],
            "I0": [ 909 ],
            "I1": [ 1012 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1115 ],
            "CLK": [ 38 ],
            "D": [ 1116 ],
            "Q": [ 922 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1117 ],
            "CLK": [ 38 ],
            "D": [ 1118 ],
            "Q": [ 950 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1117 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1118 ],
            "I0": [ 909 ],
            "I1": [ 1035 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1119 ],
            "CLK": [ 38 ],
            "D": [ 1120 ],
            "Q": [ 987 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1119 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 909 ],
            "I1": [ 1057 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1115 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1116 ],
            "I0": [ 909 ],
            "I1": [ 1014 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1121 ],
            "CLK": [ 38 ],
            "D": [ 1122 ],
            "Q": [ 925 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1121 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1122 ],
            "I0": [ 909 ],
            "I1": [ 1016 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1123 ],
            "CLK": [ 38 ],
            "D": [ 1124 ],
            "Q": [ 928 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 909 ],
            "I1": [ 1018 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1125 ],
            "CLK": [ 38 ],
            "D": [ 1126 ],
            "Q": [ 931 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1125 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 909 ],
            "I1": [ 1020 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1127 ],
            "CLK": [ 38 ],
            "D": [ 1128 ],
            "Q": [ 934 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1127 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1128 ],
            "I0": [ 909 ],
            "I1": [ 1022 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1129 ],
            "CLK": [ 38 ],
            "D": [ 1130 ],
            "Q": [ 937 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 909 ],
            "I1": [ 1024 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 905 ],
            "CLEAR": [ 1131 ],
            "CLK": [ 38 ],
            "D": [ 1132 ],
            "Q": [ 940 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1131 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1132 ],
            "I0": [ 909 ],
            "I1": [ 1026 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1069 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1070 ],
            "I0": [ 909 ],
            "I1": [ 1066 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 7 ],
            "O": [ 904 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 909 ],
            "CLEAR": [ 1133 ],
            "CLK": [ 38 ],
            "D": [ 904 ],
            "Q": [ 1134 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1133 ],
            "I0": [ 43 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 909 ],
            "I0": [ 904 ],
            "I1": [ 1134 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 1135 ],
            "I1": [ 1136 ],
            "I2": [ 1137 ],
            "I3": [ 1138 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 1139 ],
            "I1": [ 1140 ],
            "I2": [ 1141 ],
            "I3": [ 1142 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 934 ],
            "I1": [ 931 ],
            "I2": [ 928 ],
            "I3": [ 925 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 922 ],
            "I1": [ 1003 ],
            "I2": [ 999 ],
            "I3": [ 911 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1140 ],
            "I0": [ 965 ],
            "I1": [ 962 ],
            "I2": [ 959 ],
            "I3": [ 956 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 946 ],
            "I1": [ 943 ],
            "I2": [ 940 ],
            "I3": [ 937 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 987 ],
            "I1": [ 950 ],
            "I2": [ 1001 ],
            "I3": [ 953 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1137 ],
            "I0": [ 915 ],
            "I1": [ 982 ],
            "I2": [ 977 ],
            "I3": [ 968 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 996 ],
            "I1": [ 993 ],
            "I2": [ 990 ],
            "I3": [ 985 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 918 ],
            "I1": [ 980 ],
            "I2": [ 974 ],
            "I3": [ 971 ]
          }
        },
        "display_inst.anodo_o_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 23 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 26 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 24 ],
            "I0": [ 1144 ],
            "I1": [ 1143 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1145 ],
            "I0": [ 26 ],
            "I1": [ 149 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1146 ],
            "COUT": [ 1147 ],
            "I0": [ 60 ],
            "I1": [ 1148 ],
            "I3": [ 54 ],
            "SUM": [ 1149 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 24 ],
            "I1": [ 1151 ],
            "I2": [ 1152 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1153 ],
            "COUT": [ 1154 ],
            "I0": [ 54 ],
            "I1": [ 1155 ],
            "I3": [ 54 ],
            "SUM": [ 1156 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1154 ],
            "COUT": [ 1146 ],
            "I0": [ 60 ],
            "I1": [ 1157 ],
            "I3": [ 54 ],
            "SUM": [ 1158 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1153 ],
            "I0": [ 54 ],
            "I1": [ 1159 ],
            "I3": [ 54 ],
            "SUM": [ 1160 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1161 ],
            "COUT": [ 1162 ],
            "I0": [ 60 ],
            "I1": [ 1148 ],
            "I3": [ 60 ],
            "SUM": [ 1163 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1164 ],
            "COUT": [ 1161 ],
            "I0": [ 54 ],
            "I1": [ 1157 ],
            "I3": [ 60 ],
            "SUM": [ 1165 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1164 ],
            "I0": [ 60 ],
            "I1": [ 1155 ],
            "I3": [ 60 ],
            "SUM": [ 1166 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "O": [ 1169 ],
            "S0": [ 1170 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1167 ],
            "I0": [ 1171 ],
            "I1": [ 1172 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1168 ],
            "I0": [ 1173 ],
            "I1": [ 1174 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1176 ],
            "O": [ 1159 ],
            "S0": [ 1177 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1178 ],
            "I1": [ 1179 ],
            "O": [ 1175 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1178 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1179 ],
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 143 ],
            "I3": [ 1183 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1184 ],
            "I1": [ 1185 ],
            "O": [ 1176 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1184 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1185 ],
            "I0": [ 1183 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1186 ],
            "COUT": [ 1187 ],
            "I0": [ 60 ],
            "I1": [ 1183 ],
            "I3": [ 54 ],
            "SUM": [ 1177 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1188 ],
            "I1": [ 1189 ],
            "O": [ 1190 ],
            "S0": [ 1158 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1192 ],
            "O": [ 1193 ],
            "S0": [ 1158 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1191 ],
            "I0": [ 1157 ],
            "I1": [ 1162 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1192 ],
            "I0": [ 1159 ],
            "I1": [ 1169 ],
            "I2": [ 1157 ],
            "I3": [ 1162 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1188 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1189 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1148 ],
            "I0": [ 1172 ],
            "I1": [ 1174 ],
            "I2": [ 1170 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 1171 ],
            "I1": [ 1173 ],
            "I2": [ 1170 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 1194 ],
            "I1": [ 1195 ],
            "I2": [ 1170 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1196 ],
            "I0": [ 1197 ],
            "I1": [ 1198 ],
            "I2": [ 1170 ],
            "I3": [ 24 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1199 ],
            "COUT": [ 1200 ],
            "I0": [ 60 ],
            "I1": [ 1201 ],
            "I3": [ 60 ],
            "SUM": [ 1202 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1203 ],
            "COUT": [ 1199 ],
            "I0": [ 54 ],
            "I1": [ 1204 ],
            "I3": [ 60 ],
            "SUM": [ 1205 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1203 ],
            "I0": [ 60 ],
            "I1": [ 1206 ],
            "I3": [ 60 ],
            "SUM": [ 1207 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1208 ],
            "I0": [ 54 ],
            "I1": [ 146 ],
            "I3": [ 54 ],
            "SUM": [ 1209 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1210 ],
            "COUT": [ 1211 ],
            "I0": [ 60 ],
            "I1": [ 1204 ],
            "I3": [ 54 ],
            "SUM": [ 1212 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1208 ],
            "COUT": [ 1210 ],
            "I0": [ 54 ],
            "I1": [ 1206 ],
            "I3": [ 54 ],
            "SUM": [ 1213 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1214 ],
            "I1": [ 1215 ],
            "O": [ 1216 ],
            "S0": [ 1212 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1217 ],
            "I1": [ 1218 ],
            "O": [ 1219 ],
            "S0": [ 1212 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1220 ],
            "I1": [ 1221 ],
            "O": [ 1217 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1220 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1221 ],
            "I0": [ 1204 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1222 ],
            "I1": [ 1223 ],
            "O": [ 1218 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1222 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1223 ],
            "I0": [ 1206 ],
            "I1": [ 1201 ],
            "I2": [ 146 ],
            "I3": [ 1204 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 1225 ],
            "O": [ 1214 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1224 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1225 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1226 ],
            "I1": [ 1227 ],
            "O": [ 1215 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1226 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1227 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1228 ],
            "I1": [ 1229 ],
            "O": [ 1201 ],
            "S0": [ 1230 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1231 ],
            "I1": [ 1232 ],
            "O": [ 1206 ],
            "S0": [ 1233 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1234 ],
            "I1": [ 1235 ],
            "O": [ 1231 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1234 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1235 ],
            "I0": [ 1181 ],
            "I1": [ 1183 ],
            "I2": [ 1182 ],
            "I3": [ 143 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1237 ],
            "O": [ 1232 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1236 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1237 ],
            "I0": [ 143 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1238 ],
            "I0": [ 54 ],
            "I1": [ 143 ],
            "I3": [ 54 ],
            "SUM": [ 1233 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1239 ],
            "I1": [ 1240 ],
            "O": [ 1204 ],
            "S0": [ 1241 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 1243 ],
            "O": [ 1239 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1242 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1243 ],
            "I0": [ 1181 ],
            "I1": [ 1183 ],
            "I2": [ 143 ],
            "I3": [ 1182 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1245 ],
            "O": [ 1240 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1244 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 1182 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "O": [ 1228 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1246 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1247 ],
            "I0": [ 1181 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1249 ],
            "O": [ 1229 ],
            "S0": [ 1180 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1248 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1249 ],
            "I0": [ 1182 ],
            "I1": [ 1183 ],
            "I2": [ 143 ],
            "I3": [ 1181 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1250 ],
            "COUT": [ 1186 ],
            "I0": [ 60 ],
            "I1": [ 1181 ],
            "I3": [ 54 ],
            "SUM": [ 1230 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1238 ],
            "COUT": [ 1250 ],
            "I0": [ 54 ],
            "I1": [ 1182 ],
            "I3": [ 54 ],
            "SUM": [ 1241 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1251 ],
            "COUT": [ 1180 ],
            "I0": [ 60 ],
            "I1": [ 1183 ],
            "I3": [ 60 ],
            "SUM": [ 1252 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1253 ],
            "COUT": [ 1251 ],
            "I0": [ 54 ],
            "I1": [ 1181 ],
            "I3": [ 60 ],
            "SUM": [ 1254 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1253 ],
            "I0": [ 60 ],
            "I1": [ 1182 ],
            "I3": [ 60 ],
            "SUM": [ 1255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1182 ],
            "I0": [ 1256 ],
            "I1": [ 1257 ],
            "I2": [ 140 ],
            "I3": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1259 ],
            "I0": [ 54 ],
            "I1": [ 140 ],
            "I3": [ 54 ],
            "SUM": [ 1257 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1260 ],
            "COUT": [ 1261 ],
            "I0": [ 60 ],
            "I1": [ 1262 ],
            "I3": [ 54 ],
            "SUM": [ 1263 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1259 ],
            "COUT": [ 1260 ],
            "I0": [ 54 ],
            "I1": [ 1264 ],
            "I3": [ 54 ],
            "SUM": [ 1265 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1266 ],
            "COUT": [ 1258 ],
            "I0": [ 60 ],
            "I1": [ 1267 ],
            "I3": [ 60 ],
            "SUM": [ 1268 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1261 ],
            "COUT": [ 1269 ],
            "I0": [ 60 ],
            "I1": [ 1267 ],
            "I3": [ 54 ],
            "SUM": [ 1270 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1271 ],
            "COUT": [ 1272 ],
            "I0": [ 60 ],
            "I1": [ 1197 ],
            "I3": [ 60 ],
            "SUM": [ 1273 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1274 ],
            "COUT": [ 1271 ],
            "I0": [ 54 ],
            "I1": [ 1174 ],
            "I3": [ 60 ],
            "SUM": [ 1275 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1274 ],
            "I0": [ 60 ],
            "I1": [ 1195 ],
            "I3": [ 60 ],
            "SUM": [ 1276 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1277 ],
            "I0": [ 1278 ],
            "I1": [ 1279 ],
            "I2": [ 1151 ],
            "I3": [ 1197 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1280 ],
            "I1": [ 1281 ],
            "O": [ 1282 ],
            "S0": [ 1283 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1284 ],
            "I1": [ 1285 ],
            "O": [ 1280 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1287 ],
            "I1": [ 1288 ],
            "O": [ 1284 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1287 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1288 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1289 ],
            "I1": [ 1290 ],
            "O": [ 1285 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1289 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1290 ],
            "I0": [ 1291 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1292 ],
            "I1": [ 1293 ],
            "O": [ 1281 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 1295 ],
            "O": [ 1292 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1294 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1295 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1296 ],
            "I1": [ 1297 ],
            "O": [ 1293 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1296 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1297 ],
            "I0": [ 1298 ],
            "I1": [ 137 ],
            "I2": [ 1299 ],
            "I3": [ 1291 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1300 ],
            "I1": [ 1301 ],
            "O": [ 1195 ],
            "S0": [ 1151 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 1303 ],
            "O": [ 1300 ],
            "S0": [ 1304 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1305 ],
            "I1": [ 1306 ],
            "O": [ 1302 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1307 ],
            "I1": [ 1308 ],
            "O": [ 1305 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1307 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1308 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "O": [ 1306 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1310 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1311 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1312 ],
            "I1": [ 1313 ],
            "O": [ 1303 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1314 ],
            "I1": [ 1315 ],
            "O": [ 1312 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1314 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1315 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1317 ],
            "O": [ 1313 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1316 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1317 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1318 ],
            "I1": [ 1319 ],
            "O": [ 1301 ],
            "S0": [ 1304 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1320 ],
            "I1": [ 1321 ],
            "O": [ 1318 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1323 ],
            "O": [ 1320 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1322 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1323 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1324 ],
            "I1": [ 1325 ],
            "O": [ 1321 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1324 ],
            "I0": [ 1291 ],
            "I1": [ 137 ],
            "I2": [ 1299 ],
            "I3": [ 1298 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1325 ],
            "I0": [ 1291 ],
            "I1": [ 137 ],
            "I2": [ 1299 ],
            "I3": [ 1298 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1326 ],
            "I1": [ 1327 ],
            "O": [ 1319 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1329 ],
            "O": [ 1326 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1328 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1329 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1330 ],
            "I1": [ 1331 ],
            "O": [ 1327 ],
            "S0": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1330 ],
            "I0": [ 1298 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1331 ],
            "I0": [ 1298 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1267 ],
            "I0": [ 1291 ],
            "I1": [ 1332 ],
            "I2": [ 1286 ],
            "I3": [ 1283 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1332 ],
            "I0": [ 1291 ],
            "I1": [ 1299 ],
            "I2": [ 1298 ],
            "I3": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1333 ],
            "I0": [ 1332 ],
            "I1": [ 1304 ],
            "I2": [ 1298 ],
            "I3": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1334 ],
            "I0": [ 54 ],
            "I1": [ 1333 ],
            "I3": [ 54 ],
            "SUM": [ 1309 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1335 ],
            "COUT": [ 1336 ],
            "I0": [ 60 ],
            "I1": [ 1337 ],
            "I3": [ 54 ],
            "SUM": [ 1338 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1334 ],
            "COUT": [ 1335 ],
            "I0": [ 54 ],
            "I1": [ 1279 ],
            "I3": [ 54 ],
            "SUM": [ 1278 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1336 ],
            "COUT": [ 1339 ],
            "I0": [ 60 ],
            "I1": [ 60 ],
            "I3": [ 54 ],
            "SUM": [ 1152 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1340 ],
            "COUT": [ 1341 ],
            "I0": [ 60 ],
            "I1": [ 1342 ],
            "I3": [ 54 ],
            "SUM": [ 1343 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1342 ],
            "I0": [ 1344 ],
            "I1": [ 1345 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1347 ],
            "O": [ 1348 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1350 ],
            "I1": [ 1351 ],
            "O": [ 1346 ],
            "S0": [ 131 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1350 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1351 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1352 ],
            "I1": [ 1353 ],
            "O": [ 1347 ],
            "S0": [ 131 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1352 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1353 ],
            "I0": [ 1354 ],
            "I1": [ 1344 ],
            "I2": [ 1355 ],
            "I3": [ 1345 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1356 ],
            "COUT": [ 1151 ],
            "I0": [ 60 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1357 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1358 ],
            "COUT": [ 1356 ],
            "I0": [ 54 ],
            "I1": [ 1337 ],
            "I3": [ 60 ],
            "SUM": [ 1359 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1358 ],
            "I0": [ 60 ],
            "I1": [ 1279 ],
            "I3": [ 60 ],
            "SUM": [ 1360 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1361 ],
            "COUT": [ 1362 ],
            "I0": [ 60 ],
            "I1": [ 1298 ],
            "I3": [ 54 ],
            "SUM": [ 1304 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1363 ],
            "COUT": [ 1266 ],
            "I0": [ 54 ],
            "I1": [ 1262 ],
            "I3": [ 60 ],
            "SUM": [ 1364 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1363 ],
            "I0": [ 60 ],
            "I1": [ 1264 ],
            "I3": [ 60 ],
            "SUM": [ 1365 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 1367 ],
            "O": [ 1264 ],
            "S0": [ 1368 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1369 ],
            "I1": [ 1370 ],
            "O": [ 1366 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1370 ],
            "I0": [ 1291 ],
            "I1": [ 1298 ],
            "I2": [ 1299 ],
            "I3": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1372 ],
            "O": [ 1367 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1371 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1372 ],
            "I0": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1373 ],
            "I0": [ 54 ],
            "I1": [ 137 ],
            "I3": [ 54 ],
            "SUM": [ 1368 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1374 ],
            "COUT": [ 1361 ],
            "I0": [ 60 ],
            "I1": [ 1291 ],
            "I3": [ 54 ],
            "SUM": [ 1283 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1373 ],
            "COUT": [ 1374 ],
            "I0": [ 54 ],
            "I1": [ 1299 ],
            "I3": [ 54 ],
            "SUM": [ 1375 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1376 ],
            "COUT": [ 1286 ],
            "I0": [ 60 ],
            "I1": [ 1298 ],
            "I3": [ 60 ],
            "SUM": [ 1377 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1378 ],
            "COUT": [ 1376 ],
            "I0": [ 54 ],
            "I1": [ 1291 ],
            "I3": [ 60 ],
            "SUM": [ 1379 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1378 ],
            "I0": [ 60 ],
            "I1": [ 1299 ],
            "I3": [ 60 ],
            "SUM": [ 1380 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1381 ],
            "I1": [ 1382 ],
            "O": [ 1298 ],
            "S0": [ 1383 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1384 ],
            "I1": [ 1385 ],
            "O": [ 1299 ],
            "S0": [ 1386 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 1388 ],
            "O": [ 1384 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1387 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1388 ],
            "I0": [ 1390 ],
            "I1": [ 1391 ],
            "I2": [ 1392 ],
            "I3": [ 134 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1393 ],
            "I1": [ 1394 ],
            "O": [ 1385 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1393 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1394 ],
            "I0": [ 134 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1395 ],
            "I0": [ 54 ],
            "I1": [ 134 ],
            "I3": [ 54 ],
            "SUM": [ 1386 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1396 ],
            "I1": [ 1397 ],
            "O": [ 1291 ],
            "S0": [ 1398 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1399 ],
            "I1": [ 1400 ],
            "O": [ 1396 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1399 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1400 ],
            "I0": [ 1390 ],
            "I1": [ 1391 ],
            "I2": [ 134 ],
            "I3": [ 1392 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1402 ],
            "O": [ 1397 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1401 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1402 ],
            "I0": [ 1392 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 1404 ],
            "O": [ 1381 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1403 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 1390 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1405 ],
            "I1": [ 1406 ],
            "O": [ 1382 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1405 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1406 ],
            "I0": [ 1392 ],
            "I1": [ 1391 ],
            "I2": [ 134 ],
            "I3": [ 1390 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1407 ],
            "COUT": [ 1408 ],
            "I0": [ 60 ],
            "I1": [ 1390 ],
            "I3": [ 54 ],
            "SUM": [ 1383 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1408 ],
            "COUT": [ 1409 ],
            "I0": [ 60 ],
            "I1": [ 1391 ],
            "I3": [ 54 ],
            "SUM": [ 1410 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1395 ],
            "COUT": [ 1407 ],
            "I0": [ 54 ],
            "I1": [ 1392 ],
            "I3": [ 54 ],
            "SUM": [ 1398 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1411 ],
            "COUT": [ 1389 ],
            "I0": [ 60 ],
            "I1": [ 1391 ],
            "I3": [ 60 ],
            "SUM": [ 1412 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1413 ],
            "COUT": [ 1411 ],
            "I0": [ 54 ],
            "I1": [ 1390 ],
            "I3": [ 60 ],
            "SUM": [ 1414 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1413 ],
            "I0": [ 60 ],
            "I1": [ 1392 ],
            "I3": [ 60 ],
            "SUM": [ 1415 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1416 ],
            "I1": [ 1417 ],
            "O": [ 1391 ],
            "S0": [ 1344 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1418 ],
            "I1": [ 1419 ],
            "O": [ 1392 ],
            "S0": [ 1420 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1421 ],
            "I1": [ 1422 ],
            "O": [ 1418 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1423 ],
            "I1": [ 1424 ],
            "O": [ 1421 ],
            "S0": [ 131 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1423 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1424 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1425 ],
            "I1": [ 1426 ],
            "O": [ 1422 ],
            "S0": [ 131 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1425 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1426 ],
            "I0": [ 1354 ],
            "I1": [ 1355 ],
            "I2": [ 1344 ],
            "I3": [ 1345 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1427 ],
            "I1": [ 1428 ],
            "O": [ 1419 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1430 ],
            "O": [ 1427 ],
            "S0": [ 131 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1429 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1430 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1431 ],
            "I1": [ 1432 ],
            "O": [ 1428 ],
            "S0": [ 131 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1431 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1432 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1433 ],
            "I0": [ 54 ],
            "I1": [ 131 ],
            "I3": [ 54 ],
            "SUM": [ 1420 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1434 ],
            "COUT": [ 1340 ],
            "I0": [ 60 ],
            "I1": [ 1435 ],
            "I3": [ 54 ],
            "SUM": [ 1436 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1433 ],
            "COUT": [ 1434 ],
            "I0": [ 54 ],
            "I1": [ 1437 ],
            "I3": [ 54 ],
            "SUM": [ 1438 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1439 ],
            "COUT": [ 1344 ],
            "I0": [ 60 ],
            "I1": [ 54 ],
            "I3": [ 60 ],
            "SUM": [ 1440 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1441 ],
            "COUT": [ 1349 ],
            "I0": [ 60 ],
            "I1": [ 1342 ],
            "I3": [ 60 ],
            "SUM": [ 1442 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1443 ],
            "COUT": [ 1441 ],
            "I0": [ 54 ],
            "I1": [ 1435 ],
            "I3": [ 60 ],
            "SUM": [ 1444 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1443 ],
            "I0": [ 60 ],
            "I1": [ 1437 ],
            "I3": [ 60 ],
            "SUM": [ 1445 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1446 ],
            "COUT": [ 1439 ],
            "I0": [ 60 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1447 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1446 ],
            "I0": [ 128 ],
            "I1": [ 54 ],
            "I3": [ 60 ],
            "SUM": [ 1448 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1449 ],
            "COUT": [ 1450 ],
            "I0": [ 60 ],
            "I1": [ 60 ],
            "I3": [ 54 ],
            "SUM": [ 1345 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1451 ],
            "COUT": [ 1449 ],
            "I0": [ 60 ],
            "I1": [ 54 ],
            "I3": [ 54 ],
            "SUM": [ 1354 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1451 ],
            "I0": [ 128 ],
            "I1": [ 54 ],
            "I3": [ 54 ],
            "SUM": [ 1355 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1435 ],
            "I0": [ 1344 ],
            "I1": [ 1354 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1437 ],
            "I0": [ 1355 ],
            "I1": [ 128 ],
            "I2": [ 1344 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1452 ],
            "I1": [ 1453 ],
            "O": [ 1416 ],
            "S0": [ 1436 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1454 ],
            "I1": [ 1455 ],
            "O": [ 1452 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1454 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1455 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1456 ],
            "I1": [ 1457 ],
            "O": [ 1453 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1456 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1457 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1458 ],
            "I1": [ 1459 ],
            "O": [ 1417 ],
            "S0": [ 1436 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1460 ],
            "I1": [ 1461 ],
            "O": [ 1458 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1460 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1461 ],
            "I0": [ 1354 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1462 ],
            "I1": [ 1463 ],
            "O": [ 1459 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1462 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1463 ],
            "I0": [ 1355 ],
            "I1": [ 131 ],
            "I2": [ 1345 ],
            "I3": [ 1354 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1464 ],
            "I1": [ 1465 ],
            "O": [ 1390 ],
            "S0": [ 1344 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1466 ],
            "I1": [ 1467 ],
            "O": [ 1464 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 1469 ],
            "O": [ 1466 ],
            "S0": [ 1438 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1470 ],
            "I1": [ 1471 ],
            "O": [ 1468 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1470 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1471 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1472 ],
            "I1": [ 1473 ],
            "O": [ 1469 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1472 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1473 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 1475 ],
            "O": [ 1467 ],
            "S0": [ 1438 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 1477 ],
            "O": [ 1474 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1476 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1477 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1478 ],
            "I1": [ 1479 ],
            "O": [ 1475 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1478 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1479 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1480 ],
            "I1": [ 1481 ],
            "O": [ 1465 ],
            "S0": [ 1349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1482 ],
            "I1": [ 1483 ],
            "O": [ 1480 ],
            "S0": [ 1438 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1484 ],
            "I1": [ 1485 ],
            "O": [ 1482 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1484 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1485 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1486 ],
            "I1": [ 1487 ],
            "O": [ 1483 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1486 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1487 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1488 ],
            "I1": [ 1489 ],
            "O": [ 1481 ],
            "S0": [ 1438 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1490 ],
            "I1": [ 1491 ],
            "O": [ 1488 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1490 ],
            "I0": [ 1354 ],
            "I1": [ 131 ],
            "I2": [ 1345 ],
            "I3": [ 1355 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1491 ],
            "I0": [ 1354 ],
            "I1": [ 131 ],
            "I2": [ 1345 ],
            "I3": [ 1355 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1492 ],
            "I1": [ 1493 ],
            "O": [ 1489 ],
            "S0": [ 128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1492 ],
            "I0": [ 1355 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1493 ],
            "I0": [ 1355 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 1495 ],
            "O": [ 1256 ],
            "S0": [ 1368 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1496 ],
            "I1": [ 1497 ],
            "O": [ 1494 ],
            "S0": [ 1283 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1498 ],
            "I1": [ 1499 ],
            "O": [ 1496 ],
            "S0": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1500 ],
            "I1": [ 1501 ],
            "O": [ 1498 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1500 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1501 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1502 ],
            "I1": [ 1503 ],
            "O": [ 1499 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1502 ],
            "I0": [ 1286 ],
            "I1": [ 1291 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1503 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1504 ],
            "I1": [ 1505 ],
            "O": [ 1497 ],
            "S0": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1506 ],
            "I1": [ 1507 ],
            "O": [ 1504 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1506 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1507 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1508 ],
            "I1": [ 1509 ],
            "O": [ 1505 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1508 ],
            "I0": [ 1286 ],
            "I1": [ 1291 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1509 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1510 ],
            "I1": [ 1511 ],
            "O": [ 1495 ],
            "S0": [ 1283 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1512 ],
            "I1": [ 1513 ],
            "O": [ 1510 ],
            "S0": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1514 ],
            "I1": [ 1515 ],
            "O": [ 1512 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1514 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1515 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1517 ],
            "O": [ 1513 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1516 ],
            "I0": [ 1286 ],
            "I1": [ 1291 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1517 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1518 ],
            "I1": [ 1519 ],
            "O": [ 1511 ],
            "S0": [ 137 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1520 ],
            "I1": [ 1521 ],
            "O": [ 1518 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1520 ],
            "I0": [ 1286 ],
            "I1": [ 1375 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1521 ],
            "I0": [ 1286 ],
            "I1": [ 1375 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1522 ],
            "I1": [ 1523 ],
            "O": [ 1519 ],
            "S0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1522 ],
            "I0": [ 1286 ],
            "I1": [ 1291 ],
            "I2": [ 1375 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1523 ],
            "I0": [ 1298 ],
            "I1": [ 1286 ],
            "I2": [ 1291 ],
            "I3": [ 1375 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1524 ],
            "I1": [ 1525 ],
            "O": [ 1262 ],
            "S0": [ 1375 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1526 ],
            "I1": [ 1527 ],
            "O": [ 1524 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1526 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1527 ],
            "I0": [ 1291 ],
            "I1": [ 1298 ],
            "I2": [ 137 ],
            "I3": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1528 ],
            "I1": [ 1529 ],
            "O": [ 1525 ],
            "S0": [ 1286 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1528 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1529 ],
            "I0": [ 1299 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1530 ],
            "I1": [ 1531 ],
            "O": [ 1183 ],
            "S0": [ 1263 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1533 ],
            "O": [ 1181 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1532 ],
            "I0": [ 1265 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1533 ],
            "I0": [ 1264 ],
            "I1": [ 1265 ],
            "I2": [ 1256 ],
            "I3": [ 140 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1530 ],
            "I0": [ 1262 ],
            "I1": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1531 ],
            "I0": [ 1256 ],
            "I1": [ 140 ],
            "I2": [ 1262 ],
            "I3": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1534 ],
            "I1": [ 1535 ],
            "O": [ 1197 ],
            "S0": [ 1151 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1534 ],
            "I0": [ 1338 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1535 ],
            "I0": [ 1343 ],
            "I1": [ 1342 ],
            "I2": [ 1348 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1536 ],
            "COUT": [ 1537 ],
            "I0": [ 60 ],
            "I1": [ 1197 ],
            "I3": [ 54 ],
            "SUM": [ 1198 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1538 ],
            "COUT": [ 1539 ],
            "I0": [ 54 ],
            "I1": [ 1195 ],
            "I3": [ 54 ],
            "SUM": [ 1194 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1539 ],
            "COUT": [ 1536 ],
            "I0": [ 60 ],
            "I1": [ 1174 ],
            "I3": [ 54 ],
            "SUM": [ 1172 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 1538 ],
            "I0": [ 54 ],
            "I1": [ 1173 ],
            "I3": [ 54 ],
            "SUM": [ 1171 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1174 ],
            "I0": [ 1278 ],
            "I1": [ 1279 ],
            "I2": [ 1151 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1337 ],
            "I0": [ 1343 ],
            "I1": [ 1342 ],
            "I2": [ 1348 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1540 ],
            "I1": [ 1541 ],
            "O": [ 1279 ],
            "S0": [ 1410 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1542 ],
            "I1": [ 1543 ],
            "O": [ 1540 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1542 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1543 ],
            "I0": [ 1390 ],
            "I1": [ 1392 ],
            "I2": [ 134 ],
            "I3": [ 1391 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1544 ],
            "I1": [ 1545 ],
            "O": [ 1541 ],
            "S0": [ 1389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1544 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1545 ],
            "I0": [ 1391 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1547 ],
            "O": [ 1173 ],
            "S0": [ 1282 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1546 ],
            "I0": [ 140 ],
            "I1": [ 1256 ],
            "I2": [ 1270 ],
            "I3": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1547 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1548 ],
            "I1": [ 1549 ],
            "O": [ 1170 ],
            "S0": [ 1195 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "O": [ 1548 ],
            "S0": [ 1277 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1553 ],
            "O": [ 1550 ],
            "S0": [ 1282 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1554 ],
            "I1": [ 1555 ],
            "O": [ 1552 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1554 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1555 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1556 ],
            "I1": [ 1557 ],
            "O": [ 1553 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1556 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1557 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1558 ],
            "I1": [ 1559 ],
            "O": [ 1551 ],
            "S0": [ 1282 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1560 ],
            "I1": [ 1561 ],
            "O": [ 1558 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1560 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1561 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1562 ],
            "I1": [ 1563 ],
            "O": [ 1559 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1562 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1563 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1565 ],
            "O": [ 1549 ],
            "S0": [ 1277 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1566 ],
            "I1": [ 1567 ],
            "O": [ 1564 ],
            "S0": [ 1282 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1568 ],
            "I1": [ 1569 ],
            "O": [ 1566 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1568 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1569 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1570 ],
            "I1": [ 1571 ],
            "O": [ 1567 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1570 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1571 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1572 ],
            "I1": [ 1573 ],
            "O": [ 1565 ],
            "S0": [ 1282 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1574 ],
            "I1": [ 1575 ],
            "O": [ 1572 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1574 ],
            "I0": [ 1270 ],
            "I1": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1575 ],
            "I0": [ 140 ],
            "I1": [ 1256 ],
            "I2": [ 1270 ],
            "I3": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1576 ],
            "I1": [ 1577 ],
            "O": [ 1573 ],
            "S0": [ 1258 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1576 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1577 ],
            "I0": [ 1272 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1578 ],
            "I1": [ 1579 ],
            "O": [ 1580 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1582 ],
            "O": [ 1583 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1584 ],
            "I1": [ 1585 ],
            "O": [ 1586 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1584 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1585 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1588 ],
            "O": [ 1589 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1587 ],
            "I0": [ 1157 ],
            "I1": [ 1148 ],
            "I2": [ 1159 ],
            "I3": [ 1155 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1588 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1590 ],
            "I1": [ 1591 ],
            "O": [ 1592 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1590 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1591 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1592 ],
            "I1": [ 1589 ],
            "O": [ 1593 ],
            "S0": [ 1162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1594 ],
            "I1": [ 1595 ],
            "O": [ 1596 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1594 ],
            "I0": [ 1206 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1595 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1598 ],
            "O": [ 1599 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1597 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1598 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1596 ],
            "O": [ 1600 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1601 ],
            "I1": [ 1602 ],
            "O": [ 1603 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1601 ],
            "I0": [ 1204 ],
            "I1": [ 1201 ],
            "I2": [ 146 ],
            "I3": [ 1206 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1602 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1604 ],
            "I1": [ 1605 ],
            "O": [ 1606 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1604 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1605 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1606 ],
            "I1": [ 1603 ],
            "O": [ 1607 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1608 ],
            "I1": [ 1609 ],
            "O": [ 1610 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1608 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1609 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1611 ],
            "I1": [ 1612 ],
            "O": [ 1613 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1611 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1612 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1613 ],
            "I1": [ 1610 ],
            "O": [ 1614 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1615 ],
            "I1": [ 1616 ],
            "O": [ 1617 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1615 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1616 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1581 ],
            "I0": [ 1201 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1582 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1618 ],
            "I1": [ 1619 ],
            "O": [ 1620 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1621 ],
            "I1": [ 1622 ],
            "O": [ 1623 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1621 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1622 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1623 ],
            "I1": [ 1617 ],
            "O": [ 1624 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1625 ],
            "I1": [ 1626 ],
            "O": [ 1627 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1625 ],
            "I0": [ 146 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1626 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1628 ],
            "I1": [ 1629 ],
            "O": [ 1630 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1628 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1629 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1630 ],
            "I1": [ 1627 ],
            "O": [ 1631 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1632 ],
            "I1": [ 1633 ],
            "O": [ 1634 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1632 ],
            "I0": [ 1204 ],
            "I1": [ 1201 ],
            "I2": [ 1206 ],
            "I3": [ 146 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1633 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1635 ],
            "I1": [ 1636 ],
            "O": [ 1637 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1635 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1636 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1634 ],
            "O": [ 1638 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1639 ],
            "I1": [ 1640 ],
            "O": [ 1641 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1639 ],
            "I0": [ 1169 ],
            "I1": [ 1160 ],
            "I2": [ 1159 ],
            "I3": [ 1162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1640 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1618 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1619 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1620 ],
            "I1": [ 1583 ],
            "O": [ 1642 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1644 ],
            "O": [ 1645 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1643 ],
            "I0": [ 1204 ],
            "I1": [ 1206 ],
            "I2": [ 146 ],
            "I3": [ 1201 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1644 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1647 ],
            "O": [ 1648 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1646 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1647 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 1645 ],
            "O": [ 1649 ],
            "S0": [ 1200 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1650 ],
            "I1": [ 1651 ],
            "O": [ 1652 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1650 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1651 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1653 ],
            "I1": [ 1654 ],
            "O": [ 1655 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1653 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1654 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1655 ],
            "I1": [ 1652 ],
            "O": [ 1656 ],
            "S0": [ 1162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1657 ],
            "I1": [ 1658 ],
            "O": [ 1659 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1657 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1658 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1660 ],
            "I1": [ 1661 ],
            "O": [ 1662 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1660 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1661 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1662 ],
            "I1": [ 1659 ],
            "O": [ 1663 ],
            "S0": [ 1162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1664 ],
            "I1": [ 1665 ],
            "O": [ 1666 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1664 ],
            "I0": [ 1155 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1665 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1586 ],
            "I1": [ 1666 ],
            "O": [ 1667 ],
            "S0": [ 1162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1578 ],
            "I0": [ 1172 ],
            "I1": [ 1174 ],
            "I2": [ 1162 ],
            "I3": [ 1170 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1579 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1193 ],
            "I1": [ 1190 ],
            "O": [ 1668 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1669 ],
            "I1": [ 1670 ],
            "O": [ 1671 ],
            "S0": [ 1145 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1649 ],
            "I1": [ 1642 ],
            "O": [ 1672 ],
            "S0": [ 1673 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1211 ],
            "COUT": [ 1674 ],
            "I0": [ 60 ],
            "I1": [ 1201 ],
            "I3": [ 54 ],
            "SUM": [ 1673 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1607 ],
            "I1": [ 1600 ],
            "O": [ 1675 ],
            "S0": [ 1213 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1677 ],
            "O": [ 1669 ],
            "S0": [ 1149 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ 1679 ],
            "O": [ 1676 ],
            "S0": [ 1580 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1678 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1679 ],
            "I0": [ 1157 ],
            "I1": [ 1169 ],
            "I2": [ 1159 ],
            "I3": [ 1162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1681 ],
            "O": [ 1677 ],
            "S0": [ 1580 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1680 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1681 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1682 ],
            "I1": [ 1683 ],
            "O": [ 1670 ],
            "S0": [ 1149 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1684 ],
            "I1": [ 1685 ],
            "O": [ 1682 ],
            "S0": [ 1580 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1684 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1685 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1686 ],
            "I1": [ 1687 ],
            "O": [ 1683 ],
            "S0": [ 1580 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1686 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1687 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1688 ],
            "I1": [ 1689 ],
            "O": [ 1690 ],
            "S0": [ 1150 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 1692 ],
            "O": [ 1693 ],
            "S0": [ 1196 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1638 ],
            "I1": [ 1631 ],
            "O": [ 1691 ],
            "S0": [ 1209 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1624 ],
            "I1": [ 1614 ],
            "O": [ 1692 ],
            "S0": [ 1209 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1667 ],
            "O": [ 1688 ],
            "S0": [ 1156 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1663 ],
            "I1": [ 1656 ],
            "O": [ 1689 ],
            "S0": [ 1156 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1219 ],
            "I1": [ 1216 ],
            "O": [ 1694 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1695 ],
            "I1": [ 1696 ],
            "O": [ 27 ],
            "S0": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1697 ],
            "I1": [ 1698 ],
            "O": [ 28 ],
            "S0": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1699 ],
            "I1": [ 1700 ],
            "O": [ 1697 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1701 ],
            "I1": [ 1702 ],
            "O": [ 1699 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1703 ],
            "I1": [ 1704 ],
            "O": [ 1701 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1703 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1704 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1705 ],
            "I1": [ 1706 ],
            "O": [ 1702 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1705 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1706 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1707 ],
            "I1": [ 1708 ],
            "O": [ 1700 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1709 ],
            "I1": [ 1710 ],
            "O": [ 1707 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1709 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1710 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "O": [ 1708 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1711 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1712 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1713 ],
            "I1": [ 1714 ],
            "O": [ 1698 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1715 ],
            "I1": [ 1716 ],
            "O": [ 1713 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1717 ],
            "I1": [ 1718 ],
            "O": [ 1715 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1717 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1718 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1719 ],
            "I1": [ 1720 ],
            "O": [ 1716 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1719 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1720 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1721 ],
            "I1": [ 1722 ],
            "O": [ 1714 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1723 ],
            "I1": [ 1724 ],
            "O": [ 1721 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1723 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1724 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1725 ],
            "I1": [ 1726 ],
            "O": [ 1722 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1725 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1726 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1728 ],
            "O": [ 29 ],
            "S0": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1729 ],
            "I1": [ 1730 ],
            "O": [ 1727 ],
            "S0": [ 1672 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1731 ],
            "I1": [ 1732 ],
            "O": [ 1729 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1733 ],
            "I1": [ 1734 ],
            "O": [ 1731 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1733 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1734 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1735 ],
            "I1": [ 1736 ],
            "O": [ 1732 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1735 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1736 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1737 ],
            "I1": [ 1738 ],
            "O": [ 1730 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1739 ],
            "I1": [ 1740 ],
            "O": [ 1737 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1739 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1740 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1741 ],
            "I1": [ 1742 ],
            "O": [ 1738 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1741 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1742 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1743 ],
            "I1": [ 1744 ],
            "O": [ 1728 ],
            "S0": [ 1672 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1745 ],
            "I1": [ 1746 ],
            "O": [ 1743 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1747 ],
            "I1": [ 1748 ],
            "O": [ 1745 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1747 ],
            "I0": [ 1668 ],
            "I1": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1748 ],
            "I0": [ 1668 ],
            "I1": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1749 ],
            "I1": [ 1750 ],
            "O": [ 1746 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1749 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1750 ],
            "I0": [ 1668 ],
            "I1": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1751 ],
            "I1": [ 1752 ],
            "O": [ 1744 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1753 ],
            "I1": [ 1754 ],
            "O": [ 1751 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1753 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1754 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1755 ],
            "I1": [ 1756 ],
            "O": [ 1752 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1755 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1756 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1758 ],
            "O": [ 30 ],
            "S0": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1759 ],
            "I1": [ 1760 ],
            "O": [ 1757 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1761 ],
            "I1": [ 1762 ],
            "O": [ 1759 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1763 ],
            "I1": [ 1764 ],
            "O": [ 1761 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1763 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1764 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1765 ],
            "I1": [ 1766 ],
            "O": [ 1762 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1765 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1766 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1675 ],
            "I3": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1768 ],
            "O": [ 1760 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 1770 ],
            "O": [ 1767 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1769 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1770 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1771 ],
            "I1": [ 1772 ],
            "O": [ 1768 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1771 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1772 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1773 ],
            "I1": [ 1774 ],
            "O": [ 1758 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1775 ],
            "I1": [ 1776 ],
            "O": [ 1773 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1777 ],
            "I1": [ 1778 ],
            "O": [ 1775 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1777 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1778 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1779 ],
            "I1": [ 1780 ],
            "O": [ 1776 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1779 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1780 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1781 ],
            "I1": [ 1782 ],
            "O": [ 1774 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1783 ],
            "I1": [ 1784 ],
            "O": [ 1781 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1783 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1784 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1785 ],
            "I1": [ 1786 ],
            "O": [ 1782 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1785 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1786 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1787 ],
            "I1": [ 1788 ],
            "O": [ 31 ],
            "S0": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1789 ],
            "I1": [ 1790 ],
            "O": [ 1787 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1791 ],
            "I1": [ 1792 ],
            "O": [ 1789 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1794 ],
            "O": [ 1791 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1793 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1794 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 1796 ],
            "O": [ 1792 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1795 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ],
            "I2": [ 1671 ],
            "I3": [ 1672 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1796 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1798 ],
            "O": [ 1790 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 1800 ],
            "O": [ 1797 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1799 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1800 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1801 ],
            "I1": [ 1802 ],
            "O": [ 1798 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1801 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1802 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1803 ],
            "I1": [ 1804 ],
            "O": [ 1788 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1805 ],
            "I1": [ 1806 ],
            "O": [ 1803 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 1808 ],
            "O": [ 1805 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1807 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1808 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1809 ],
            "I1": [ 1810 ],
            "O": [ 1806 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1809 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1810 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1811 ],
            "I1": [ 1812 ],
            "O": [ 1804 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1813 ],
            "I1": [ 1814 ],
            "O": [ 1811 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1813 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1814 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1815 ],
            "I1": [ 1816 ],
            "O": [ 1812 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1815 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1816 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1817 ],
            "I1": [ 1818 ],
            "O": [ 32 ],
            "S0": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1819 ],
            "I1": [ 1820 ],
            "O": [ 1817 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1822 ],
            "O": [ 1819 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1823 ],
            "I1": [ 1824 ],
            "O": [ 1821 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1823 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1824 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1825 ],
            "I1": [ 1826 ],
            "O": [ 1822 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1825 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1826 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1827 ],
            "I1": [ 1828 ],
            "O": [ 1820 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1829 ],
            "I1": [ 1830 ],
            "O": [ 1827 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1829 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1830 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1831 ],
            "I1": [ 1832 ],
            "O": [ 1828 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1831 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1832 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1834 ],
            "O": [ 1818 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1835 ],
            "I1": [ 1836 ],
            "O": [ 1833 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1838 ],
            "O": [ 1835 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1837 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1838 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1839 ],
            "I1": [ 1840 ],
            "O": [ 1836 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1839 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1840 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1842 ],
            "O": [ 1834 ],
            "S0": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1843 ],
            "I1": [ 1844 ],
            "O": [ 1841 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1843 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1844 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1845 ],
            "I1": [ 1846 ],
            "O": [ 1842 ],
            "S0": [ 1641 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1845 ],
            "I0": [ 1675 ],
            "I1": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1846 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1847 ],
            "I1": [ 1848 ],
            "O": [ 33 ],
            "S0": [ 1694 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1849 ],
            "I1": [ 1850 ],
            "O": [ 1847 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1851 ],
            "I1": [ 1852 ],
            "O": [ 1849 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1853 ],
            "I1": [ 1854 ],
            "O": [ 1851 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1853 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1854 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1855 ],
            "I1": [ 1856 ],
            "O": [ 1852 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1855 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1856 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ],
            "I2": [ 1672 ],
            "I3": [ 1671 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1857 ],
            "I1": [ 1858 ],
            "O": [ 1850 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1859 ],
            "I1": [ 1860 ],
            "O": [ 1857 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1859 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1860 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "O": [ 1858 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1861 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1862 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1863 ],
            "I1": [ 1864 ],
            "O": [ 1848 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1865 ],
            "I1": [ 1866 ],
            "O": [ 1863 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1867 ],
            "I1": [ 1868 ],
            "O": [ 1865 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1867 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1868 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1870 ],
            "O": [ 1866 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1869 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1870 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1871 ],
            "I1": [ 1872 ],
            "O": [ 1864 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1873 ],
            "I1": [ 1874 ],
            "O": [ 1871 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1873 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1874 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1875 ],
            "I1": [ 1876 ],
            "O": [ 1872 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1875 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1876 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1877 ],
            "I1": [ 1878 ],
            "O": [ 1695 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1879 ],
            "I1": [ 1880 ],
            "O": [ 1877 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1881 ],
            "I1": [ 1882 ],
            "O": [ 1879 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1881 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1641 ],
            "I3": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1882 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1641 ],
            "I3": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1883 ],
            "I1": [ 1884 ],
            "O": [ 1880 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1883 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1884 ],
            "I0": [ 1672 ],
            "I1": [ 1671 ],
            "I2": [ 1641 ],
            "I3": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1885 ],
            "I1": [ 1886 ],
            "O": [ 1878 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1887 ],
            "I1": [ 1888 ],
            "O": [ 1885 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1887 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1888 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1889 ],
            "I1": [ 1890 ],
            "O": [ 1886 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1889 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1890 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1891 ],
            "I1": [ 1892 ],
            "O": [ 1696 ],
            "S0": [ 1668 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1893 ],
            "I1": [ 1894 ],
            "O": [ 1891 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1895 ],
            "I1": [ 1896 ],
            "O": [ 1893 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1895 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1896 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1897 ],
            "I1": [ 1898 ],
            "O": [ 1894 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1897 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1898 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1899 ],
            "I1": [ 1900 ],
            "O": [ 1892 ],
            "S0": [ 1690 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1901 ],
            "I1": [ 1902 ],
            "O": [ 1899 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1901 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1902 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1903 ],
            "I1": [ 1904 ],
            "O": [ 1900 ],
            "S0": [ 1675 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1903 ],
            "I0": [ 1641 ],
            "I1": [ 1693 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1904 ],
            "I0": [ 60 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:37.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1905 ],
            "CLK": [ 38 ],
            "D": [ 1906 ],
            "Q": [ 1143 ],
            "RESET": [ 1907 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:37.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1905 ],
            "CLK": [ 38 ],
            "D": [ 1908 ],
            "Q": [ 1144 ],
            "RESET": [ 1909 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1908 ],
            "I0": [ 1144 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1909 ],
            "I0": [ 43 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1906 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1907 ],
            "I0": [ 43 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1910 ],
            "COUT": [ 1911 ],
            "I0": [ 1912 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1913 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1914 ],
            "COUT": [ 1910 ],
            "I0": [ 1915 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1916 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1917 ],
            "COUT": [ 1918 ],
            "I0": [ 1919 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1920 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1921 ],
            "COUT": [ 1917 ],
            "I0": [ 1922 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1923 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1924 ],
            "COUT": [ 1921 ],
            "I0": [ 1925 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1926 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1911 ],
            "COUT": [ 1924 ],
            "I0": [ 1927 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1928 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 1929 ],
            "I0": [ 1930 ],
            "I1": [ 54 ],
            "I3": [ 60 ],
            "SUM": [ 1931 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1932 ],
            "COUT": [ 1914 ],
            "I0": [ 1933 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1934 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1935 ],
            "COUT": [ 1932 ],
            "I0": [ 1936 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1937 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1938 ],
            "COUT": [ 1935 ],
            "I0": [ 1939 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1940 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1941 ],
            "COUT": [ 1938 ],
            "I0": [ 1942 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1943 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1944 ],
            "COUT": [ 1941 ],
            "I0": [ 1945 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1946 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1947 ],
            "COUT": [ 1944 ],
            "I0": [ 1948 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1949 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1929 ],
            "COUT": [ 1947 ],
            "I0": [ 1950 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1951 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1918 ],
            "COUT": [ 1952 ],
            "I0": [ 1953 ],
            "I1": [ 60 ],
            "I3": [ 60 ],
            "SUM": [ 1954 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1923 ],
            "Q": [ 1922 ],
            "RESET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1928 ],
            "Q": [ 1927 ],
            "RESET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1913 ],
            "Q": [ 1912 ],
            "RESET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1934 ],
            "Q": [ 1933 ],
            "RESET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1946 ],
            "Q": [ 1945 ],
            "RESET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1954 ],
            "Q": [ 1953 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1920 ],
            "Q": [ 1919 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1926 ],
            "Q": [ 1925 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1916 ],
            "Q": [ 1915 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_4": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1937 ],
            "Q": [ 1936 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_5": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1940 ],
            "Q": [ 1939 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_6": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1943 ],
            "Q": [ 1942 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_7": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1949 ],
            "Q": [ 1948 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_8": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1951 ],
            "Q": [ 1950 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_9": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1931 ],
            "Q": [ 1930 ],
            "SET": [ 1955 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1956 ],
            "Q": [ 1905 ],
            "RESET": [ 1957 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1955 ],
            "I0": [ 1956 ],
            "I1": [ 43 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1956 ],
            "I0": [ 1958 ],
            "I1": [ 1959 ],
            "I2": [ 1960 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1960 ],
            "I0": [ 1930 ],
            "I1": [ 1950 ],
            "I2": [ 1948 ],
            "I3": [ 1945 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1959 ],
            "I0": [ 1942 ],
            "I1": [ 1939 ],
            "I2": [ 1936 ],
            "I3": [ 1933 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1958 ],
            "I0": [ 1922 ],
            "I1": [ 1919 ],
            "I2": [ 1953 ],
            "I3": [ 1961 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1961 ],
            "I0": [ 1915 ],
            "I1": [ 1912 ],
            "I2": [ 1927 ],
            "I3": [ 1925 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1957 ],
            "I0": [ 43 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1962 ],
            "Q": [ 1963 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1965 ],
            "Q": [ 1966 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1967 ],
            "Q": [ 1968 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1969 ],
            "Q": [ 1970 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1971 ],
            "Q": [ 1972 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1973 ],
            "Q": [ 1974 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1975 ],
            "Q": [ 1976 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1977 ],
            "Q": [ 1978 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1979 ],
            "Q": [ 1980 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1981 ],
            "Q": [ 1982 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1983 ],
            "Q": [ 1984 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1985 ],
            "Q": [ 1986 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1987 ],
            "Q": [ 1988 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1989 ],
            "Q": [ 1990 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1991 ],
            "Q": [ 1992 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1993 ],
            "Q": [ 1994 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1995 ],
            "Q": [ 1996 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1997 ],
            "Q": [ 1998 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 1999 ],
            "Q": [ 2000 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 2001 ],
            "Q": [ 2002 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 2003 ],
            "Q": [ 2004 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 2005 ],
            "Q": [ 2006 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 2007 ],
            "Q": [ 2008 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 2009 ],
            "Q": [ 2010 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 38 ],
            "D": [ 2011 ],
            "Q": [ 2012 ],
            "RESET": [ 1964 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2013 ],
            "COUT": [ 2014 ],
            "I0": [ 60 ],
            "I1": [ 1978 ],
            "I3": [ 54 ],
            "SUM": [ 1977 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2015 ],
            "COUT": [ 2013 ],
            "I0": [ 60 ],
            "I1": [ 1980 ],
            "I3": [ 54 ],
            "SUM": [ 1979 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2016 ],
            "COUT": [ 2017 ],
            "I0": [ 60 ],
            "I1": [ 1988 ],
            "I3": [ 54 ],
            "SUM": [ 1987 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2018 ],
            "COUT": [ 2016 ],
            "I0": [ 60 ],
            "I1": [ 2000 ],
            "I3": [ 54 ],
            "SUM": [ 1999 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2019 ],
            "COUT": [ 2018 ],
            "I0": [ 60 ],
            "I1": [ 2002 ],
            "I3": [ 54 ],
            "SUM": [ 2001 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2020 ],
            "COUT": [ 2021 ],
            "I0": [ 60 ],
            "I1": [ 1996 ],
            "I3": [ 54 ],
            "SUM": [ 1995 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2022 ],
            "COUT": [ 2019 ],
            "I0": [ 60 ],
            "I1": [ 2004 ],
            "I3": [ 54 ],
            "SUM": [ 2003 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2023 ],
            "COUT": [ 2022 ],
            "I0": [ 60 ],
            "I1": [ 2006 ],
            "I3": [ 54 ],
            "SUM": [ 2005 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2024 ],
            "COUT": [ 2023 ],
            "I0": [ 60 ],
            "I1": [ 2008 ],
            "I3": [ 54 ],
            "SUM": [ 2007 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2025 ],
            "COUT": [ 2024 ],
            "I0": [ 60 ],
            "I1": [ 2010 ],
            "I3": [ 54 ],
            "SUM": [ 2009 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2026 ],
            "COUT": [ 2025 ],
            "I0": [ 60 ],
            "I1": [ 2012 ],
            "I3": [ 54 ],
            "SUM": [ 2011 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2027 ],
            "COUT": [ 2026 ],
            "I0": [ 60 ],
            "I1": [ 1968 ],
            "I3": [ 54 ],
            "SUM": [ 1967 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2028 ],
            "COUT": [ 2015 ],
            "I0": [ 60 ],
            "I1": [ 1982 ],
            "I3": [ 54 ],
            "SUM": [ 1981 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2029 ],
            "COUT": [ 2027 ],
            "I0": [ 60 ],
            "I1": [ 1970 ],
            "I3": [ 54 ],
            "SUM": [ 1969 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2030 ],
            "COUT": [ 2029 ],
            "I0": [ 60 ],
            "I1": [ 1972 ],
            "I3": [ 54 ],
            "SUM": [ 1971 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2031 ],
            "COUT": [ 2030 ],
            "I0": [ 60 ],
            "I1": [ 1974 ],
            "I3": [ 54 ],
            "SUM": [ 1973 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2014 ],
            "COUT": [ 2031 ],
            "I0": [ 60 ],
            "I1": [ 1976 ],
            "I3": [ 54 ],
            "SUM": [ 1975 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 2020 ],
            "I0": [ 54 ],
            "I1": [ 1998 ],
            "I3": [ 54 ],
            "SUM": [ 1997 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2032 ],
            "COUT": [ 2028 ],
            "I0": [ 60 ],
            "I1": [ 1984 ],
            "I3": [ 54 ],
            "SUM": [ 1983 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2033 ],
            "COUT": [ 2032 ],
            "I0": [ 60 ],
            "I1": [ 1986 ],
            "I3": [ 54 ],
            "SUM": [ 1985 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2034 ],
            "COUT": [ 2033 ],
            "I0": [ 60 ],
            "I1": [ 1990 ],
            "I3": [ 54 ],
            "SUM": [ 1989 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2035 ],
            "COUT": [ 2034 ],
            "I0": [ 60 ],
            "I1": [ 1992 ],
            "I3": [ 54 ],
            "SUM": [ 1991 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2021 ],
            "COUT": [ 2035 ],
            "I0": [ 60 ],
            "I1": [ 1994 ],
            "I3": [ 54 ],
            "SUM": [ 1993 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2036 ],
            "COUT": [ 2037 ],
            "I0": [ 60 ],
            "I1": [ 1963 ],
            "I3": [ 54 ],
            "SUM": [ 1962 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2017 ],
            "COUT": [ 2036 ],
            "I0": [ 60 ],
            "I1": [ 1966 ],
            "I3": [ 54 ],
            "SUM": [ 1965 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2038 ],
            "CLK": [ 38 ],
            "D": [ 2039 ],
            "Q": [ 2040 ],
            "RESET": [ 2041 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1964 ],
            "I0": [ 2038 ],
            "I1": [ 43 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2038 ],
            "I0": [ 2042 ],
            "I1": [ 2043 ],
            "I2": [ 2044 ],
            "I3": [ 2045 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2043 ],
            "I0": [ 2046 ],
            "I1": [ 1974 ],
            "I2": [ 1980 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2046 ],
            "I0": [ 1970 ],
            "I1": [ 1968 ],
            "I2": [ 1984 ],
            "I3": [ 1986 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2045 ],
            "I0": [ 1990 ],
            "I1": [ 1996 ],
            "I2": [ 1994 ],
            "I3": [ 1998 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2044 ],
            "I0": [ 1992 ],
            "I1": [ 1982 ],
            "I2": [ 1978 ],
            "I3": [ 1976 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2047 ],
            "I1": [ 2048 ],
            "O": [ 2042 ],
            "S0": [ 2049 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2047 ],
            "I0": [ 60 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2048 ],
            "I0": [ 1988 ],
            "I1": [ 1966 ],
            "I2": [ 1963 ],
            "I3": [ 2050 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2050 ],
            "I0": [ 1972 ],
            "I1": [ 2012 ],
            "I2": [ 2010 ],
            "I3": [ 2008 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2049 ],
            "I0": [ 2006 ],
            "I1": [ 2004 ],
            "I2": [ 2002 ],
            "I3": [ 2000 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2039 ],
            "I0": [ 2040 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2041 ],
            "I0": [ 43 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 40 ],
            "CLK": [ 2040 ],
            "D": [ 35 ],
            "Q": [ 34 ],
            "RESET": [ 2051 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 40 ],
            "CLK": [ 2040 ],
            "D": [ 36 ],
            "Q": [ 35 ],
            "RESET": [ 2052 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2052 ],
            "I0": [ 43 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 40 ],
            "CLK": [ 2040 ],
            "D": [ 37 ],
            "Q": [ 36 ],
            "RESET": [ 2053 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2053 ],
            "I0": [ 43 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2051 ],
            "I0": [ 43 ]
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 40 ],
            "CLK": [ 2040 ],
            "D": [ 34 ],
            "Q": [ 37 ],
            "SET": [ 2054 ]
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2054 ],
            "I0": [ 43 ]
          }
        }
      },
      "netnames": {
        "anodo_po": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22 ],
          "attributes": {
            "src": "../design/module_top.v:7.24-7.32"
          }
        },
        "bcd": {
          "hide_name": 0,
          "bits": [ 149, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60 ],
          "attributes": {
            "src": "../design/module_top.v:15.18-15.21"
          }
        },
        "catodo_po": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "../design/module_top.v:6.24-6.33"
          }
        },
        "clean_rows": {
          "hide_name": 0,
          "bits": [ 178, 420, 521, 522 ],
          "attributes": {
            "src": "../design/module_top.v:13.17-13.27"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../design/module_top.v:2.17-2.20"
          }
        },
        "col_out": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "../design/module_top.v:5.24-5.31"
          }
        },
        "col_shift_reg": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34 ],
          "attributes": {
            "src": "../design/module_top.v:16.17-16.30"
          }
        },
        "column_index": {
          "hide_name": 0,
          "bits": [ 60, 60, 60, 60 ],
          "attributes": {
            "src": "../design/module_top.v:11.17-11.29"
          }
        },
        "control_inst.clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "control_inst clk",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:2.17-2.20"
          }
        },
        "control_inst.key_pressed": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "control_inst key_pressed",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:5.17-5.28"
          }
        },
        "control_inst.key_pressed_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_pressed_prev": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "control_inst key_pressed_prev",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:11.11-11.27"
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 50, 45, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value": {
          "hide_name": 0,
          "bits": [ 46, 47, 57, 48 ],
          "attributes": {
            "hdlname": "control_inst key_value",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:4.23-4.32"
          }
        },
        "control_inst.key_value_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 60, 56, 51, 52, 174, 173, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.key_value_ALU_I0_I1": {
          "hide_name": 0,
          "bits": [ 61, 58, 53, 79, 75, 71, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 60, 82, 80, 76, 72, 68, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 82, 80, 76, 72, 68, 63, 64 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "6"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 84, 83, 81, 77, 73, 69, 65 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 60, 60, 78, 74, 70, 66, 60 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22"
          }
        },
        "control_inst.key_value_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 91, 96, 97, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 90, 94, 95, 92 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.key_value_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 90, 91, 92, 93 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 100, 101, 104, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 50, 170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 110, 108, 106, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 112, 111, 109, 107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 110, 108, 106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 117, 115, 113, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 119, 118, 116, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 117, 115, 113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.load_value": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "hdlname": "control_inst load_value",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:7.18-7.28"
          }
        },
        "control_inst.load_value_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 122, 45, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.load_value_DFFCE_Q_CE_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "control_inst.load_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "control_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "control_inst rst",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:3.17-3.20"
          }
        },
        "control_inst.stored_value": {
          "hide_name": 0,
          "bits": [ 149, 146, 143, 140, 137, 134, 131, 128 ],
          "attributes": {
            "hdlname": "control_inst stored_value",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:6.24-6.36"
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.stored_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "control_inst.stored_value_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8"
          }
        },
        "control_inst.temp_value": {
          "hide_name": 0,
          "bits": [ 84, 83, 89, 87, 85, 88, 86, 150 ],
          "attributes": {
            "hdlname": "control_inst temp_value",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27"
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 62, 59, 55, 161, 158, 155, 170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 56, 51, 52, 174, 173, 171, 172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "6"
          }
        },
        "converter_inst.bcd": {
          "hide_name": 0,
          "bits": [ 149, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60 ],
          "attributes": {
            "hdlname": "converter_inst bcd",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:3.23-3.26"
          }
        },
        "converter_inst.binario": {
          "hide_name": 0,
          "bits": [ 149, 146, 143, 140, 137, 134, 131, 128, 60, 60, 60, 60 ],
          "attributes": {
            "hdlname": "converter_inst binario",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:2.18-2.25"
          }
        },
        "converter_inst.i": {
          "hide_name": 0,
          "bits": [ 60, 60, 54, 54, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60 ],
          "signed": 1,
          "attributes": {
            "hdlname": "converter_inst i",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:5.13-5.14"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst clean_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 222, 223, 269, 266, 263, 258, 226, 191, 187, 188, 253, 250, 247, 244, 241, 238, 235, 232, 229, 219, 216, 213, 210, 207, 204, 201, 198, 194, 195, 272, 184, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 262, 225, 276, 271, 268, 265, 260, 228, 193, 190, 257, 255, 252, 249, 246, 243, 240, 237, 234, 231, 221, 218, 215, 212, 209, 206, 203, 200, 197, 278, 274, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 222, 223, 269, 266, 263, 258, 226, 191, 187, 188, 253, 250, 247, 244, 241, 238, 235, 232, 229, 219, 216, 213, 210, 207, 204, 201, 198, 194, 195, 272, 184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst clk",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[0].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 261, 224, 275, 270, 267, 264, 259, 227, 192, 189, 256, 254, 251, 248, 245, 242, 239, 236, 233, 230, 220, 217, 214, 211, 208, 205, 202, 199, 196, 277, 273, 185 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst counter",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT": {
          "hide_name": 0,
          "bits": [ 307, 308, 336, 334, 332, 328, 305, 282, 279, 280, 326, 324, 322, 320, 318, 316, 314, 312, 310, 303, 301, 299, 297, 295, 293, 291, 289, 287, 284, 285, 338, 339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 60, 307, 308, 336, 334, 332, 328, 305, 282, 279, 280, 326, 324, 322, 320, 318, 316, 314, 312, 310, 303, 301, 299, 297, 295, 293, 291, 289, 287, 284, 285, 338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 331, 309, 342, 337, 335, 333, 329, 306, 283, 281, 330, 327, 325, 323, 321, 319, 317, 315, 313, 311, 304, 302, 300, 298, 296, 294, 292, 290, 288, 286, 341, 340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 413, 414, 415, 416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst rst",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst clean_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 464, 465, 511, 508, 505, 500, 468, 433, 429, 430, 495, 492, 489, 486, 483, 480, 477, 474, 471, 461, 458, 455, 452, 449, 446, 443, 440, 436, 437, 514, 426, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 504, 467, 518, 513, 510, 507, 502, 470, 435, 432, 499, 497, 494, 491, 488, 485, 482, 479, 476, 473, 463, 460, 457, 454, 451, 448, 445, 442, 439, 520, 516, 428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 464, 465, 511, 508, 505, 500, 468, 433, 429, 430, 495, 492, 489, 486, 483, 480, 477, 474, 471, 461, 458, 455, 452, 449, 446, 443, 440, 436, 437, 514, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst clk",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[1].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 503, 466, 517, 512, 509, 506, 501, 469, 434, 431, 498, 496, 493, 490, 487, 484, 481, 478, 475, 472, 462, 459, 456, 453, 450, 447, 444, 441, 438, 519, 515, 427 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst counter",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT": {
          "hide_name": 0,
          "bits": [ 551, 552, 580, 578, 576, 572, 549, 526, 523, 524, 570, 568, 566, 564, 562, 560, 558, 556, 554, 547, 545, 543, 541, 539, 537, 535, 533, 531, 528, 529, 582, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 60, 551, 552, 580, 578, 576, 572, 549, 526, 523, 524, 570, 568, 566, 564, 562, 560, 558, 556, 554, 547, 545, 543, 541, 539, 537, 535, 533, 531, 528, 529, 582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 575, 553, 586, 581, 579, 577, 573, 550, 527, 525, 574, 571, 569, 567, 565, 563, 561, 559, 557, 555, 548, 546, 544, 542, 540, 538, 536, 534, 532, 530, 585, 584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 422, 423, 424, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 657, 658, 659, 660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 653, 654, 655, 656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst rst",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst clean_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 707, 708, 754, 751, 748, 743, 711, 676, 672, 673, 738, 735, 732, 729, 726, 723, 720, 717, 714, 704, 701, 698, 695, 692, 689, 686, 683, 679, 680, 757, 669, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 747, 710, 761, 756, 753, 750, 745, 713, 678, 675, 742, 740, 737, 734, 731, 728, 725, 722, 719, 716, 706, 703, 700, 697, 694, 691, 688, 685, 682, 763, 759, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 707, 708, 754, 751, 748, 743, 711, 676, 672, 673, 738, 735, 732, 729, 726, 723, 720, 717, 714, 704, 701, 698, 695, 692, 689, 686, 683, 679, 680, 757, 669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst clk",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[2].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 746, 709, 760, 755, 752, 749, 744, 712, 677, 674, 741, 739, 736, 733, 730, 727, 724, 721, 718, 715, 705, 702, 699, 696, 693, 690, 687, 684, 681, 762, 758, 670 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst counter",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT": {
          "hide_name": 0,
          "bits": [ 792, 793, 821, 819, 817, 813, 790, 767, 764, 765, 811, 809, 807, 805, 803, 801, 799, 797, 795, 788, 786, 784, 782, 780, 778, 776, 774, 772, 769, 770, 823, 824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 60, 792, 793, 821, 819, 817, 813, 790, 767, 764, 765, 811, 809, 807, 805, 803, 801, 799, 797, 795, 788, 786, 784, 782, 780, 778, 776, 774, 772, 769, 770, 823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 816, 794, 827, 822, 820, 818, 814, 791, 768, 766, 815, 812, 810, 808, 806, 804, 802, 800, 798, 796, 789, 787, 785, 783, 781, 779, 777, 775, 773, 771, 826, 825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 665, 666, 667, 668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 898, 899, 900, 901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 894, 895, 896, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst rst",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst clean_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 948, 949, 995, 992, 989, 984, 952, 917, 913, 914, 979, 976, 973, 970, 967, 964, 961, 958, 955, 945, 942, 939, 936, 933, 930, 927, 924, 920, 921, 998, 910, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 988, 951, 1002, 997, 994, 991, 986, 954, 919, 916, 983, 981, 978, 975, 972, 969, 966, 963, 960, 957, 947, 944, 941, 938, 935, 932, 929, 926, 923, 1004, 1000, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 948, 949, 995, 992, 989, 984, 952, 917, 913, 914, 979, 976, 973, 970, 967, 964, 961, 958, 955, 945, 942, 939, 936, 933, 930, 927, 924, 920, 921, 998, 910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 101, 99, 95, 91, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst clk",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[3].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 987, 950, 1001, 996, 993, 990, 985, 953, 918, 915, 982, 980, 977, 974, 971, 968, 965, 962, 959, 956, 946, 943, 940, 937, 934, 931, 928, 925, 922, 1003, 999, 911 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst counter",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1062, 1060, 1058, 1054, 1031, 1008, 1005, 1006, 1052, 1050, 1048, 1046, 1044, 1042, 1040, 1038, 1036, 1029, 1027, 1025, 1023, 1021, 1019, 1017, 1015, 1013, 1010, 1011, 1064, 1065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1033, 1034, 1062, 1060, 1058, 1054, 1031, 1008, 1005, 1006, 1052, 1050, 1048, 1046, 1044, 1042, 1040, 1038, 1036, 1029, 1027, 1025, 1023, 1021, 1019, 1017, 1015, 1013, 1010, 1011, 1064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1057, 1035, 1068, 1063, 1061, 1059, 1055, 1032, 1009, 1007, 1056, 1053, 1051, 1049, 1047, 1045, 1043, 1041, 1039, 1037, 1030, 1028, 1026, 1024, 1022, 1020, 1018, 1016, 1014, 1012, 1067, 1066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 906, 907, 908, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1139, 1140, 1141, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1135, 1136, 1137, 1138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst rst",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "display_inst.anodo_o": {
          "hide_name": 0,
          "bits": [ 26, 25, 24, 23 ],
          "attributes": {
            "hdlname": "display_inst anodo_o",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:7.24-7.31"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1157, 1169, 1159, 1162, 1580, 1149, 1145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1153, 1154, 1146, 1147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1157, 1148, 1159, 1155, 25, 1162, 1156, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1153, 1154, 1146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1169, 1160, 1159, 1162, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1166, 1165, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1164, 1161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1175 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1179 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1176 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1181, 1182, 143, 1183, 1180, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1238, 1250, 1186, 1187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1159, 1169, 1157, 1162, 1158, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1204, 1201, 1206, 146, 26, 1200, 1209, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1207, 1205, 1202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1203, 1199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1208, 1210, 1211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1204, 1201, 146, 1206, 26, 1200, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1206, 1201, 146, 1204, 1200, 1212, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1181, 1183, 1182, 143, 1180, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1182, 1183, 143, 1181, 1180, 1230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1238, 1250, 1186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1181, 1183, 143, 1182, 1180, 1241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1255, 1254, 1252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1253, 1251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1257, 1265, 1263, 1270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1259, 1260, 1261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1264, 1265, 1256, 140, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 1264, 1262, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 1259, 1260, 1261, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 140, 1256, 1270, 1272, 1258, 1282, 1277, 1195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1276, 1275, 1273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1274, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1305 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1312 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1313 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1316 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1301 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1320 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1322 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1324 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1319 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1332, 1304, 1298, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1333, 1279, 1337, 60 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1334, 1335, 1336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1309, 1278, 1338, 1152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1334, 1335, 1336, 1339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1343, 1342, 1338, 1348, 1151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1433, 1434, 1340, 1341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 1291, 137, 1299, 1298, 1309, 1286, 1304, 1151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1360, 1359, 1357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1358, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 1361, 1362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1365, 1364, 1268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1363, 1266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1291, 1298, 1299, 137, 1286, 1368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1373, 1374, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1291, 1298, 137, 1299, 1286, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1380, 1379, 1377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1378, 1376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1390, 1391, 1392, 134, 1389, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1392, 1391, 134, 1390, 1389, 1383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1395, 1407, 1408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1395, 1407, 1408, 1409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 1390, 1392, 134, 1391, 1389, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1390, 1391, 134, 1392, 1389, 1398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1415, 1414, 1412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1413, 1411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1354, 1355, 1344, 1345, 131, 1349, 1420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1433, 1434, 1340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1354, 131, 1345, 1355, 128, 1438, 1349, 1344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1445, 1444, 1442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1443, 1441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1448, 1447, 1440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1446, 1439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1451, 1449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1451, 1449, 1450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 1437, 1435, 1342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1355, 131, 1345, 1354, 1349, 1436, 1344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1298, 1286, 1291, 1375, 1299, 137, 1283, 1368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1494 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1495 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1515 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1256, 140, 1262, 1258, 1263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1195, 1174, 1197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1171, 1194, 1172, 1198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 60, 1538, 1539, 1536 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1171, 1172, 1173, 1174, 1170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1279, 1337, 60 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1557 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1559 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1562 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1563 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1564 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1566 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1569 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1571 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1574 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1576 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1577 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1538, 1539, 1536, 1537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_O": {
          "hide_name": 0,
          "bits": [ 1586 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1": {
          "hide_name": 0,
          "bits": [ 1588 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O": {
          "hide_name": 0,
          "bits": [ 1606 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0": {
          "hide_name": 0,
          "bits": [ 1608 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_O": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_O": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 1582 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I0": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I1": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_O": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I0": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I1": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_O": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I0": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I1": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_O": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I0": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I1": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_O": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I0": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I1": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_O": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I0": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I1": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1": {
          "hide_name": 0,
          "bits": [ 1658 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I1_O": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 1578 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 1641, 1693, 1672, 1671, 1675, 1690, 1668, 1694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1204, 1206, 146, 1201, 25, 1200, 1673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1208, 1210, 1211, 1674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1688 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.bcd_i": {
          "hide_name": 0,
          "bits": [ 149, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60 ],
          "attributes": {
            "hdlname": "display_inst bcd_i",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:6.20-6.25"
          }
        },
        "display_inst.catodo_o": {
          "hide_name": 0,
          "bits": [ 33, 32, 31, 30, 29, 28, 27 ],
          "attributes": {
            "hdlname": "display_inst catodo_o",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1698 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1749 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1755 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1760 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1829 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1830 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1881 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1882 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1894 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1899 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "display_inst clk_i",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:4.11-4.16"
          }
        },
        "display_inst.contador_digitos": {
          "hide_name": 0,
          "bits": [ 1144, 1143 ],
          "attributes": {
            "hdlname": "display_inst contador_digitos",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:16.15-16.31"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1908, 1143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 1908, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 1907 ],
          "attributes": {
          }
        },
        "display_inst.cuenta_salida": {
          "hide_name": 0,
          "bits": [ 1930, 1950, 1948, 1945, 1942, 1939, 1936, 1933, 1915, 1912, 1927, 1925, 1922, 1919, 1953 ],
          "attributes": {
            "hdlname": "display_inst cuenta_salida",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT": {
          "hide_name": 0,
          "bits": [ 1929, 1947, 1944, 1941, 1938, 1935, 1932, 1914, 1910, 1911, 1924, 1921, 1917, 1918, 1952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "14"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 54, 1929, 1947, 1944, 1941, 1938, 1935, 1932, 1914, 1910, 1911, 1924, 1921, 1917, 1918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1931, 1951, 1949, 1946, 1943, 1940, 1937, 1934, 1916, 1913, 1928, 1926, 1923, 1920, 1954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.en_conmutador": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
            "hdlname": "display_inst en_conmutador",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:15.9-15.22"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1956, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1958, 1959, 1960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1919, 1953, 1961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 1957 ],
          "attributes": {
          }
        },
        "display_inst.rst_i": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "display_inst rst_i",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:5.11-5.16"
          }
        },
        "divisor_inst.clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "divisor_inst clk",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:3.17-3.20"
          }
        },
        "divisor_inst.clk_divider_counter": {
          "hide_name": 0,
          "bits": [ 1998, 1996, 1994, 1992, 1990, 1986, 1984, 1982, 1980, 1978, 1976, 1974, 1972, 1970, 1968, 2012, 2010, 2008, 2006, 2004, 2002, 2000, 1988, 1966, 1963 ],
          "attributes": {
            "hdlname": "divisor_inst clk_divider_counter",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1997, 1995, 1993, 1991, 1989, 1985, 1983, 1981, 1979, 1977, 1975, 1973, 1971, 1969, 1967, 2011, 2009, 2007, 2005, 2003, 2001, 1999, 1987, 1965, 1962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2035, 2034, 2033, 2032, 2028, 2015, 2013, 2014, 2031, 2030, 2029, 2027, 2026, 2025, 2024, 2023, 2022, 2019, 2018, 2016, 2017, 2036, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "24"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 60, 2020, 2021, 2035, 2034, 2033, 2032, 2028, 2015, 2013, 2014, 2031, 2030, 2029, 2027, 2026, 2025, 2024, 2023, 2022, 2019, 2018, 2016, 2017, 2036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "divisor_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "divisor_inst rst",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:4.17-4.20"
          }
        },
        "divisor_inst.slow_clk": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "hdlname": "divisor_inst slow_clk",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:5.18-5.26"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2038, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2042, 2043, 2044, 2045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2046, 1974, 1980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1988, 1966, 1963, 2050, 2049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2039 ],
          "attributes": {
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:22.29-22.38"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
          }
        },
        "key_pressed": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "../design/module_top.v:14.11-14.22"
          }
        },
        "key_value": {
          "hide_name": 0,
          "bits": [ 46, 47, 57, 48 ],
          "attributes": {
            "src": "../design/module_top.v:12.17-12.26"
          }
        },
        "load_value": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "../design/module_top.v:18.11-18.21"
          }
        },
        "registro_inst.col_shift_reg": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34 ],
          "attributes": {
            "hdlname": "registro_inst col_shift_reg",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:5.24-5.37"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
          }
        },
        "registro_inst.key_pressed": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "registro_inst key_pressed",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:4.17-4.28"
          }
        },
        "registro_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "registro_inst rst",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:3.17-3.20"
          }
        },
        "registro_inst.slow_clk": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "hdlname": "registro_inst slow_clk",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:2.17-2.25"
          }
        },
        "row_in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "../design/module_top.v:4.23-4.29"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../design/module_top.v:3.17-3.20"
          }
        },
        "scanner_inst.col_shift_reg": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34 ],
          "attributes": {
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "scanner_inst.key_pressed": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "scanner_inst key_pressed",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:7.18-7.29"
          }
        },
        "scanner_inst.key_value": {
          "hide_name": 0,
          "bits": [ 46, 47, 57, 48 ],
          "attributes": {
            "hdlname": "scanner_inst key_value",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:6.24-6.33"
          }
        },
        "scanner_inst.row_in": {
          "hide_name": 0,
          "bits": [ 178, 420, 521, 522 ],
          "attributes": {
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "scanner_inst.rst": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "scanner_inst rst",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:3.17-3.20"
          }
        },
        "scanner_inst.slow_clk": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "hdlname": "scanner_inst slow_clk",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:2.17-2.25"
          }
        },
        "slow_clk": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "src": "../design/module_top.v:10.11-10.19"
          }
        },
        "stored_value": {
          "hide_name": 0,
          "bits": [ 149, 146, 143, 140, 137, 134, 131, 128, 60, 60, 60, 60 ],
          "attributes": {
            "src": "../design/module_top.v:17.18-17.30"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    }
  }
}
