top: or1200_flat_random

include_all_verilog_files: yes