{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570038494630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570038494630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 14:48:14 2019 " "Processing started: Wed Oct 02 14:48:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570038494630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570038494630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570038494630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570038495247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_digital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio_digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio_digital-relog " "Found design unit 1: relogio_digital-relog" {  } { { "relogio_digital.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/relogio/relogio_digital.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570038495697 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio_digital " "Found entity 1: relogio_digital" {  } { { "relogio_digital.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/relogio/relogio_digital.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570038495697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570038495697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_digital_pk.vhd 2 0 " "Found 2 design units, including 0 entities, in source file relogio_digital_pk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_decoder " "Found design unit 1: bcd_decoder" {  } { { "relogio_digital_pk.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/relogio/relogio_digital_pk.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570038495702 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_decoder-body " "Found design unit 2: bcd_decoder-body" {  } { { "relogio_digital_pk.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/relogio/relogio_digital_pk.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570038495702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570038495702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio_digital " "Elaborating entity \"relogio_digital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570038495746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570038496404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570038496404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570038496587 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570038496587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570038496587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570038496587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570038496635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 14:48:16 2019 " "Processing ended: Wed Oct 02 14:48:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570038496635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570038496635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570038496635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570038496635 ""}
