Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 13 14:09:35 2024
| Host         : DESKTOP-RH5SH0Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 441 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.942        0.000                      0                 1207        0.068        0.000                      0                 1207        3.000        0.000                       0                   447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          4.942        0.000                      0                 1207        0.142        0.000                      0                 1207        4.500        0.000                       0                   443  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        4.943        0.000                      0                 1207        0.142        0.000                      0                 1207        4.500        0.000                       0                   443  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          4.942        0.000                      0                 1207        0.068        0.000                      0                 1207  
clk_out1_sys_clk    clk_out1_sys_clk_1        4.942        0.000                      0                 1207        0.068        0.000                      0                 1207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/timeout_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X7Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.090    -0.342    udm/udm_controller/in45[9]
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121    -0.439    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.798%)  route 0.106ns (36.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.595    -0.569    udm/uart_tx/clk_out1
    SLICE_X3Y79          FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=51, routed)          0.106    -0.323    udm/uart_tx/state__0[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  udm/uart_tx/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/bit_counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.866    -0.807    udm/uart_tx/clk_out1
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121    -0.435    udm/uart_tx/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 in_line_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.594    -0.570    clk_gen
    SLICE_X4Y70          FDRE                                         r  in_line_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  in_line_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.345    udm/udm_controller/udm_csr_rdata_reg[15]_0[11]
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm_n_14
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.863    -0.810    clk_gen
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.091    -0.466    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.641%)  route 0.137ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X4Y74          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.296    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.078    -0.462    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X5Y77          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.320    udm/uart_tx/databuf_reg[7]_0[5]
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.275 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[5]
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.864    -0.809    udm/uart_tx/clk_out1
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.442    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.536%)  route 0.170ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.281    testmem/ram_reg_0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.503%)  route 0.170ns (53.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[21]/Q
                         net (fo=3, routed)           0.170    -0.281    testmem/ram_reg_0[21]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.101    -0.451    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.216%)  route 0.172ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[6]/Q
                         net (fo=4, routed)           0.172    -0.278    testmem/ram_reg_0[6]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.692%)  route 0.176ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.274    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.027%)  route 0.141ns (49.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.291    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.071    -0.469    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y71      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y74      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y71      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      udm/uart_tx/clk_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y86      udm/uart_tx/clk_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y86      udm/uart_tx/clk_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y77      udm/udm_controller/tx_start_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      udm/uart_rx/bitperiod_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      udm/uart_rx/bitperiod_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      udm/uart_rx/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y74     udm/udm_controller/tr_length_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y74     udm/udm_controller/tr_length_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.140    udm/udm_controller/timeout_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.516    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.143    udm/udm_controller/timeout_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.516    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.143    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X7Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.090    -0.342    udm/udm_controller/in45[9]
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121    -0.439    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.798%)  route 0.106ns (36.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.595    -0.569    udm/uart_tx/clk_out1
    SLICE_X3Y79          FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=51, routed)          0.106    -0.323    udm/uart_tx/state__0[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  udm/uart_tx/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/bit_counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.866    -0.807    udm/uart_tx/clk_out1
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121    -0.435    udm/uart_tx/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 in_line_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.594    -0.570    clk_gen
    SLICE_X4Y70          FDRE                                         r  in_line_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  in_line_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.345    udm/udm_controller/udm_csr_rdata_reg[15]_0[11]
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm_n_14
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.863    -0.810    clk_gen
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.091    -0.466    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.641%)  route 0.137ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X4Y74          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.296    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.078    -0.462    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X5Y77          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.320    udm/uart_tx/databuf_reg[7]_0[5]
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.275 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[5]
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.864    -0.809    udm/uart_tx/clk_out1
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.442    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.536%)  route 0.170ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.281    testmem/ram_reg_0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.503%)  route 0.170ns (53.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[21]/Q
                         net (fo=3, routed)           0.170    -0.281    testmem/ram_reg_0[21]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.101    -0.451    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.216%)  route 0.172ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[6]/Q
                         net (fo=4, routed)           0.172    -0.278    testmem/ram_reg_0[6]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.692%)  route 0.176ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.274    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.027%)  route 0.141ns (49.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.291    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.071    -0.469    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y71      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y74      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y71      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      udm/uart_tx/clk_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y86      udm/uart_tx/clk_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y86      udm/uart_tx/clk_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      udm/uart_tx/clk_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75     udm/udm_controller/timeout_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y77      udm/udm_controller/tx_start_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      udm/uart_rx/bitperiod_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      udm/uart_rx/bitperiod_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      udm/uart_rx/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y74     udm/udm_controller/tr_length_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y74     udm/udm_controller/tr_length_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/timeout_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X7Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.090    -0.342    udm/udm_controller/in45[9]
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121    -0.365    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.798%)  route 0.106ns (36.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.595    -0.569    udm/uart_tx/clk_out1
    SLICE_X3Y79          FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=51, routed)          0.106    -0.323    udm/uart_tx/state__0[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  udm/uart_tx/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/bit_counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.866    -0.807    udm/uart_tx/clk_out1
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121    -0.361    udm/uart_tx/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 in_line_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.594    -0.570    clk_gen
    SLICE_X4Y70          FDRE                                         r  in_line_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  in_line_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.345    udm/udm_controller/udm_csr_rdata_reg[15]_0[11]
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm_n_14
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.863    -0.810    clk_gen
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.091    -0.392    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.641%)  route 0.137ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X4Y74          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.296    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.078    -0.388    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X5Y77          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.320    udm/uart_tx/databuf_reg[7]_0[5]
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.275 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[5]
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.864    -0.809    udm/uart_tx/clk_out1
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.368    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.536%)  route 0.170ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.281    testmem/ram_reg_0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.503%)  route 0.170ns (53.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[21]/Q
                         net (fo=3, routed)           0.170    -0.281    testmem/ram_reg_0[21]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.101    -0.377    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.216%)  route 0.172ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[6]/Q
                         net (fo=4, routed)           0.172    -0.278    testmem/ram_reg_0[6]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.692%)  route 0.176ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.274    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.027%)  route 0.141ns (49.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.291    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.071    -0.395    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[17]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[18]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[19]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.878ns (19.219%)  route 3.690ns (80.781%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     4.197    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDRE                                         r  udm/udm_controller/timeout_counter_reg[20]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[13]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[14]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[15]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.878ns (19.741%)  route 3.570ns (80.259%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.076    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y74         FDRE                                         r  udm/udm_controller/timeout_counter_reg[16]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.373     9.139    udm/udm_controller/timeout_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[0]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/timeout_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.878ns (19.774%)  route 3.562ns (80.226%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X12Y77         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           1.094     1.115    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.097     1.212 r  udm/udm_controller/tx_sendbyte[7]_i_10/O
                         net (fo=1, routed)           0.418     1.630    udm/udm_controller/tx_sendbyte[7]_i_10_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     1.727 r  udm/udm_controller/tx_sendbyte[7]_i_7/O
                         net (fo=1, routed)           0.309     2.036    udm/udm_controller/tx_sendbyte[7]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.097     2.133 r  udm/udm_controller/tx_sendbyte[7]_i_5/O
                         net (fo=9, routed)           0.649     2.782    udm/udm_controller/tx_sendbyte[7]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.097     2.879 r  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.427     3.305    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.097     3.402 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.666     4.069    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.146     9.242    udm/udm_controller/clk_out1
    SLICE_X10Y71         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X7Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.090    -0.342    udm/udm_controller/in45[9]
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X6Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121    -0.365    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.798%)  route 0.106ns (36.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.595    -0.569    udm/uart_tx/clk_out1
    SLICE_X3Y79          FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=51, routed)          0.106    -0.323    udm/uart_tx/state__0[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  udm/uart_tx/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/bit_counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.866    -0.807    udm/uart_tx/clk_out1
    SLICE_X2Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[0]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121    -0.361    udm/uart_tx/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 in_line_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.594    -0.570    clk_gen
    SLICE_X4Y70          FDRE                                         r  in_line_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  in_line_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.345    udm/udm_controller/udm_csr_rdata_reg[15]_0[11]
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm_n_14
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.863    -0.810    clk_gen
    SLICE_X5Y70          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.091    -0.392    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.641%)  route 0.137ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X4Y74          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.296    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.078    -0.388    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X5Y77          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.320    udm/uart_tx/databuf_reg[7]_0[5]
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.275 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[5]
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.864    -0.809    udm/uart_tx/clk_out1
    SLICE_X3Y77          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.368    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.536%)  route 0.170ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.281    testmem/ram_reg_0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.503%)  route 0.170ns (53.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[21]/Q
                         net (fo=3, routed)           0.170    -0.281    testmem/ram_reg_0[21]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.101    -0.377    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.216%)  route 0.172ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[6]/Q
                         net (fo=4, routed)           0.172    -0.278    testmem/ram_reg_0[6]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.692%)  route 0.176ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=3, routed)           0.176    -0.274    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.027%)  route 0.141ns (49.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.291    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X4Y75          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.071    -0.395    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.103    





