
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003605                       # Number of seconds simulated
sim_ticks                                  3605148480                       # Number of ticks simulated
final_tick                               530597587092                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156500                       # Simulator instruction rate (inst/s)
host_op_rate                                   197903                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 279549                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894672                       # Number of bytes of host memory used
host_seconds                                 12896.31                       # Real time elapsed on the host
sim_insts                                  2018277880                       # Number of instructions simulated
sim_ops                                    2552220617                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       208768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        92928                       # Number of bytes read from this memory
system.physmem.bytes_read::total               312192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       138624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            138624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          726                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2439                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1083                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1083                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1491201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57908295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1420191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25776470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86596156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1491201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1420191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2911392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38451676                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38451676                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38451676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1491201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57908295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1420191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25776470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125047832                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8645441                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143609                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550291                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214404                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1299720                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238812                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334488                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9278                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17327157                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143609                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1573300                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127726                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        593126                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621234                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8452863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.527880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4794136     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228377      2.70%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259586      3.07%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476795      5.64%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215660      2.55%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328470      3.89%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179782      2.13%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154250      1.82%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815807     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8452863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363615                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004196                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474630                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       544857                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491890                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35173                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906312                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535081                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2086                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20633361                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4940                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906312                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664742                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137425                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       148573                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332562                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263244                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19821144                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3689                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141840                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          925                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27753771                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92326810                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92326810                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10693096                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2573                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           675477                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13504                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       295553                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18616857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14985789                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29909                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6290490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18838638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          857                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8452863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772865                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.922947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2968473     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1788974     21.16%     56.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1218028     14.41%     70.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       846339     10.01%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       709261      8.39%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381664      4.52%     93.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378747      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87120      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74257      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8452863                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108675     76.52%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15502     10.92%     87.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17836     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12493670     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212339      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492550      9.96%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       785580      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14985789                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733375                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142014                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38596361                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24911729                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14551244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15127803                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724502                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239253                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906312                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54552                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9161                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18621090                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849844                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944469                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2546                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249911                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701395                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392861                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       284391                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082154                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754116                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700479                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562731                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14551244                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9527260                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26725208                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683112                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356490                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6339432                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7546551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2986223     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052375     27.20%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842888     11.17%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419604      5.56%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428489      5.68%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167313      2.22%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184116      2.44%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94835      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370708      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7546551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370708                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25796795                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38149398                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 192578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864544                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864544                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156679                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156679                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66090964                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116045                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19083403                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8645441                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3150578                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2566375                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211458                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1274289                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1217804                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332538                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9326                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3144063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17404267                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3150578                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1550342                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3830453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1139513                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        616110                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1538835                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8514747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4684294     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          334782      3.93%     58.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          272929      3.21%     62.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          656435      7.71%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          176362      2.07%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235721      2.77%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164021      1.93%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95614      1.12%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1894589     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8514747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364421                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013115                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3281666                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       602242                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3683409                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23645                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        923775                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535153                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20857657                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        923775                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3522320                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106315                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       148982                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3461344                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       352002                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20119044                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          196                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140461                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28123382                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93939617                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93939617                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17236397                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10886980                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4238                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2555                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           988300                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1897013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19643                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       285998                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18997814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4245                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15056120                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31358                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6557684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20207229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8514747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898863                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2965108     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1838397     21.59%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1165368     13.69%     70.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       885562     10.40%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       773946      9.09%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400457      4.70%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       343609      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67822      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74478      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8514747                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89437     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20147     15.59%     84.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19675     15.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12510820     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210010      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1680      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1503615      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       829995      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15056120                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.741510                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129261                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008585                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38787606                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25559924                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14671481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15185381                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57315                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       755007                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       250250                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        923775                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59227                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8285                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19002064                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1897013                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982570                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2533                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248915                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14819178                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1410186                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236942                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2217957                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2087711                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            807771                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.714103                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14681561                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14671481                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9541289                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27107994                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697019                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10101712                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12415732                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6586443                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3434                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214949                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7590971                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148453                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2930480     38.60%     38.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2111587     27.82%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       853040     11.24%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       489619      6.45%     84.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389562      5.13%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161620      2.13%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191341      2.52%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94962      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       368760      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7590971                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10101712                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12415732                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1874326                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142006                       # Number of loads committed
system.switch_cpus1.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1780788                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11190566                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253112                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       368760                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26224217                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38928747                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 130694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10101712                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12415732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10101712                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855839                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855839                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168444                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168444                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66671425                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20254128                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19227778                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3430                       # number of misc regfile writes
system.l20.replacements                          1673                       # number of replacements
system.l20.tagsinuse                     16382.338032                       # Cycle average of tags in use
system.l20.total_refs                          773402                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18057                       # Sample count of references to valid blocks.
system.l20.avg_refs                         42.831146                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1060.416317                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.691980                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   839.474312                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14443.755423                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.064723                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002362                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.051237                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881577                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         5866                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5870                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2268                       # number of Writeback hits
system.l20.Writeback_hits::total                 2268                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           64                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   64                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         5930                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5934                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         5930                       # number of overall hits
system.l20.overall_hits::total                   5934                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1631                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1673                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1631                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1673                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1631                       # number of overall misses
system.l20.overall_misses::total                 1673                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6534530                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    149653175                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      156187705                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6534530                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    149653175                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       156187705                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6534530                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    149653175                       # number of overall miss cycles
system.l20.overall_miss_latency::total      156187705                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7497                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7543                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2268                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2268                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           64                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7561                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7607                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7561                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7607                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.217554                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.221795                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.215712                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.219929                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.215712                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.219929                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 155584.047619                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91755.472103                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93357.863120                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 155584.047619                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91755.472103                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93357.863120                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 155584.047619                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91755.472103                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93357.863120                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 536                       # number of writebacks
system.l20.writebacks::total                      536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1631                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1673                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1631                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1673                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1631                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1673                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6224433                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    137522193                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    143746626                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6224433                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    137522193                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    143746626                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6224433                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    137522193                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    143746626                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217554                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.221795                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.215712                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.219929                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.215712                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.219929                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148200.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84317.714899                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85921.473999                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148200.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84317.714899                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85921.473999                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148200.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84317.714899                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85921.473999                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           766                       # number of replacements
system.l21.tagsinuse                     16382.234805                       # Cycle average of tags in use
system.l21.total_refs                          604976                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17150                       # Sample count of references to valid blocks.
system.l21.avg_refs                         35.275569                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2534.241456                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.381161                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   364.183294                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13446.428895                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.154678                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002282                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.022228                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.820705                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4941                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4942                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2892                       # number of Writeback hits
system.l21.Writeback_hits::total                 2892                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4993                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4994                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4993                       # number of overall hits
system.l21.overall_hits::total                   4994                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          723                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  763                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          726                       # number of demand (read+write) misses
system.l21.demand_misses::total                   766                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          726                       # number of overall misses
system.l21.overall_misses::total                  766                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4458405                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     60133126                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       64591531                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       263866                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       263866                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4458405                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     60396992                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        64855397                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4458405                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     60396992                       # number of overall miss cycles
system.l21.overall_miss_latency::total       64855397                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5664                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5705                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2892                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2892                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5719                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5760                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5719                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5760                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.127648                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.133742                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.054545                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.126945                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132986                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.126945                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132986                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 111460.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83171.681881                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84654.693316                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 87955.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 87955.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 111460.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83191.449036                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84667.620104                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 111460.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83191.449036                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84667.620104                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 547                       # number of writebacks
system.l21.writebacks::total                      547                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          723                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             763                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          726                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              766                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          726                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             766                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4149840                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     54478889                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     58628729                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       240376                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       240376                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4149840                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     54719265                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     58869105                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4149840                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     54719265                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     58869105                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127648                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.133742                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.126945                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132986                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.126945                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132986                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       103746                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75351.160443                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76839.749672                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80125.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 80125.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       103746                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75370.888430                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76852.617493                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       103746                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75370.888430                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76852.617493                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.666300                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629897                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933648.449807                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.666300                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068375                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824786                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621170                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621170                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621170                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621170                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621170                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11293179                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11293179                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11293179                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11293179                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11293179                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11293179                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621234                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621234                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621234                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621234                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621234                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621234                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 176455.921875                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 176455.921875                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 176455.921875                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 176455.921875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 176455.921875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 176455.921875                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6821857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6821857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6821857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6821857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6821857                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6821857                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148301.239130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 148301.239130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 148301.239130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 148301.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 148301.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 148301.239130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580784                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21054.213125                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.485281                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.514719                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888614                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111386                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085939                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701531                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701531                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2485                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2485                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787470                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787470                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787470                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14709                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          248                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14957                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14957                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14957                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14957                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    572111402                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    572111402                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10305732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10305732                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    582417134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    582417134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    582417134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    582417134                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100648                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100648                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802427                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013364                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013364                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008298                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008298                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008298                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008298                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38895.329526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38895.329526                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41555.370968                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41555.370968                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38939.435315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38939.435315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38939.435315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38939.435315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2268                       # number of writebacks
system.cpu0.dcache.writebacks::total             2268                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7212                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7212                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          184                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          184                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7396                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7396                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7497                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7497                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           64                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    202682865                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    202682865                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1793612                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1793612                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    204476477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    204476477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    204476477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    204476477                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004195                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004195                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004195                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004195                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27035.196078                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27035.196078                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28025.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28025.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27043.575850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27043.575850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27043.575850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27043.575850                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.367643                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999723749                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941211.163107                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.367643                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061487                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821102                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1538776                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1538776                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1538776                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1538776                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1538776                       # number of overall hits
system.cpu1.icache.overall_hits::total        1538776                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6541324                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6541324                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6541324                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6541324                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6541324                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6541324                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1538835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1538835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1538835                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1538835                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1538835                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1538835                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 110869.898305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 110869.898305                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 110869.898305                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 110869.898305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 110869.898305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 110869.898305                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4612962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4612962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4612962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4612962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4612962                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4612962                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112511.268293                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112511.268293                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 112511.268293                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112511.268293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 112511.268293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112511.268293                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5719                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157440864                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5975                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26349.935397                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.133795                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.866205                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883335                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116665                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1071285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1071285                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       728145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728145                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1894                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1894                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1715                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1799430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1799430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1799430                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1799430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14302                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14864                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14864                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    497837056                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    497837056                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     43422178                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     43422178                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    541259234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    541259234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    541259234                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    541259234                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       728707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       728707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1814294                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1814294                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1814294                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1814294                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013174                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000771                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008193                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008193                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34808.911761                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34808.911761                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77263.661922                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77263.661922                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36414.103471                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36414.103471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36414.103471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36414.103471                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       198931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 66310.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2892                       # number of writebacks
system.cpu1.dcache.writebacks::total             2892                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8638                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          507                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          507                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9145                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9145                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5664                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5664                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5719                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5719                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    103365351                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    103365351                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1372310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1372310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    104737661                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    104737661                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    104737661                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    104737661                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005217                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005217                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18249.532309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18249.532309                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24951.090909                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24951.090909                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18313.981640                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18313.981640                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18313.981640                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18313.981640                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
