Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1461.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 378.3
Slack: 1083.0
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   36                       
state_reg[1]/CK->Q       DFF_X1*                 rr    162.8    162.8    162.8      0.0      0.0      5.4     73.6      9    36,   36  /PD_TOP        (1.10)
i_0_0_52/A->ZN           INV_X8                  rf    175.6     12.8     12.7      0.1     15.3      4.0     25.7      6    36,   36  /PD_TOP        (1.10)
i_0_0_39/A->ZN           AOI21_X4                fr    222.7     47.1     47.0      0.1      5.9      2.3     11.6      3    36,   36  /PD_TOP        (1.10)
i_0_0_11/A->ZN           AOI21_X4                rf    240.4     17.7     17.7      0.0     30.2      0.7      4.6      1    36,   36  /PD_TOP        (1.10)
i_0_0_9/A->ZN            AOI21_X4                fr    279.5     39.1     39.1      0.0      7.9      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_8/A2->ZN           NOR2_X4                 rf    291.5     12.0     12.0      0.0     22.2      0.7      3.1      1    36,   36  /PD_TOP        (1.10)
i_0_0_7/A->ZN            AOI211_X2               fr    366.3     74.8     74.8      0.0      5.3      0.7      4.9      1    36,   36  /PD_TOP        (1.10)
i_0_0_6/A2->ZN           NOR2_X2                 rf    378.3     12.0     12.0      0.0     45.6      0.7      1.8      1    36,   36  /PD_TOP        (1.10)
state_reg[0]/D           DFF_X1                   f    378.3      0.0               0.0      4.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[4]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1461.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 939.4
Slack: 521.9
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[4]                    {set_input_delay}        f    700.0    700.0    700.0                        5.3     11.5      2     0,   36                       
i_0_0_46/A2->ZN          NOR3_X4                 fr    778.0     78.0     77.6      0.4    100.0      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_45/B1->ZN          AOI21_X4                rf    806.6     28.6     28.6      0.0     28.4      3.1     19.6      4    36,   36  /PD_TOP        (1.10)
i_0_0_9/B2->ZN           AOI21_X4                fr    840.6     34.0     33.9      0.1     14.0      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_8/A2->ZN           NOR2_X4                 rf    852.6     12.0     12.0      0.0     22.2      0.7      3.1      1    36,   36  /PD_TOP        (1.10)
i_0_0_7/A->ZN            AOI211_X2               fr    927.4     74.8     74.8      0.0      5.3      0.7      4.9      1    36,   36  /PD_TOP        (1.10)
i_0_0_6/A2->ZN           NOR2_X2                 rf    939.4     12.0     12.0      0.0     45.6      0.7      1.8      1    36,   36  /PD_TOP        (1.10)
state_reg[0]/D           DFF_X1                   f    939.4      0.0               0.0      4.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: display[0]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 239.6
Slack: 810.4
Logic depth: 3
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   36                       
state_reg[1]/CK->Q       DFF_X1*                 rr    162.8    162.8    162.8      0.0      0.0      5.4     73.6      9    36,   36  /PD_TOP        (1.10)
i_0_0_52/A->ZN           INV_X8                  rf    175.6     12.8     12.7      0.1     15.3      4.0     25.7      6    36,   36  /PD_TOP        (1.10)
i_0_0_5/A2->ZN           NOR2_X4                 fr    221.9     46.3     46.2      0.1      5.9      0.6     19.5      2    36,   36  /PD_TOP        (1.10)
i_0_0_4/A1->ZN           NOR2_X4                 rf    239.2     17.3     17.3      0.0     33.0      4.7     14.7      1    36,   36  /PD_TOP        (1.10)
display[0]                                        f    239.6      0.4               0.4      8.0                             36,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
