Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Tue Feb 22 17:40:06 2022
| Host             : pablo-MAX-G0101 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file hw_top_edu_bbt_power_routed.rpt -pb hw_top_edu_bbt_power_summary_routed.pb -rpx hw_top_edu_bbt_power_routed.rpx
| Design           : hw_top_edu_bbt
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.233        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.171        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        9 |       --- |             --- |
| Slice Logic              |     0.009 |    17242 |       --- |             --- |
|   LUT as Logic           |     0.007 |     7211 |     20800 |           34.67 |
|   LUT as Distributed RAM |    <0.001 |      152 |      9600 |            1.58 |
|   CARRY4                 |    <0.001 |      893 |      8150 |           10.96 |
|   Register               |    <0.001 |     6504 |     41600 |           15.63 |
|   LUT as Shift Register  |    <0.001 |      255 |      9600 |            2.66 |
|   F7/F8 Muxes            |    <0.001 |       47 |     32600 |            0.14 |
|   Others                 |     0.000 |      930 |       --- |             --- |
| Signals                  |     0.011 |    14930 |       --- |             --- |
| Block RAM                |    <0.001 |       13 |        50 |           26.00 |
| MMCM                     |     0.122 |        1 |         5 |           20.00 |
| DSPs                     |     0.010 |       73 |        90 |           81.11 |
| I/O                      |     0.006 |       28 |       210 |           13.33 |
| Static Power             |     0.062 |          |           |                 |
| Total                    |     0.233 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.052 |       0.046 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.079 |       0.068 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_i                                                                                      | clk_i                                                                |            10.0 |
| clk_out1_clk_wiz_0                                                                         | u_clk_mmcm/inst/clk_out1_clk_wiz_0                                   |            62.5 |
| clk_out2_clk_wiz_0                                                                         | u_clk_mmcm/inst/clk_out2_clk_wiz_0                                   |            10.0 |
| clkfbout_clk_wiz_0                                                                         | u_clk_mmcm/inst/clkfbout_clk_wiz_0                                   |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| u_system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                    | u_system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK               |            33.3 |
| u_system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                  | u_system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0       |            33.3 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| hw_top_edu_bbt           |     0.171 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
|   u_clk_mmcm             |     0.123 |
|     inst                 |     0.123 |
|   u_system_wrapper       |     0.019 |
|     system_i             |     0.013 |
|       microblaze_0       |     0.008 |
|   u_top                  |     0.028 |
|     u_ila0               |     0.002 |
|       U0                 |     0.002 |
|     u_modem              |     0.025 |
|       u_dem              |     0.025 |
+--------------------------+-----------+


