
leds_elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e59f0010 	ldr	r0, [pc, #16]	; 18 <halt_loop+0x4>
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	e3a0da01 	mov	sp, #4096	; 0x1000
  10:	eb000006 	bl	30 <main>

00000014 <halt_loop>:
  14:	eafffffe 	b	14 <halt_loop>
  18:	56000010 	undefined instruction 0x56000010

0000001c <wait>:
  1c:	e12fff1e 	bx	lr

00000020 <led_init>:
  20:	e3a02b55 	mov	r2, #87040	; 0x15400
  24:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  28:	e5832010 	str	r2, [r3, #16]
  2c:	e12fff1e 	bx	lr

00000030 <main>:
  30:	e3a03b55 	mov	r3, #87040	; 0x15400
  34:	e3a00456 	mov	r0, #1442840576	; 0x56000000
  38:	e5803010 	str	r3, [r0, #16]
  3c:	e3a01001 	mov	r1, #1
  40:	e3a03005 	mov	r3, #5
  44:	e1e02311 	mvn	r2, r1, lsl r3
  48:	e2833001 	add	r3, r3, #1
  4c:	e3530008 	cmp	r3, #8
  50:	e5802014 	str	r2, [r0, #20]
  54:	c3a03005 	movgt	r3, #5
  58:	eafffff9 	b	44 <main+0x14>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8cc8>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
