<?xml version="1.0" encoding="UTF-8"?>
<module id="AES" HW_revision="1.0">
    <group id="AES_GPRCM" name="AES_GPRCM" instances="1" offset="0x800" instaddr="0x100" description="">
        <register id="AES_PWREN" width="32" offset="0x0" description="Power enable">
            <bitfield id="ENABLE" description="Enable the power" begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="DISABLE" value="0x0" description="Disable Power"/>
                <bitenum id="ENABLE" value="0x1" description="Enable Power"/>
            </bitfield>
        </register>
        <register id="AES_RSTCTL" width="32" offset="0x4" description="Reset Control">
            <bitfield id="RESETSTKYCLR" description="Clear the RESETSTKY bit in the STAT register" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NOP" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear reset sticky bit"/>
            </bitfield>
            <bitfield id="RESETASSERT" description="Assert reset to the peripheral" begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="NOP" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="ASSERT" value="0x1" description="Assert reset"/>
            </bitfield>
        </register>
        <register id="AES_STAT" width="32" offset="0x14" description="Status Register">
            <bitfield id="RESETSTKY" description="This bit indicates, if the peripheral was reset, since this bit was cleared by RESETSTKYCLR in the RSTCTL register" begin="16" end="16" width="1" rwaccess="R">
                <bitenum id="NORES" value="0x0" description="The peripheral has not been reset since this bit was last cleared by RESETSTKYCLR in the RSTCTL register"/>
                <bitenum id="RESET" value="0x1" description="The peripheral was reset since the last bit clear"/>
            </bitfield>
        </register>
    </group>
    <register id="AES_PDBGCTL" width="32" offset="0x1018" description="Peripheral Debug Control">
        <bitfield id="FREE" description="Free run control" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="STOP" value="0x0" description="The peripheral freezes functionality while the Core Halted input is asserted and resumes when it is deasserted."/>
            <bitenum id="RUN" value="0x1" description="The peripheral ignores the state of the Core Halted input"/>
        </bitfield>
        <bitfield id="SOFT" description="Soft halt boundary control. This function is only available, if [FREE] is set to 'STOP'" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="IMMEDIATE" value="0x0" description="The peripheral will halt immediately, even if the resultant state will result in corruption if the system is restarted"/>
            <bitenum id="DELAYED" value="0x1" description="The peripheral blocks the debug freeze until it has reached a boundary where it can resume without corruption"/>
        </bitfield>
    </register>
    <group id="AES_INT_EVENT0" name="AES_INT_EVENT0" instances="1" offset="0x1020" instaddr="0x30" description="">
        <register id="AES_INT_EVENT0_IIDX" width="32" offset="0x0" description="Interrupt Index Register">
            <bitfield id="STAT" description="Interrupt index status" begin="7" end="0" width="8" rwaccess="R">
                <bitenum id="NO_INTR" value="0x0" description="No interrupt pending"/>
                <bitenum id="AESRDY" value="0x1" description="AES ready interrupt, set when the selected AES operation was completed and the result can be read from AESADOUT"/>
                <bitenum id="DMA0" value="0x2" description="AES trigger 0 DMA"/>
                <bitenum id="DMA1" value="0x3" description="AES trigger 1 DMA"/>
                <bitenum id="DMA2" value="0x4" description="AES trigger 2 DMA"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT0_IMASK" width="32" offset="0x8" description="Interrupt mask">
            <bitfield id="AESRDY" description="AES ready interrupt, set when the selected AES operation was completed and the result can be read from AESADOUT." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
            <bitfield id="DMA0" description="DMA0 event mask." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
            <bitfield id="DMA1" description="DMA1 event mask." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
            <bitfield id="DMA2" description="DMA2 event mask." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT0_RIS" width="32" offset="0x10" description="Raw interrupt status">
            <bitfield id="AESRDY" description="AES ready interrupt, set when the selected AES operation was completed and the result can be read from AESADOUT." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
            <bitfield id="DMA0" description="DMA0 event" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
            <bitfield id="DMA1" description="DMA1 event" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
            <bitfield id="DMA2" description="DMA2 event" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT0_MIS" width="32" offset="0x18" description="Masked interrupt status">
            <bitfield id="AESRDY" description="AES ready interrupt, set when the selected AES operation was completed and the result can be read from AESADOUT." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
            <bitfield id="DMA0" description="DMA0 event" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
            <bitfield id="DMA1" description="DMA1 event" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
            <bitfield id="DMA2" description="DMA2 event" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT0_ISET" width="32" offset="0x20" description="Interrupt set">
            <bitfield id="AESRDY" description="AES ready interrupt, set when the selected AES operation was completed and the result can be read from AESADOUT." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
            <bitfield id="DMA0" description="DMA0" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
            <bitfield id="DMA1" description="DMA1" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
            <bitfield id="DMA2" description="DMA2" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT0_ICLR" width="32" offset="0x28" description="Interrupt clear">
            <bitfield id="AESRDY" description="AES ready interrupt, set when the selected AES operation was completed and the result can be read from AESADOUT." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
            <bitfield id="DMA0" description="DMA0" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
            <bitfield id="DMA1" description="DMA1" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
            <bitfield id="DMA2" description="DMA2" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
        </register>
    </group>
    <group id="AES_INT_EVENT1" name="AES_INT_EVENT1" instances="1" offset="0x1050" instaddr="0x30" description="">
        <register id="AES_INT_EVENT1_IIDX" width="32" offset="0x0" description="Interrupt Index Register">
            <bitfield id="STAT" description="Interrupt index status" begin="7" end="0" width="8" rwaccess="R">
                <bitenum id="NO_INTR" value="0x0" description="No interrupt pending"/>
                <bitenum id="DMA0" value="0x2" description="AES trigger 0 DMA"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT1_IMASK" width="32" offset="0x8" description="Interrupt mask">
            <bitfield id="DMA0" description="DMA0 event mask." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT1_RIS" width="32" offset="0x10" description="Raw interrupt status">
            <bitfield id="DMA0" description="DMA0 event" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT1_MIS" width="32" offset="0x18" description="Masked interrupt status">
            <bitfield id="DMA0" description="DMA0 event" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT1_ISET" width="32" offset="0x20" description="Interrupt set">
            <bitfield id="DMA0" description="DMA0" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT1_ICLR" width="32" offset="0x28" description="Interrupt clear">
            <bitfield id="DMA0" description="DMA0 event" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
        </register>
    </group>
    <group id="AES_INT_EVENT2" name="AES_INT_EVENT2" instances="1" offset="0x1080" instaddr="0x30" description="">
        <register id="AES_INT_EVENT2_IIDX" width="32" offset="0x0" description="Interrupt Index Register">
            <bitfield id="STAT" description="Interrupt index status" begin="7" end="0" width="8" rwaccess="R">
                <bitenum id="NO_INTR" value="0x0" description="No interrupt pending"/>
                <bitenum id="DMA1" value="0x3" description="AES trigger 1 DMA"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT2_IMASK" width="32" offset="0x8" description="Interrupt mask">
            <bitfield id="DMA1" description="DMA1 event mask." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT2_RIS" width="32" offset="0x10" description="Raw interrupt status">
            <bitfield id="DMA1" description="DMA1 event" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT2_MIS" width="32" offset="0x18" description="Masked interrupt status">
            <bitfield id="DMA1" description="DMA1 event" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT2_ISET" width="32" offset="0x20" description="Interrupt set">
            <bitfield id="DMA1" description="DMA1 event" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT2_ICLR" width="32" offset="0x28" description="Interrupt clear">
            <bitfield id="DMA1" description="DMA1 event" begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
        </register>
    </group>
    <group id="AES_INT_EVENT3" name="AES_INT_EVENT3" instances="1" offset="0x10B0" instaddr="0x30" description="">
        <register id="AES_INT_EVENT3_IIDX" width="32" offset="0x0" description="Interrupt Index Register">
            <bitfield id="STAT" description="Interrupt index status" begin="7" end="0" width="8" rwaccess="R">
                <bitenum id="NO_INTR" value="0x0" description="No interrupt pending"/>
                <bitenum id="DMA2" value="0x4" description="AES trigger 2 DMA"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT3_IMASK" width="32" offset="0x8" description="Interrupt mask">
            <bitfield id="DMA2" description="DMA2 event mask." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT3_RIS" width="32" offset="0x10" description="Raw interrupt status">
            <bitfield id="DMA2" description="DMA2 event" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT3_MIS" width="32" offset="0x18" description="Masked interrupt status">
            <bitfield id="DMA2" description="DMA2 event" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occured"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT3_ISET" width="32" offset="0x20" description="Interrupt set">
            <bitfield id="DMA2" description="DMA2 event" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set Interrupt"/>
            </bitfield>
        </register>
        <register id="AES_INT_EVENT3_ICLR" width="32" offset="0x28" description="Interrupt clear">
            <bitfield id="DMA2" description="DMA2 event" begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
            </bitfield>
        </register>
    </group>
    <register id="AES_EVT_MODE" width="32" offset="0x10E0" description="Event Mode">
        <bitfield id="INT0_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT0]" begin="1" end="0" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
            <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
        <bitfield id="EVT1_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT1]" begin="3" end="2" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
            <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
        <bitfield id="EVT2_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT2]" begin="5" end="4" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
            <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
        <bitfield id="EVT3_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT2]" begin="7" end="6" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
            <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
    </register>
    <register id="AES_AESACTL0" width="32" offset="0x1100" description="AES accelerator control register 0">
        <bitfield id="OPx" description="AES operation.
The AESOPx bits are not reset by AESSWRST = 1. Writes are ignored when AESCMEN = 1 and AESBLKCNTx &gt; 0.
00b = Encryption.
01b = Decryption. The provided key is the same key used for encryption.
10b = Generate first round key required for decryption.
11b = Decryption. The provided key is the first round key required for decryption." begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="OP0" value="0x0" description="Encryption"/>
            <bitenum id="OP1" value="0x1" description="Decryption. The provided key is the same key used for encryption."/>
            <bitenum id="OP2" value="0x2" description="Generate first round key required for decryption."/>
            <bitenum id="OP3" value="0x3" description="Decryption. The provided key is the first round key required for decryption."/>
        </bitfield>
        <bitfield id="KLx" description="AES key length. 
These bits define which of the 1 AES standards is performed. The AESKLx bits are not reset by AESSWRST = 1. Writes are ignored when AESCMEN = 1 and AESBLKCNTx &gt; 0." begin="3" end="2" width="2" rwaccess="R/W">
            <bitenum id="AES128" value="0x0" description="The key size is 128 bit."/>
            <bitenum id="AES256" value="0x2" description="The key size is 256 bit."/>
        </bitfield>
        <bitfield id="CMx" description="AES cipher mode select. These bits are ignored for AESCMEN = 0. Writes are ignored when AESCMEN = 1 and AESBLKCNTx &gt; 0.
00b = ECB
01b = CBC
10b = OFB
11b = CFB" begin="6" end="5" width="2" rwaccess="R/W">
            <bitenum id="ECB" value="0x0" description="ECB"/>
            <bitenum id="CBC" value="0x1" description="CBC"/>
            <bitenum id="OFB" value="0x2" description="OFB"/>
            <bitenum id="CFB" value="0x3" description="CFB"/>
        </bitfield>
        <bitfield id="SWRST" description="AES software reset. 
Immediately resets the complete AES accelerator module even when busy except for the AESRDYIE, the AESKLx and the AESOPx bits. It also clears the (internal) state memory. The AESSWRST bit is automatically reset and is always read as zero.
0b = No reset
1b = Reset AES accelerator module" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="NORST" value="0x0" description="No reset."/>
            <bitenum id="RST" value="0x1" description="Reset AES accelerator module."/>
        </bitfield>
        <bitfield id="ERRFG" description="AES error flag. 
AESAKEY or AESADIN were written while an AES operation was in progress. The bit must be cleared by software.
0b = No error
1b = Error occurred" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="NOERR" value="0x0" description="No error"/>
            <bitenum id="ERR" value="0x1" description="Error occurred"/>
        </bitfield>
        <bitfield id="CMEN" description="AESCMEN enables the support of the cipher modes ECB, CBC, OFB and CFB together with the DMA. Writes are ignored when AESCMEN = 1 and AESBLKCNTx &gt; 0.
0 = No DMA triggers are generated.
1 = DMA cipher mode support operation is enabled and the corresponding DMA triggers are generated." begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="No DMA triggers are generated."/>
            <bitenum id="ENABLE" value="0x1" description="DMA cipher mode support operation is enabled and the corresponding DMA triggers are generated."/>
        </bitfield>
    </register>
    <register id="AES_AESACTL1" width="32" offset="0x1104" description="AES accelerator control register 1">
        <bitfield id="BLKCNTx" description="Cipher Block Counter. Number of blocks to be encrypted or decrypted with block cipher modes enabled (AESCMEN = 1). Ignored if AESCMEN = 0. The block counter decrements with each performed encryption or decryption. Writes are ignored when AESCMEN = 1 and AESBLKCNTx &gt; 0." begin="7" end="0" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest value"/>
            <bitenum id="ENABLE" value="0xFF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="AES_AESASTAT" width="32" offset="0x1108" description="aes accelerator status register">
        <bitfield id="BUSY" description="AES accelerator module busy; encryption, decryption, or key generation in progress. 
0 = Not busy 
1 = Busy" begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="IDLE" value="0x0" description="Not busy"/>
            <bitenum id="BUSY" value="0x1" description="Busy"/>
        </bitfield>
        <bitfield id="KEYWR" description="All bytes written to AESAKEY. This bit can be modified by software but it must not be reset by software (10) if AESCMEN=1. Changing its state by software also resets the AESKEYCNTx bits. AESKEYWR is reset by PUC, AESSWRST, an error condition, changing AESOPx, changing AESKLx, and the start to (over)write a new key. Because it is reset when AESOPx is changed it can be set by software again to indicate that the loaded key is still valid." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="NALL" value="0x0" description="Not all bytes written"/>
            <bitenum id="ALL" value="0x1" description="All bytes written"/>
        </bitfield>
        <bitfield id="DINWR" description="All 16 bytes written to AESADIN, AESAXDIN or AESAXIN. Changing its state by software also resets the AESDINCNTx bits. AESDINWR is reset by PUC, AESSWRST, an error condition, changing AESOPx, changing AESKLx, the start to (over)write the data, and when the AES accelerator is busy. Because it is reset when AESOPx or AESKLx is changed it can be set by software again to indicate that the current data is still valid. 
0 = Not all bytes written 
1 = All bytes written" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="NALL" value="0x0" description="Not all bytes written"/>
            <bitenum id="ALL" value="0x1" description="All bytes written"/>
        </bitfield>
        <bitfield id="DOUTRD" description="All 16 bytes read from AESADOUT. AESDOUTRD is reset by PUC, AESSWRST, an error condition, changing AESOPx, changing AESKLx, when the AES accelerator is busy, and when the output data is read again. 
0 = Not all bytes read
1 = All bytes read" begin="3" end="3" width="1" rwaccess="R">
            <bitenum id="NALL" value="0x0" description="Not all bytes read"/>
            <bitenum id="ALL" value="0x1" description="All bytes read"/>
        </bitfield>
        <bitfield id="KEYCNTx" description="Bytes written to AESAKEY when AESKLx = 00, half-words written to AESAKEY if AESKLx = b10. Reset when AESKEYWR is reset. If AESKEYCNTx = 0 and AESKEYWR = 0, no bytes were written. If AESKEYCNTx = 0 and AESKEYWR = 1, all bytes were written." begin="7" end="4" width="4" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DINCNTx" description="Bytes written to AESADIN, AESAXDIN or AESAXIN. Reset when AESDINWR is reset. If AESDINCNTx = 0 and AESDINWR = 0, no bytes were written. If AESDINCNTx = 0 and AESDINWR = 1, all bytes were written." begin="11" end="8" width="4" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DOUTCNTx" description="Bytes read from AESADOUT. Reset when AESDOUTRD is reset. If AESDOUTCNTx = 0 and AESDOUTRD = 0, no bytes were read. If AESDOUTCNTx = 0 and AESDOUTRD = 1, all bytes were read." begin="15" end="12" width="4" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="AES_AESAKEY" width="32" offset="0x110C" description="aes accelerator key register">
        <bitfield id="KEY0x" description="AES key byte n when AESAKEY is written as word. AES next key byte when AESAKEY is written as byte. Do not mix word and byte access. Always reads as zero. The key is reset by PUC or by AESSWRST = 1." begin="7" end="0" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="KEY1x" description="AES key byte n+1 when AESAKEY is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero. The key is reset by PUC or by AESSWRST = 1." begin="15" end="8" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="KEY2x" description="AES key byte n+2 when AESAKEY is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero. The key is reset by PUC or by AESSWRST = 1." begin="23" end="16" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="KEY3x" description="AES key byte n+3 when AESAKEY is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero. The key is reset by PUC or by AESSWRST = 1." begin="31" end="24" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="AES_AESADIN" width="32" offset="0x1110" description="aes accelerator data in register">
        <bitfield id="DIN0x" description="AES data in byte n when AESADIN is written as word. AES next data in byte when AESADIN is written as byte. Do not mix word and byte access. Always reads as zero." begin="7" end="0" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DIN1x" description="AES data in byte n+1 when AESADIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="15" end="8" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DIN2x" description="AES data in byte n+2 when AESADIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="23" end="16" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DIN3x" description="AES data in byte n+3 when AESADIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="31" end="24" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="AES_AESADOUT" width="32" offset="0x1114" description="aes accelerator data out register">
        <bitfield id="DOUT0x" description="AES data out byte n when AESADOUT is read as word. AES next data out byte when AESADOUT is read as byte. Do not mix word and byte access." begin="7" end="0" width="8" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DOUT1x" description="AES data out byte n+1 when AESADOUT is read as word. Do not use these bits for byte access. Do not mix word and byte access." begin="15" end="8" width="8" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DOUT2x" description="AES data out byte n+2 when AESADOUT is read as word. Do not use these bits for byte access. Do not mix word and byte access." begin="23" end="16" width="8" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="DOUT3x" description="AES data out byte n+3 when AESADOUT is read as word. Do not use these bits for byte access. Do not mix word and byte access." begin="31" end="24" width="8" rwaccess="R">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="AES_AESAXDIN" width="32" offset="0x1118" description="aes accelerator xored data in register">
        <bitfield id="XDIN0x" description="AES data in byte n when AESAXDIN is written as word. AES next data in byte when AESAXDIN is written as byte. Do not mix word and byte access. Always reads as zero." begin="7" end="0" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="XDIN1x" description="AES data in byte n+1 when AESAXDIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="15" end="8" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="XDIN2x" description="AES data in byte n+2 when AESAXDIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="23" end="16" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="XDIN3x" description="AES data in byte n+3 when AESAXDIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="31" end="24" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="AES_AESAXIN" width="32" offset="0x111C" description="aes accelerator xored data in register (no trigger)">
        <bitfield id="XIN0x" description="AES data in byte n when AESAXIN is written as word. AES next data in byte when AESAXIN is written as byte. Do not mix word and byte access. Always reads as zero." begin="7" end="0" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="XIN1x" description="AES data in byte n+1 when AESAXIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="15" end="8" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="XIN2x" description="AES data in byte n+2 when AESAXIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="23" end="16" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="XIN3x" description="AES data in byte n+3 when AESAXIN is written as word. Do not use these bits for byte access. Do not mix word and byte access. Always reads as zero." begin="31" end="24" width="8" rwaccess="R/W">
            <bitenum id="MINNUM" value="0x0" description="Smallest possible value"/>
            <bitenum id="MAXNUM" value="0xFF" description="Highest possible value"/>
        </bitfield>
    </register>
</module>
