Project Information                           c:\max2work\anlgtst\anlv71v2.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 07/09/97 17:13:21

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

anlv71v2  EPM7128LC84      34       25       0      72      38          56 %

User Pins:                 34       25       0  



Project Information                           c:\max2work\anlgtst\anlv71v2.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 5, File c:\max2work\anlgtst\yblanka.tdf:
   Symbolic name "txt7" was declared but never used
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                           c:\max2work\anlgtst\anlv71v2.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                           c:\max2work\anlgtst\anlv71v2.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

anlv71v2@83                       CLK
anlv71v2@22                       GATE
anlv71v2@62                       TCK
anlv71v2@5                        TC0
anlv71v2@6                        TC1
anlv71v2@8                        TC2
anlv71v2@14                       TDI
anlv71v2@71                       TDO
anlv71v2@23                       TMS
anlv71v2@4                        TXTON
anlv71v2@24                       TXT_ON
anlv71v2@52                       TXT0
anlv71v2@51                       TXT1
anlv71v2@50                       TXT2
anlv71v2@49                       TXT3
anlv71v2@48                       TXT4
anlv71v2@46                       TXT5
anlv71v2@45                       TXT6
anlv71v2@44                       TXT7
anlv71v2@81                       VD2
anlv71v2@80                       VD3
anlv71v2@79                       VD4
anlv71v2@77                       VD5
anlv71v2@76                       VD6
anlv71v2@75                       VD7
anlv71v2@74                       VD8
anlv71v2@73                       VD9
anlv71v2@9                        V4
anlv71v2@10                       V5
anlv71v2@11                       V6
anlv71v2@12                       V7
anlv71v2@15                       V8
anlv71v2@16                       V9
anlv71v2@17                       V10
anlv71v2@18                       V11
anlv71v2@68                       YD0
anlv71v2@67                       YD1
anlv71v2@65                       YD2
anlv71v2@64                       YD3
anlv71v2@63                       YD4
anlv71v2@61                       YD5
anlv71v2@60                       YD6
anlv71v2@58                       YD7
anlv71v2@57                       YD8
anlv71v2@56                       YD9
anlv71v2@55                       YD10
anlv71v2@54                       YD11
anlv71v2@28                       Y0
anlv71v2@29                       Y1
anlv71v2@30                       Y2
anlv71v2@31                       Y3
anlv71v2@33                       Y4
anlv71v2@34                       Y5
anlv71v2@35                       Y6
anlv71v2@36                       Y7
anlv71v2@37                       Y8
anlv71v2@39                       Y9
anlv71v2@40                       Y10
anlv71v2@41                       Y11


Project Information                           c:\max2work\anlgtst\anlv71v2.rpt

** FILE HIERARCHY **



|count5:22|
|uvblank:24|
|yblanka:25|
|yblanka:25|lpm_add_sub:textadd|
|yblanka:25|lpm_add_sub:textadd|p8fadd:lookahead_add0|


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

***** Logic for device 'anlv71v2' compiled without errors.




Device: EPM7128LC84
Turbo: ON
Security: OFF


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** ERROR SUMMARY **

Info: Chip 'anlv71v2' in device 'EPM7128LC84' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                             
                                                                             
                                                                             
                                   T                                         
                                   X                                         
                       T  G  T  T  T  V  G  G  G  C  G  V  V  V  V  V  V  V  
              V  V  V  C  N  C  C  O  C  N  N  N  L  N  D  D  D  C  D  D  D  
              6  5  4  2  D  1  0  N  C  D  D  D  K  D  2  3  4  C  5  6  7  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      V7 | 12                                                              74 | VD8 
     VCC | 13                                                              73 | VD9 
     TDI | 14                                                              72 | GND 
      V8 | 15                                                              71 | TDO 
      V9 | 16                                                              70 | RESERVED 
     V10 | 17                                                              69 | RESERVED 
     V11 | 18                                                              68 | YD0 
     GND | 19                                                              67 | YD1 
RESERVED | 20                                                              66 | VCC 
RESERVED | 21                                                              65 | YD2 
    GATE | 22                         EPM7128LC84                          64 | YD3 
     TMS | 23                                                              63 | YD4 
  TXT_ON | 24                                                              62 | TCK 
RESERVED | 25                                                              61 | YD5 
     VCC | 26                                                              60 | YD6 
RESERVED | 27                                                              59 | GND 
      Y0 | 28                                                              58 | YD7 
      Y1 | 29                                                              57 | YD8 
      Y2 | 30                                                              56 | YD9 
      Y3 | 31                                                              55 | YD10 
     GND | 32                                                              54 | YD11 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              Y  Y  Y  Y  Y  V  Y  Y  Y  G  V  T  T  T  G  T  T  T  T  T  V  
              4  5  6  7  8  C  9  1  1  N  C  X  X  X  N  X  X  X  X  X  C  
                             C     0  1  D  C  T  T  T  D  T  T  T  T  T  C  
                                               7  6  5     4  3  2  1  0     
                                                                             
                                                                             
                                                                             
                                                                             


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   8/ 8(100%)  12/16( 75%)  22/36( 61%) 
B:    LC17 - LC32     4/16( 25%)   6/ 8( 75%)   0/16(  0%)   4/36( 11%) 
C:    LC33 - LC48     4/16( 25%)   6/ 8( 75%)   0/16(  0%)   4/36( 11%) 
D:    LC49 - LC64    15/16( 93%)   8/ 8(100%)  15/16( 93%)  26/36( 72%) 
E:    LC65 - LC80     6/16( 37%)   8/ 8(100%)  16/16(100%)  18/36( 50%) 
F:    LC81 - LC96    13/16( 81%)   8/ 8(100%)  15/16( 93%)  13/36( 36%) 
G:   LC97 - LC112     1/16(  6%)   6/ 8( 75%)   0/16(  0%)   1/36(  2%) 
H:  LC113 - LC128    13/16( 81%)   8/ 8(100%)  15/16( 93%)  18/36( 50%) 


Total dedicated input pins used:                 1/4    ( 25%)
Total I/O pins used:                            58/64   ( 90%)
Total logic cells used:                         72/128  ( 56%)
Total shareable expanders used:                 38/128  ( 29%)
Total Turbo logic cells used:                   72/128  ( 56%)
Total shareable expanders not available (n/a):  35/128  ( 27%)

Total input pins required:                      34
Total output pins required:                     25
Total bidirectional pins required:               0
Total logic cells required:                     72
Total flipflops required:                       44
Total shareable expanders in database:          37

Synthesized logic cells:                        25/ 128 ( 19%)



Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  22   (17)  (B)      INPUT              0      0   0    0    0    0   20  GATE
  62   (96)  (F)      INPUT              0      0   0    0    0    0    0  TCK
  14   (32)  (B)      INPUT              0      0   0    0    0    1    0  TDI
  23   (48)  (C)      INPUT              0      0   0    0    0    0    0  TMS
  24   (46)  (C)      INPUT              0      0   0    0    0    1    0  TXT_ON
  52   (80)  (E)      INPUT              0      0   0    0    0    7    1  TXT0
  51   (77)  (E)      INPUT              0      0   0    0    0    6    1  TXT1
  50   (75)  (E)      INPUT              0      0   0    0    0    5    1  TXT2
  49   (73)  (E)      INPUT              0      0   0    0    0    4    1  TXT3
  48   (72)  (E)      INPUT              0      0   0    0    0    3    0  TXT4
  46   (69)  (E)      INPUT              0      0   0    0    0    2    0  TXT5
  45   (67)  (E)      INPUT              0      0   0    0    0    1    0  TXT6
  44   (65)  (E)      INPUT              0      0   0    0    0    3    1  TXT7
  81  (128)  (H)      INPUT              0      0   0    0    0    0    1  VD2
  80  (126)  (H)      INPUT              0      0   0    0    0    0    1  VD3
  79  (125)  (H)      INPUT              0      0   0    0    0    0    1  VD4
  77  (123)  (H)      INPUT              0      0   0    0    0    0   15  VD5
  76  (120)  (H)      INPUT              0      0   0    0    0    0   17  VD6
  75  (118)  (H)      INPUT              0      0   0    0    0    0   17  VD7
  74  (117)  (H)      INPUT              0      0   0    0    0    0   18  VD8
  73  (115)  (H)      INPUT              0      0   0    0    0    0   18  VD9
  68  (105)  (G)      INPUT              0      0   0    0    0    0    1  YD0
  67  (104)  (G)      INPUT              0      0   0    0    0    0    1  YD1
  65  (101)  (G)      INPUT              0      0   0    0    0    0    1  YD2
  64   (99)  (G)      INPUT              0      0   0    0    0    0    1  YD3
  63   (97)  (G)      INPUT              0      0   0    0    0    0    1  YD4
  61   (94)  (F)      INPUT              0      0   0    0    0    0    1  YD5
  60   (93)  (F)      INPUT              0      0   0    0    0    0    1  YD6
  58   (91)  (F)      INPUT              0      0   0    0    0    0    1  YD7
  57   (88)  (F)      INPUT              0      0   0    0    0    0   18  YD8
  56   (86)  (F)      INPUT              0      0   0    0    0    0   19  YD9
  55   (85)  (F)      INPUT              0      0   0    0    0    0   19  YD10
  54   (83)  (F)      INPUT              0      0   0    0    0    0   18  YD11


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5     14    A         FF  +  t        0      0   0    1    2    3   46  TC0 (|count5:22|:34)
   6     13    A         FF  +  t        0      0   0    1    3    2   46  TC1 (|count5:22|:33)
   8     11    A         FF  +  t        1      0   1    1    4    1   41  TC2 (|count5:22|:32)
  71    112    G     OUTPUT     t        0      0   0    1    0    0    0  TDO
   4     16    A     OUTPUT     t        0      0   0    1    0    0    0  TXTON
   9      8    A         FF  +  t        0      0   0    0    1    0    0  V4 (|uvblank:24|:55)
  10      6    A         FF  +  t        0      0   0    0    1    0    0  V5 (|uvblank:24|:54)
  11      5    A         FF  +  t        0      0   0    0    1    0    0  V6 (|uvblank:24|:53)
  12      3    A         FF  +  t        0      0   0    0    1    0    0  V7 (|uvblank:24|:52)
  15     29    B         FF  +  t        0      0   0    0    1    0    0  V8 (|uvblank:24|:51)
  16     27    B         FF  +  t        0      0   0    0    1    0    0  V9 (|uvblank:24|:50)
  17     25    B         FF  +  t        0      0   0    0    1    0    0  V10 (|uvblank:24|:49)
  18     24    B         FF  +  t        0      0   0    0    1    0    0  V11 (|uvblank:24|:48)
  28     40    C         FF  +  t        0      0   0    0    1    0    0  Y0 (|yblanka:25|:102)
  29     38    C         FF  +  t        0      0   0    0    1    0    0  Y1 (|yblanka:25|:101)
  30     37    C         FF  +  t        0      0   0    0    1    0    0  Y2 (|yblanka:25|:100)
  31     35    C         FF  +  t        0      0   0    0    1    0    0  Y3 (|yblanka:25|:99)
  33     64    D         FF  +  t        0      0   0    0    1    0    0  Y4 (|yblanka:25|:98)
  34     61    D         FF  +  t        0      0   0    1    1    0    0  Y5 (|yblanka:25|:97)
  35     59    D         FF  +  t        3      2   0    2    2    0    0  Y6 (|yblanka:25|:96)
  36     57    D         FF  +  t        4      3   0    3    3    0    0  Y7 (|yblanka:25|:95)
  37     56    D         FF  +  t        6      5   1    4    4    0    0  Y8 (|yblanka:25|:94)
  39     53    D         FF  +  t        6      5   0    5    6    0    0  Y9 (|yblanka:25|:93)
  40     51    D         FF  +  t        7      6   0    6    7    0    0  Y10 (|yblanka:25|:92)
  41     49    D         FF  +  t        9      6   1    7    8    0    0  Y11 (|yblanka:25|:91)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -      2    A       DFFE  +  t        0      0   0    1    3    3    0  |count5:22|carrybit
   -     62    D       DFFE  +  t        0      0   0    2    3    1    0  |uvblank:24|dout0
   -     54    D       DFFE  +  t        0      0   0    2    3    1    0  |uvblank:24|dout1
   -     55    D       DFFE  +  t        0      0   0    2    3    1    0  |uvblank:24|dout2
   -    113    H       DFFE  +  t        3      2   1    6    7    1    0  |uvblank:24|dout3
   -     12    A       DFFE  +  t        3      1   0    5    7    1    0  |uvblank:24|dout4
 (74)   117    H       DFFE  +  t        5      2   1    6    6    1    0  |uvblank:24|dout5
   -     10    A       DFFE  +  t        4      1   0    3    5    1    0  |uvblank:24|dout6
 (75)   118    H       DFFE  +  t        1      0   0    6    3    1    0  |uvblank:24|dout7
 (77)   123    H       SOFT   s t        1      0   1    5    2    0    1  |uvblank:24|~1615~1
   -    127    H       SOFT   s t        1      0   1    5    2    0    1  |uvblank:24|~1615~2
   -      7    A       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1615~3
   -      1    A       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1615~4
   -     15    A       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1616~1
   -      9    A       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1616~2
   -    124    H       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1616~3
   -    116    H       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1616~4
   -    121    H       SOFT   s t        1      0   1    5    2    0    1  |uvblank:24|~1617~1
   -    122    H       SOFT   s t        1      0   1    5    2    0    1  |uvblank:24|~1617~2
   -      4    A       SOFT   s t        1      0   1    4    3    0    1  |uvblank:24|~1617~3
 (73)   115    H       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1618~1
 (76)   120    H       SOFT   s t        1      0   1    5    3    0    1  |uvblank:24|~1618~2
   -     63    D       DFFE  +  t        0      0   0    2    3    1    0  |yblanka:25|dout0
   -     50    D       DFFE  +  t        0      0   0    2    3    1    0  |yblanka:25|dout1
   -     60    D       DFFE  +  t        0      0   0    2    3    1    0  |yblanka:25|dout2
   -    114    H       DFFE  +  t        0      0   0    2    3    1    0  |yblanka:25|dout3
 (79)   125    H       DFFE  +  t        0      0   0    2    3    1    0  |yblanka:25|dout4
 (61)    94    F       DFFE  +  t        3      1   0    6    6    7    1  |yblanka:25|dout5
   -     71    E       DFFE  +  t        6      3   1    6    5    6    1  |yblanka:25|dout6
 (48)    72    E       DFFE  +  t        2      2   0    5    6    5    1  |yblanka:25|dout7
 (51)    77    E       DFFE  +  t        1      0   1    5    5    4    1  |yblanka:25|dout8
   -     78    E       DFFE  +  t        5      0   1    5    4    3    0  |yblanka:25|dout9
   -     79    E       DFFE  +  t        3      0   1    5    4    2    0  |yblanka:25|dout10
 (44)    65    E       DFFE  +  t        1      0   1    4    3    1    0  |yblanka:25|dout11
   -     52    D       SOFT     t        4      4   0    4    4    3    0  |yblanka:25|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
 (60)    93    F       SOFT   s t        1      0   1    3    2    0    1  |yblanka:25|~732~1
   -     90    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~814~1
   -     81    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~814~2
   -     89    F       SOFT   s t        1      0   1    5    3    0    1  |yblanka:25|~814~3
 (57)    88    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~925~1
   -     87    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~925~2
 (55)    85    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~925~3
   -     84    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~935~1
   -     92    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~935~2
 (58)    91    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~936~1
 (54)    83    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~936~2
   -     82    F       SOFT   s t        1      0   1    4    3    0    1  |yblanka:25|~937~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC2 |count5:22|carrybit
        | +----------------------------- LC14 TC0
        | | +--------------------------- LC13 TC1
        | | | +------------------------- LC11 TC2
        | | | | +----------------------- LC16 TXTON
        | | | | | +--------------------- LC12 |uvblank:24|dout4
        | | | | | | +------------------- LC10 |uvblank:24|dout6
        | | | | | | | +----------------- LC7 |uvblank:24|~1615~3
        | | | | | | | | +--------------- LC1 |uvblank:24|~1615~4
        | | | | | | | | | +------------- LC15 |uvblank:24|~1616~1
        | | | | | | | | | | +----------- LC9 |uvblank:24|~1616~2
        | | | | | | | | | | | +--------- LC4 |uvblank:24|~1617~3
        | | | | | | | | | | | | +------- LC8 V4
        | | | | | | | | | | | | | +----- LC6 V5
        | | | | | | | | | | | | | | +--- LC5 V6
        | | | | | | | | | | | | | | | +- LC3 V7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC2  -> - * * * - - - - - - - - - - - - | * - - - - - - - | <-- |count5:22|carrybit
LC14 -> * * * * - * * * * * * * - - - - | * - - * * * - * | <-- TC0
LC13 -> * - * * - * * * * * * * - - - - | * - - * * * - * | <-- TC1
LC11 -> * - - * - * * * * * * * - - - - | * - - * * * - * | <-- TC2
LC15 -> - - - - - * - - - - - - - - - - | * - - - - - - - | <-- |uvblank:24|~1616~1
LC9  -> - - - - - * - - - - - - - - - - | * - - - - - - - | <-- |uvblank:24|~1616~2

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
22   -> - - - - - * * - - - - - - - - - | * - - * * * - * | <-- GATE
24   -> - - - - * - - - - - - - - - - - | * - - - - - - - | <-- TXT_ON
44   -> * * * * - - - - - - - - - - - - | * - - - - - - - | <-- TXT7
77   -> - - - - - - - * * * * - - - - - | * - - - - - - * | <-- VD5
76   -> - - - - - * - * * * * * - - - - | * - - - - - - * | <-- VD6
75   -> - - - - - * - * * * * * - - - - | * - - - - - - * | <-- VD7
74   -> - - - - - * * * * * * * - - - - | * - - - - - - * | <-- VD8
73   -> - - - - - * * * * * * * - - - - | * - - - - - - * | <-- VD9
LC62 -> - - - - - - - - - - - - * - - - | * - - - - - - - | <-- |uvblank:24|dout0
LC54 -> - - - - - - - - - - - - - * - - | * - - - - - - - | <-- |uvblank:24|dout1
LC55 -> - - - - - - - - - - - - - - * - | * - - - - - - - | <-- |uvblank:24|dout2
LC113-> - - - - - - - - - - - - - - - * | * - - - - - - - | <-- |uvblank:24|dout3
LC124-> - - - - - * - - - - - - - - - - | * - - - - - - - | <-- |uvblank:24|~1616~3
LC116-> - - - - - * - - - - - - - - - - | * - - - - - - - | <-- |uvblank:24|~1616~4
LC115-> - - - - - - * - - - - - - - - - | * - - - - - - - | <-- |uvblank:24|~1618~1
LC120-> - - - - - - * - - - - - - - - - | * - - - - - - - | <-- |uvblank:24|~1618~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                 Logic cells placed in LAB 'B'
        +------- LC29 V8
        | +----- LC27 V9
        | | +--- LC25 V10
        | | | +- LC24 V11
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':

Pin
83   -> - - - - | - - - - - - - - | <-- CLK
LC12 -> * - - - | - * - - - - - - | <-- |uvblank:24|dout4
LC117-> - * - - | - * - - - - - - | <-- |uvblank:24|dout5
LC10 -> - - * - | - * - - - - - - | <-- |uvblank:24|dout6
LC118-> - - - * | - * - - - - - - | <-- |uvblank:24|dout7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                 Logic cells placed in LAB 'C'
        +------- LC40 Y0
        | +----- LC38 Y1
        | | +--- LC37 Y2
        | | | +- LC35 Y3
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':

Pin
83   -> - - - - | - - - - - - - - | <-- CLK
LC63 -> * - - - | - - * - - - - - | <-- |yblanka:25|dout0
LC50 -> - * - - | - - * - - - - - | <-- |yblanka:25|dout1
LC60 -> - - * - | - - * - - - - - | <-- |yblanka:25|dout2
LC114-> - - - * | - - * - - - - - | <-- |yblanka:25|dout3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC62 |uvblank:24|dout0
        | +--------------------------- LC54 |uvblank:24|dout1
        | | +------------------------- LC55 |uvblank:24|dout2
        | | | +----------------------- LC63 |yblanka:25|dout0
        | | | | +--------------------- LC50 |yblanka:25|dout1
        | | | | | +------------------- LC60 |yblanka:25|dout2
        | | | | | | +----------------- LC52 |yblanka:25|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
        | | | | | | | +--------------- LC64 Y4
        | | | | | | | | +------------- LC61 Y5
        | | | | | | | | | +----------- LC59 Y6
        | | | | | | | | | | +--------- LC57 Y7
        | | | | | | | | | | | +------- LC56 Y8
        | | | | | | | | | | | | +----- LC53 Y9
        | | | | | | | | | | | | | +--- LC51 Y10
        | | | | | | | | | | | | | | +- LC49 Y11
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC52 -> - - - - - - - - - - - - * * * | - - - * - - - - | <-- |yblanka:25|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60

Pin
83   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
22   -> * * * * * * - - - - - - - - - | * - - * * * - * | <-- GATE
52   -> - - - - - - * - * * * * * * * | - - - * - - - - | <-- TXT0
51   -> - - - - - - * - - * * * * * * | - - - * - - - - | <-- TXT1
50   -> - - - - - - * - - - * * * * * | - - - * - - - - | <-- TXT2
49   -> - - - - - - * - - - - * * * * | - - - * - - - - | <-- TXT3
48   -> - - - - - - - - - - - - * * * | - - - * - - - - | <-- TXT4
46   -> - - - - - - - - - - - - - * * | - - - * - - - - | <-- TXT5
45   -> - - - - - - - - - - - - - - * | - - - * - - - - | <-- TXT6
81   -> * - - - - - - - - - - - - - - | - - - * - - - - | <-- VD2
80   -> - * - - - - - - - - - - - - - | - - - * - - - - | <-- VD3
79   -> - - * - - - - - - - - - - - - | - - - * - - - - | <-- VD4
68   -> - - - * - - - - - - - - - - - | - - - * - - - - | <-- YD0
67   -> - - - - * - - - - - - - - - - | - - - * - - - - | <-- YD1
65   -> - - - - - * - - - - - - - - - | - - - * - - - - | <-- YD2
LC14 -> * * * * * * - - - - - - - - - | * - - * * * - * | <-- TC0
LC13 -> * * * * * * - - - - - - - - - | * - - * * * - * | <-- TC1
LC11 -> * * * * * * - - - - - - - - - | * - - * * * - * | <-- TC2
LC125-> - - - - - - - * - - - - - - - | - - - * - - - - | <-- |yblanka:25|dout4
LC94 -> - - - - - - * - * * * * * * * | - - - * - - - - | <-- |yblanka:25|dout5
LC71 -> - - - - - - * - - * * * * * * | - - - * - - - - | <-- |yblanka:25|dout6
LC72 -> - - - - - - * - - - * * * * * | - - - * - - - - | <-- |yblanka:25|dout7
LC77 -> - - - - - - * - - - - * * * * | - - - * - - - - | <-- |yblanka:25|dout8
LC78 -> - - - - - - - - - - - - * * * | - - - * - - - - | <-- |yblanka:25|dout9
LC79 -> - - - - - - - - - - - - - * * | - - - * - - - - | <-- |yblanka:25|dout10
LC65 -> - - - - - - - - - - - - - - * | - - - * - - - - | <-- |yblanka:25|dout11


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                     Logic cells placed in LAB 'E'
        +----------- LC71 |yblanka:25|dout6
        | +--------- LC72 |yblanka:25|dout7
        | | +------- LC77 |yblanka:25|dout8
        | | | +----- LC78 |yblanka:25|dout9
        | | | | +--- LC79 |yblanka:25|dout10
        | | | | | +- LC65 |yblanka:25|dout11
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'E'
LC      | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':

Pin
83   -> - - - - - - | - - - - - - - - | <-- CLK
22   -> * * * * * * | * - - * * * - * | <-- GATE
60   -> * - - - - - | - - - - * - - - | <-- YD6
57   -> * * * * * - | - - - - * * - - | <-- YD8
56   -> * * * * * * | - - - - * * - - | <-- YD9
55   -> * * * * * * | - - - - * * - - | <-- YD10
54   -> * * * * * * | - - - - * * - - | <-- YD11
LC14 -> * * * * * * | * - - * * * - * | <-- TC0
LC13 -> * * * * * * | * - - * * * - * | <-- TC1
LC11 -> * * * * * * | * - - * * * - * | <-- TC2
LC93 -> - - - - * - | - - - - * - - - | <-- |yblanka:25|~732~1
LC90 -> - * - - - - | - - - - * - - - | <-- |yblanka:25|~814~1
LC81 -> - * - - - - | - - - - * - - - | <-- |yblanka:25|~814~2
LC89 -> - * - - - - | - - - - * - - - | <-- |yblanka:25|~814~3
LC84 -> * - - - - - | - - - - * - - - | <-- |yblanka:25|~935~1
LC92 -> * - - - - - | - - - - * - - - | <-- |yblanka:25|~935~2
LC91 -> - - * - - - | - - - - * - - - | <-- |yblanka:25|~936~1
LC83 -> - - * - - - | - - - - * - - - | <-- |yblanka:25|~936~2
LC82 -> - - - * - - | - - - - * - - - | <-- |yblanka:25|~937~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                   Logic cells placed in LAB 'F'
        +------------------------- LC94 |yblanka:25|dout5
        | +----------------------- LC93 |yblanka:25|~732~1
        | | +--------------------- LC90 |yblanka:25|~814~1
        | | | +------------------- LC81 |yblanka:25|~814~2
        | | | | +----------------- LC89 |yblanka:25|~814~3
        | | | | | +--------------- LC88 |yblanka:25|~925~1
        | | | | | | +------------- LC87 |yblanka:25|~925~2
        | | | | | | | +----------- LC85 |yblanka:25|~925~3
        | | | | | | | | +--------- LC84 |yblanka:25|~935~1
        | | | | | | | | | +------- LC92 |yblanka:25|~935~2
        | | | | | | | | | | +----- LC91 |yblanka:25|~936~1
        | | | | | | | | | | | +--- LC83 |yblanka:25|~936~2
        | | | | | | | | | | | | +- LC82 |yblanka:25|~937~1
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC88 -> * - - - - - - - - - - - - | - - - - - * - - | <-- |yblanka:25|~925~1
LC87 -> * - - - - - - - - - - - - | - - - - - * - - | <-- |yblanka:25|~925~2
LC85 -> * - - - - - - - - - - - - | - - - - - * - - | <-- |yblanka:25|~925~3

Pin
83   -> - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
22   -> * - - - - - - - - - - - - | * - - * * * - * | <-- GATE
61   -> * - - - - - - - - - - - - | - - - - - * - - | <-- YD5
58   -> - - - - * - - - - - - - - | - - - - - * - - | <-- YD7
57   -> * * * * * * * * * * * * * | - - - - * * - - | <-- YD8
56   -> * * * * * * * * * * * * * | - - - - * * - - | <-- YD9
55   -> * * * * * * * * * * * * * | - - - - * * - - | <-- YD10
54   -> * - * * * * * * * * * * * | - - - - * * - - | <-- YD11
LC14 -> * * * * * * * * * * * * * | * - - * * * - * | <-- TC0
LC13 -> * * * * * * * * * * * * * | * - - * * * - * | <-- TC1
LC11 -> * - * * * * * * * * * * * | * - - * * * - * | <-- TC2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

           Logic cells placed in LAB 'G'
        +- LC112 TDO
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'G'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'G':

Pin
83   -> - | - - - - - - - - | <-- CLK
14   -> * | - - - - - - * - | <-- TDI


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                   Logic cells placed in LAB 'H'
        +------------------------- LC113 |uvblank:24|dout3
        | +----------------------- LC117 |uvblank:24|dout5
        | | +--------------------- LC118 |uvblank:24|dout7
        | | | +------------------- LC123 |uvblank:24|~1615~1
        | | | | +----------------- LC127 |uvblank:24|~1615~2
        | | | | | +--------------- LC124 |uvblank:24|~1616~3
        | | | | | | +------------- LC116 |uvblank:24|~1616~4
        | | | | | | | +----------- LC121 |uvblank:24|~1617~1
        | | | | | | | | +--------- LC122 |uvblank:24|~1617~2
        | | | | | | | | | +------- LC115 |uvblank:24|~1618~1
        | | | | | | | | | | +----- LC120 |uvblank:24|~1618~2
        | | | | | | | | | | | +--- LC114 |yblanka:25|dout3
        | | | | | | | | | | | | +- LC125 |yblanka:25|dout4
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC123-> * - - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1615~1
LC127-> * - - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1615~2
LC121-> - * - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1617~1
LC122-> - * - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1617~2

Pin
83   -> - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
22   -> * * * - - - - - - - - * * | * - - * * * - * | <-- GATE
77   -> * * * * * * * * * * * - - | * - - - - - - * | <-- VD5
76   -> * * * * * * * * * * * - - | * - - - - - - * | <-- VD6
75   -> * * * * * * * * * * * - - | * - - - - - - * | <-- VD7
74   -> * * * * * * * * * * * - - | * - - - - - - * | <-- VD8
73   -> * * * * * * * * * * * - - | * - - - - - - * | <-- VD9
64   -> - - - - - - - - - - - * - | - - - - - - - * | <-- YD3
63   -> - - - - - - - - - - - - * | - - - - - - - * | <-- YD4
LC14 -> * * * * * * * * * * * * * | * - - * * * - * | <-- TC0
LC13 -> * * * * * * * * * * * * * | * - - * * * - * | <-- TC1
LC11 -> * * * - - * * - - * * * * | * - - * * * - * | <-- TC2
LC7  -> * - - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1615~3
LC1  -> * - - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1615~4
LC4  -> - * - - - - - - - - - - - | - - - - - - - * | <-- |uvblank:24|~1617~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv71v2.rpt
anlv71v2

** EQUATIONS **

CLK      : INPUT;
GATE     : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
TXT_ON   : INPUT;
TXT0     : INPUT;
TXT1     : INPUT;
TXT2     : INPUT;
TXT3     : INPUT;
TXT4     : INPUT;
TXT5     : INPUT;
TXT6     : INPUT;
TXT7     : INPUT;
VD2      : INPUT;
VD3      : INPUT;
VD4      : INPUT;
VD5      : INPUT;
VD6      : INPUT;
VD7      : INPUT;
VD8      : INPUT;
VD9      : INPUT;
YD0      : INPUT;
YD1      : INPUT;
YD2      : INPUT;
YD3      : INPUT;
YD4      : INPUT;
YD5      : INPUT;
YD6      : INPUT;
YD7      : INPUT;
YD8      : INPUT;
YD9      : INPUT;
YD10     : INPUT;
YD11     : INPUT;

-- Node name is 'TC0' = '|count5:22.flb0' from file "count5.tdf" line 7, column 5
-- Equation name is 'TC0', type is output 
 TC0     = DFFE( _EQ001 $  TXT7, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ001 = !_LC002 &  TC0 &  TXT7
         #  _LC002 & !TC0;

-- Node name is 'TC1' = '|count5:22.flb1' from file "count5.tdf" line 7, column 5
-- Equation name is 'TC1', type is output 
 TC1     = DFFE( _EQ002 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ002 = !_LC002 &  TC0 & !TC1 &  TXT7
         #  _LC002 & !TC0 & !TC1 & !TXT7
         #  _LC002 &  TC0 &  TC1
         # !TC0 &  TC1 &  TXT7;

-- Node name is 'TC2' = '|count5:22.flb2' from file "count5.tdf" line 7, column 5
-- Equation name is 'TC2', type is output 
 TC2     = TFFE( _EQ003, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ003 = !_LC002 &  TC0 &  TC1 & !TC2 &  TXT7
         #  _LC002 & !TC0 & !TC1 & !TC2 & !TXT7
         # !_LC002 &  TC0 &  TC1 &  TC2
         # !TC0 & !TC1 &  TC2 & !TXT7
         # !_LC002 &  TC2 & !TXT7;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC112, type is output.
 TDO     = LCELL( TDI $  GND);

-- Node name is 'TXTON' 
-- Equation name is 'TXTON', location is LC016, type is output.
 TXTON   = LCELL( TXT_ON $  GND);

-- Node name is 'V4' = '|uvblank:24.cout0' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V4', type is output 
 V4      = DFFE( _LC062 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V5' = '|uvblank:24.cout1' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V5', type is output 
 V5      = DFFE( _LC054 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V6' = '|uvblank:24.cout2' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V6', type is output 
 V6      = DFFE( _LC055 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V7' = '|uvblank:24.cout3' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V7', type is output 
 V7      = DFFE( _LC113 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V8' = '|uvblank:24.cout4' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V8', type is output 
 V8      = DFFE( _LC012 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V9' = '|uvblank:24.cout5' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V9', type is output 
 V9      = DFFE( _LC117 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V10' = '|uvblank:24.cout6' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V10', type is output 
 V10     = DFFE( _LC010 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V11' = '|uvblank:24.cout7' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'V11', type is output 
 V11     = DFFE( _LC118 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y0' = '|yblanka:25.yout0' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y0', type is output 
 Y0      = DFFE( _LC063 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y1' = '|yblanka:25.yout1' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y1', type is output 
 Y1      = DFFE( _LC050 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y2' = '|yblanka:25.yout2' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y2', type is output 
 Y2      = DFFE( _LC060 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y3' = '|yblanka:25.yout3' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y3', type is output 
 Y3      = DFFE( _LC114 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y4' = '|yblanka:25.yout4' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y4', type is output 
 Y4      = DFFE( _LC125 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y5' = '|yblanka:25.yout5' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y5', type is output 
 Y5      = DFFE( TXT0 $  _LC094, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'Y6' = '|yblanka:25.yout6' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y6', type is output 
 Y6      = DFFE( _EQ004 $  _EQ005, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ004 =  _LC094 & !TXT0
         #  _X001;
  _X001  = EXP(!_LC094 &  TXT0);
  _EQ005 =  _X002 &  _X003;
  _X002  = EXP( _LC071 & !TXT1);
  _X003  = EXP(!_LC071 &  TXT1);

-- Node name is 'Y7' = '|yblanka:25.yout7' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y7', type is output 
 Y7      = DFFE( _EQ006 $  _EQ007, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ006 =  _LC094 & !TXT0 &  _X003
         #  _LC071 & !TXT1
         #  _X001 &  _X003;
  _X003  = EXP(!_LC071 &  TXT1);
  _X001  = EXP(!_LC094 &  TXT0);
  _EQ007 =  _X004 &  _X005;
  _X004  = EXP( _LC072 & !TXT2);
  _X005  = EXP(!_LC072 &  TXT2);

-- Node name is 'Y8' = '|yblanka:25.yout8' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y8', type is output 
 Y8      = DFFE( _EQ008 $  _EQ009, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 =  _LC094 & !TXT0 &  _X003 &  _X005
         #  _LC071 & !TXT1 &  _X005
         #  _X001 &  _X003 &  _X005
         #  _LC072 & !TXT2;
  _X003  = EXP(!_LC071 &  TXT1);
  _X005  = EXP(!_LC072 &  TXT2);
  _X001  = EXP(!_LC094 &  TXT0);
  _EQ009 =  _X006 &  _X007;
  _X006  = EXP(!_LC077 &  TXT3);
  _X007  = EXP( _LC077 & !TXT3);

-- Node name is 'Y9' = '|yblanka:25.yout9' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y9', type is output 
 Y9      = DFFE( _EQ010 $  _EQ011, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ010 =  _X001 &  _X003 &  _X005 &  _X006
         #  _LC052;
  _X001  = EXP(!_LC094 &  TXT0);
  _X003  = EXP(!_LC071 &  TXT1);
  _X005  = EXP(!_LC072 &  TXT2);
  _X006  = EXP(!_LC077 &  TXT3);
  _EQ011 =  _X008 &  _X009;
  _X008  = EXP( _LC078 & !TXT4);
  _X009  = EXP(!_LC078 &  TXT4);

-- Node name is 'Y10' = '|yblanka:25.yout10' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y10', type is output 
 Y10     = DFFE( _EQ012 $  _EQ013, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ012 =  _X001 &  _X003 &  _X005 &  _X006 &  _X009
         #  _LC052 &  _X009
         #  _LC078 & !TXT4;
  _X001  = EXP(!_LC094 &  TXT0);
  _X003  = EXP(!_LC071 &  TXT1);
  _X005  = EXP(!_LC072 &  TXT2);
  _X006  = EXP(!_LC077 &  TXT3);
  _X009  = EXP(!_LC078 &  TXT4);
  _EQ013 =  _X010 &  _X011;
  _X010  = EXP(!_LC079 &  TXT5);
  _X011  = EXP( _LC079 & !TXT5);

-- Node name is 'Y11' = '|yblanka:25.yout11' from file "yblanka.tdf" line 10, column 18
-- Equation name is 'Y11', type is output 
 Y11     = DFFE( _EQ014 $  _EQ015, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ014 =  _X001 &  _X003 &  _X005 &  _X006 &  _X009 &  _X010
         #  _LC052 &  _X009 &  _X010
         #  _LC078 & !TXT4 &  _X010
         #  _LC079 & !TXT5;
  _X001  = EXP(!_LC094 &  TXT0);
  _X003  = EXP(!_LC071 &  TXT1);
  _X005  = EXP(!_LC072 &  TXT2);
  _X006  = EXP(!_LC077 &  TXT3);
  _X009  = EXP(!_LC078 &  TXT4);
  _X010  = EXP(!_LC079 &  TXT5);
  _EQ015 =  _X012 &  _X013;
  _X012  = EXP( _LC065 & !TXT6);
  _X013  = EXP(!_LC065 &  TXT6);

-- Node name is '|count5:22|carrybit' from file "count5.tdf" line 8, column 2
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ016,  VCC,  _EQ017);
  _EQ016 = !TC0 & !TC1 & !TC2 & !TXT7;
  _EQ017 =  TC0 & !TC1 &  TC2;

-- Node name is '|uvblank:24|dout0' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( _EQ018 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ018 = !TC0 & !TC1 & !TC2 &  VD2;

-- Node name is '|uvblank:24|dout1' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( _EQ019 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ019 = !TC0 & !TC1 & !TC2 &  VD3;

-- Node name is '|uvblank:24|dout2' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ020 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ020 = !TC0 & !TC1 & !TC2 &  VD4;

-- Node name is '|uvblank:24|dout3' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC113', type is buried 
_LC113   = DFFE( _EQ021 $  _EQ022, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ021 = !_LC001 & !_LC007 & !_LC123 & !_LC127 &  TC0 &  TC1 &  VD5 &  VD6 & 
              VD7 &  VD8 &  _X014 &  _X015
         # !_LC001 & !_LC007 & !_LC123 & !_LC127 &  TC0 &  TC1 &  VD6 &  VD7 & 
              VD8 & !VD9 &  _X014 &  _X015
         # !_LC001 & !_LC007 & !_LC123 & !_LC127 & !TC0 &  TC1 &  VD5 &  VD7 & 
             !VD8 &  VD9 &  _X014 &  _X015;
  _X014  = EXP( TC0 &  TC2);
  _X015  = EXP( TC1 &  TC2);
  _EQ022 = !_LC001 & !_LC007 & !_LC123 & !_LC127 &  _X014 &  _X015;
  _X014  = EXP( TC0 &  TC2);
  _X015  = EXP( TC1 &  TC2);

-- Node name is '|uvblank:24|dout4' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( _EQ023 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ023 = !_LC009 & !_LC015 & !_LC116 & !_LC124 &  _X016 &  _X017 &  _X018;
  _X016  = EXP(!TC0 & !TC1 &  TC2 & !VD8 &  VD9);
  _X017  = EXP( TC1 & !TC2 & !VD6 & !VD7 &  VD8);
  _X018  = EXP(!TC0 & !TC1 & !TC2 &  VD6);

-- Node name is '|uvblank:24|dout5' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC117', type is buried 
_LC117   = DFFE( _EQ024 $  _EQ025, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ024 = !_LC004 & !_LC121 & !_LC122 &  TC0 &  TC1 &  VD5 &  VD6 &  VD7 & 
              VD8 &  VD9 &  _X014 &  _X015 &  _X019 &  _X020
         # !_LC004 & !_LC121 & !_LC122 &  TC0 & !TC1 &  VD5 &  VD6 &  VD7 & 
             !VD8 &  VD9 &  _X014 &  _X015 &  _X019 &  _X020
         # !_LC004 & !_LC121 & !_LC122 & !TC0 &  TC1 &  VD5 &  VD7 & !VD8 & 
              VD9 &  _X014 &  _X015 &  _X019 &  _X020;
  _X014  = EXP( TC0 &  TC2);
  _X015  = EXP( TC1 &  TC2);
  _X019  = EXP( TC2 & !VD9);
  _X020  = EXP(!VD7 & !VD8 & !VD9);
  _EQ025 = !_LC004 & !_LC121 & !_LC122 &  _X014 &  _X015 &  _X019 &  _X020;
  _X014  = EXP( TC0 &  TC2);
  _X015  = EXP( TC1 &  TC2);
  _X019  = EXP( TC2 & !VD9);
  _X020  = EXP(!VD7 & !VD8 & !VD9);

-- Node name is '|uvblank:24|dout6' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ026 $  TC2, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ026 = !_LC115 & !_LC120 &  _X016 &  _X021 &  _X022 &  _X023;
  _X016  = EXP(!TC0 & !TC1 &  TC2 & !VD8 &  VD9);
  _X021  = EXP( TC0 &  TC1 & !TC2 & !VD9);
  _X022  = EXP(!TC0 & !TC1 & !TC2 & !VD8);
  _X023  = EXP(!TC2 & !VD8 & !VD9);

-- Node name is '|uvblank:24|dout7' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC118', type is buried 
_LC118   = DFFE( _EQ027 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ027 = !TC0 & !TC1 & !VD5 & !VD6 & !VD7 &  VD9
         # !TC0 & !TC1 & !VD8 &  VD9
         # !TC2 &  VD9 &  _X024;
  _X024  = EXP( TC0 &  TC1 &  VD5 &  VD6 &  VD7 &  VD8);

-- Node name is '|uvblank:24|~1615~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC123', type is buried 
-- synthesized logic cell 
_LC123   = LCELL( _EQ028 $  GND);
  _EQ028 = !TC0 &  TC1 &  VD6 & !VD7 &  VD8 &  VD9
         # !TC0 &  TC1 &  VD5 & !VD6 &  VD7 &  VD9
         # !TC0 &  TC1 & !VD5 &  VD6 &  VD7 & !VD9
         # !TC0 &  TC1 & !VD5 & !VD6 &  VD8 & !VD9
         #  TC0 &  VD5 &  VD6 &  VD7 & !VD9;

-- Node name is '|uvblank:24|~1615~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC127', type is buried 
-- synthesized logic cell 
_LC127   = LCELL( _EQ029 $  GND);
  _EQ029 = !VD5 &  VD6 & !VD7 &  VD8 &  VD9
         # !TC1 & !VD5 &  VD7 &  VD8 &  VD9
         #  TC0 &  VD5 & !VD7 & !VD8 &  VD9
         #  TC0 & !TC1 &  VD5 &  VD7 & !VD8
         #  TC0 & !TC1 &  VD5 &  VD8 & !VD9;

-- Node name is '|uvblank:24|~1615~3' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ030 $  GND);
  _EQ030 = !TC0 &  TC1 &  VD5 & !VD7 & !VD9
         #  TC0 & !VD5 & !VD7 & !VD8 & !VD9
         # !VD5 & !VD6 & !VD7 & !VD8 & !VD9
         # !TC0 & !TC1 & !VD5 & !VD8 & !VD9
         #  TC2 &  VD5 &  VD8 &  VD9;

-- Node name is '|uvblank:24|~1615~4' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ031 $  GND);
  _EQ031 =  TC1 & !VD5 & !VD7 &  VD9
         #  TC0 &  TC1 & !VD6 & !VD7
         #  TC2 & !VD7 & !VD8 & !VD9
         #  TC2 & !VD6 & !VD8 & !VD9
         # !TC0 & !TC1 & !TC2 & !VD5;

-- Node name is '|uvblank:24|~1616~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ032 $  GND);
  _EQ032 =  TC0 & !TC2 &  VD5 &  VD6 &  VD7 & !VD8 & !VD9
         #  TC0 & !TC1 & !TC2 &  VD5 & !VD6 & !VD8 &  VD9
         # !TC0 &  TC1 & !TC2 & !VD5 & !VD6 &  VD7 & !VD8
         #  TC0 & !TC1 & !TC2 & !VD5 & !VD6 &  VD7 & !VD9
         # !TC0 &  TC1 & !TC2 & !VD6 &  VD7 & !VD8 & !VD9;

-- Node name is '|uvblank:24|~1616~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ033 $  GND);
  _EQ033 = !TC0 & !TC1 &  TC2 & !VD5 & !VD6 & !VD7 &  VD9
         # !TC2 & !VD5 &  VD6 &  VD7 &  VD8 &  VD9
         # !TC0 & !TC2 &  VD5 &  VD6 & !VD8 &  VD9
         # !TC0 & !TC2 & !VD5 &  VD6 &  VD8 & !VD9
         # !TC0 & !TC2 &  VD6 & !VD7 & !VD8 &  VD9;

-- Node name is '|uvblank:24|~1616~3' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC124', type is buried 
-- synthesized logic cell 
_LC124   = LCELL( _EQ034 $  GND);
  _EQ034 = !TC0 & !TC2 &  VD5 &  VD6 & !VD7 & !VD8
         #  TC0 & !TC2 & !VD5 & !VD6 &  VD8 & !VD9
         # !TC1 & !TC2 &  VD6 & !VD7 & !VD8 & !VD9
         # !TC0 & !TC2 &  VD6 &  VD7 &  VD8
         # !TC1 & !TC2 &  VD6 &  VD8 &  VD9;

-- Node name is '|uvblank:24|~1616~4' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC116', type is buried 
-- synthesized logic cell 
_LC116   = LCELL( _EQ035 $  GND);
  _EQ035 =  TC0 &  TC1 & !TC2 & !VD7 &  VD8
         #  TC0 &  TC1 & !TC2 & !VD6 &  VD8
         #  TC1 & !TC2 & !VD6 &  VD8 &  VD9
         # !TC1 & !TC2 & !VD5 &  VD6 &  VD9
         # !TC1 & !TC2 &  VD5 &  VD6 & !VD9;

-- Node name is '|uvblank:24|~1617~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC121', type is buried 
-- synthesized logic cell 
_LC121   = LCELL( _EQ036 $  GND);
  _EQ036 = !TC0 &  TC1 &  VD6 &  VD7 & !VD8 &  VD9
         # !TC0 &  TC1 & !VD6 & !VD7 &  VD8 &  VD9
         # !TC0 &  TC1 & !VD5 & !VD6 &  VD7 &  VD8
         # !TC0 &  TC1 &  VD7 &  VD8 & !VD9
         #  TC0 & !TC1 & !VD5 &  VD6 & !VD7;

-- Node name is '|uvblank:24|~1617~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC122', type is buried 
-- synthesized logic cell 
_LC122   = LCELL( _EQ037 $  GND);
  _EQ037 =  TC0 & !TC1 & !VD6 & !VD7 &  VD9
         #  TC0 & !VD5 & !VD6 &  VD7 & !VD9
         # !TC1 &  VD5 & !VD7 &  VD8
         # !TC1 &  VD6 & !VD7 &  VD8
         #  VD5 &  VD6 & !VD7 & !VD9;

-- Node name is '|uvblank:24|~1617~3' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ038 $  GND);
  _EQ038 =  TC0 &  TC1 & !VD7 & !VD9
         #  TC0 &  TC1 & !VD8 & !VD9
         #  TC1 & !VD6 &  VD7 & !VD9
         # !TC0 & !TC1 & !TC2 & !VD7
         #  TC2 &  VD7 &  VD8;

-- Node name is '|uvblank:24|~1618~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC115', type is buried 
-- synthesized logic cell 
_LC115   = LCELL( _EQ039 $  GND);
  _EQ039 = !TC0 & !TC1 &  TC2 & !VD5 & !VD6 & !VD7 &  VD8 &  VD9
         #  TC0 &  TC1 & !TC2 &  VD5 &  VD6 &  VD7 &  VD8
         # !TC0 &  TC1 & !TC2 & !VD5 & !VD6 & !VD8
         #  TC0 & !TC2 & !VD5 & !VD6 & !VD7 & !VD9
         # !TC0 &  TC1 & !TC2 & !VD7 & !VD8;

-- Node name is '|uvblank:24|~1618~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC120', type is buried 
-- synthesized logic cell 
_LC120   = LCELL( _EQ040 $  GND);
  _EQ040 =  TC0 & !TC1 & !TC2 & !VD7 & !VD8
         #  TC0 & !TC1 & !TC2 & !VD6 & !VD8
         #  TC0 & !TC1 & !TC2 & !VD5 & !VD8
         #  TC1 & !TC2 & !VD6 & !VD7 & !VD9
         #  TC1 & !TC2 & !VD5 & !VD7 & !VD9;

-- Node name is '|yblanka:25|dout0' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( _EQ041 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ041 = !TC0 & !TC1 & !TC2 & !YD0;

-- Node name is '|yblanka:25|dout1' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( _EQ042 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ042 = !TC0 & !TC1 & !TC2 &  YD1;

-- Node name is '|yblanka:25|dout2' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( _EQ043 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ043 = !TC0 & !TC1 & !TC2 & !YD2;

-- Node name is '|yblanka:25|dout3' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC114', type is buried 
_LC114   = DFFE( _EQ044 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ044 = !TC0 & !TC1 & !TC2 &  YD3;

-- Node name is '|yblanka:25|dout4' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC125', type is buried 
_LC125   = DFFE( _EQ045 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ045 = !TC0 & !TC1 & !TC2 & !YD4;

-- Node name is '|yblanka:25|dout5' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC094', type is buried 
_LC094   = DFFE( _EQ046 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ046 = !_LC085 & !_LC087 & !_LC088 &  _X025 &  _X026 &  _X027;
  _X025  = EXP(!TC0 & !TC1 &  TC2 & !YD9 & !YD10 &  YD11);
  _X026  = EXP( TC0 & !TC2 & !YD8 &  YD9 &  YD10);
  _X027  = EXP(!TC0 & !TC1 & !TC2 &  YD5);

-- Node name is '|yblanka:25|dout6' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC071', type is buried 
_LC071   = DFFE( _EQ047 $  _EQ048, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ047 = !_LC084 & !_LC092 & !TC0 &  TC1 & !TC2 &  _X025 &  _X028 &  _X029 & 
              _X030 &  _X031 &  YD8 & !YD9 &  YD10 &  YD11
         # !_LC084 & !_LC092 & !TC0 &  TC1 & !TC2 &  _X025 &  _X028 &  _X029 & 
              _X030 &  _X031 & !YD8 & !YD9 & !YD10 &  YD11
         # !_LC084 & !_LC092 &  TC0 & !TC1 & !TC2 &  _X025 &  _X028 &  _X029 & 
              _X030 &  _X031 &  YD9 &  YD10 &  YD11;
  _X025  = EXP(!TC0 & !TC1 &  TC2 & !YD9 & !YD10 &  YD11);
  _X028  = EXP(!TC0 & !TC1 & !TC2 & !YD6);
  _X029  = EXP( TC0 &  TC1 & !TC2 &  YD8 & !YD9 & !YD11);
  _X030  = EXP(!TC0 & !TC1 &  TC2 & !YD9 &  YD10 & !YD11);
  _X031  = EXP( TC0 & !TC2 & !YD9 & !YD10 & !YD11);
  _EQ048 = !_LC084 & !_LC092 &  _X025 &  _X028 &  _X029 &  _X030 &  _X031;
  _X025  = EXP(!TC0 & !TC1 &  TC2 & !YD9 & !YD10 &  YD11);
  _X028  = EXP(!TC0 & !TC1 & !TC2 & !YD6);
  _X029  = EXP( TC0 &  TC1 & !TC2 &  YD8 & !YD9 & !YD11);
  _X030  = EXP(!TC0 & !TC1 &  TC2 & !YD9 &  YD10 & !YD11);
  _X031  = EXP( TC0 & !TC2 & !YD9 & !YD10 & !YD11);

-- Node name is '|yblanka:25|dout7' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC072', type is buried 
_LC072   = DFFE( _EQ049 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ049 = !_LC081 & !_LC089 & !_LC090 &  _X029 &  _X030;
  _X029  = EXP( TC0 &  TC1 & !TC2 &  YD8 & !YD9 & !YD11);
  _X030  = EXP(!TC0 & !TC1 &  TC2 & !YD9 &  YD10 & !YD11);

-- Node name is '|yblanka:25|dout8' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC077', type is buried 
_LC077   = DFFE( _EQ050 $  _EQ051, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ050 = !_LC083 & !_LC091 &  TC1 & !TC2 &  YD8 & !YD9 & !YD10 & !YD11
         # !_LC083 & !_LC091 &  TC0 & !TC1 & !TC2 &  YD8 & !YD9 & !YD11
         # !_LC083 & !_LC091 &  TC0 & !TC1 & !TC2 &  YD8 & !YD10 & !YD11;
  _EQ051 = !_LC083 & !_LC091;

-- Node name is '|yblanka:25|dout9' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC078', type is buried 
_LC078   = DFFE( _EQ052 $  _EQ053, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ052 = !TC2 &  _X032 &  YD8 & !YD9 &  YD11
         # !TC2 &  _X032 & !YD9 & !YD10 &  YD11
         # !TC0 & !TC1 & !TC2 & !YD9;
  _X032  = EXP( TC0 &  TC1);
  _EQ053 = !_LC082 &  _X033 &  _X034 &  _X035;
  _X033  = EXP( TC1 & !TC2 &  YD8 & !YD10 & !YD11);
  _X034  = EXP(!TC0 &  TC1 & !TC2 &  YD9 & !YD11);
  _X035  = EXP( TC0 & !TC2 & !YD8 & !YD9 & !YD11);

-- Node name is '|yblanka:25|dout10' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC079', type is buried 
_LC079   = DFFE( _EQ054 $  _EQ055, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ054 = !_LC093 &  TC1 & !TC2 &  _X036 &  _X037 &  YD9 &  YD10 & !YD11
         # !_LC093 &  TC0 & !TC2 &  _X036 &  _X037 & !YD8 & !YD9 &  YD11
         # !_LC093 &  TC1 & !TC2 &  _X036 &  _X037 & !YD8 & !YD9 &  YD11;
  _X036  = EXP(!TC0 & !TC1 & !YD10);
  _X037  = EXP(!YD10 &  YD11);
  _EQ055 = !_LC093 & !TC2 &  _X036 &  _X037;
  _X036  = EXP(!TC0 & !TC1 & !YD10);
  _X037  = EXP(!YD10 &  YD11);

-- Node name is '|yblanka:25|dout11' from file "yblanka.tdf" line 10, column 6
-- Equation name is '_LC065', type is buried 
_LC065   = DFFE( _EQ056 $  TC2, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ056 =  TC1 & !TC2 &  YD9 &  YD10
         #  TC0 &  TC1 & !TC2
         # !TC2 &  YD11;

-- Node name is '|yblanka:25|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60' 
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ057 $  _EQ058);
  _EQ057 =  _LC094 & !TXT0 &  _X003 &  _X005 &  _X006 &  _X007
         #  _LC071 & !TXT1 &  _X005 &  _X006 &  _X007
         #  _LC072 & !TXT2 &  _X006 &  _X007;
  _X003  = EXP(!_LC071 &  TXT1);
  _X005  = EXP(!_LC072 &  TXT2);
  _X006  = EXP(!_LC077 &  TXT3);
  _X007  = EXP( _LC077 & !TXT3);
  _EQ058 =  _LC077 & !TXT3;

-- Node name is '|yblanka:25|~732~1' from file "yblanka.tdf" line 90, column 19
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ059 $  GND);
  _EQ059 =  TC0 &  TC1 & !YD10
         #  TC0 &  TC1 & !YD9
         #  TC0 & !YD8 & !YD10
         #  TC0 & !YD9 & !YD10
         # !YD8 & !YD9 & !YD10;

-- Node name is '|yblanka:25|~814~1' from file "yblanka.tdf" line 101, column 19
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ060 $  GND);
  _EQ060 =  TC0 &  TC1 & !TC2 & !YD8 &  YD9 &  YD10 & !YD11
         #  TC0 &  TC1 & !TC2 & !YD8 &  YD9 & !YD10 &  YD11
         #  TC0 &  TC1 & !TC2 & !YD8 & !YD9 &  YD10 &  YD11
         # !TC0 & !TC1 &  TC2 &  YD8 &  YD9 & !YD10 & !YD11
         # !TC0 & !TC1 &  TC2 & !YD8 &  YD9 &  YD10 & !YD11;

-- Node name is '|yblanka:25|~814~2' from file "yblanka.tdf" line 101, column 19
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ061 $  GND);
  _EQ061 =  TC0 & !TC1 & !TC2 &  YD8 &  YD9 &  YD10
         #  TC0 & !TC1 & !TC2 & !YD8 &  YD10 &  YD11
         # !TC0 &  TC1 & !TC2 &  YD8 &  YD9 & !YD11
         # !TC0 &  TC1 & !TC2 & !YD8 &  YD10 &  YD11
         # !TC0 &  TC1 & !TC2 & !YD9 & !YD10 &  YD11;

-- Node name is '|yblanka:25|~814~3' from file "yblanka.tdf" line 101, column 19
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ062 $  GND);
  _EQ062 =  TC0 & !TC2 & !YD8 &  YD9 & !YD10 & !YD11
         #  TC0 & !TC1 & !TC2 & !YD9 & !YD10 & !YD11
         # !TC0 &  TC1 & !TC2 & !YD8 & !YD9 & !YD11
         #  TC0 & !TC2 &  YD8 & !YD9 &  YD11
         # !TC0 & !TC1 & !TC2 &  YD7;

-- Node name is '|yblanka:25|~925~1' from file "yblanka.tdf" line 110, column 19
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ063 $  GND);
  _EQ063 = !TC0 & !TC1 &  TC2 &  YD8 &  YD9 &  YD10 &  YD11
         #  TC0 &  TC1 & !TC2 &  YD8 & !YD9 &  YD10 & !YD11
         #  TC0 & !TC1 & !TC2 &  YD8 &  YD9 & !YD10 & !YD11
         #  TC0 &  TC1 & !TC2 & !YD8 & !YD9 & !YD10 &  YD11
         # !TC0 &  TC1 & !TC2 & !YD8 & !YD9 &  YD10 & !YD11;

-- Node name is '|yblanka:25|~925~2' from file "yblanka.tdf" line 110, column 19
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ064 $  GND);
  _EQ064 = !TC0 & !TC1 &  TC2 & !YD8 & !YD9 &  YD10 & !YD11
         #  TC1 & !TC2 &  YD8 &  YD9 &  YD10 &  YD11
         #  TC0 & !TC1 & !TC2 & !YD9 &  YD10 &  YD11
         # !TC0 &  TC1 & !TC2 &  YD8 & !YD9 &  YD11
         #  TC0 & !TC2 & !YD8 &  YD9 & !YD10 &  YD11;

-- Node name is '|yblanka:25|~925~3' from file "yblanka.tdf" line 110, column 19
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ065 $  GND);
  _EQ065 = !TC0 &  TC1 & !TC2 &  YD8 & !YD10 & !YD11
         # !TC0 &  TC1 & !TC2 & !YD8 &  YD9 & !YD10
         # !TC0 & !TC1 &  TC2 &  YD8 & !YD9 & !YD11
         # !TC0 & !TC1 &  TC2 & !YD8 &  YD9 & !YD10
         #  TC0 & !TC2 & !YD8 & !YD9 & !YD10 & !YD11;

-- Node name is '|yblanka:25|~935~1' from file "yblanka.tdf" line 113, column 24
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ066 $  GND);
  _EQ066 =  TC0 &  TC1 & !TC2 & !YD8 &  YD10 &  YD11
         # !TC0 & !TC1 &  TC2 &  YD8 &  YD9 & !YD11
         # !TC0 &  TC1 & !TC2 &  YD9 &  YD10 & !YD11
         #  TC0 & !TC1 & !TC2 &  YD8 & !YD9 &  YD11
         #  TC0 &  TC1 & !TC2 &  YD8 & !YD10 & !YD11;

-- Node name is '|yblanka:25|~935~2' from file "yblanka.tdf" line 113, column 24
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ067 $  GND);
  _EQ067 = !TC0 &  TC1 & !TC2 & !YD8 &  YD10 & !YD11
         # !TC0 &  TC1 & !TC2 & !YD8 &  YD9 & !YD11
         # !TC0 & !TC1 &  TC2 & !YD8 & !YD10 &  YD11
         #  TC0 & !TC1 & !TC2 & !YD8 &  YD9
         #  TC0 & !TC1 & !TC2 & !YD8 & !YD10;

-- Node name is '|yblanka:25|~936~1' from file "yblanka.tdf" line 113, column 24
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ068 $  GND);
  _EQ068 =  TC1 & !TC2 &  YD8 &  YD9 &  YD10
         #  TC0 & !TC2 & !YD8 &  YD9 &  YD11
         #  TC0 &  TC1 & !TC2 & !YD9 & !YD10
         #  TC0 &  TC1 & !TC2 & !YD8 & !YD10
         # !TC2 & !YD8 &  YD9 & !YD10 &  YD11;

-- Node name is '|yblanka:25|~936~2' from file "yblanka.tdf" line 113, column 24
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ069 $  GND);
  _EQ069 = !TC0 & !TC1 &  TC2 & !YD9 & !YD11
         # !TC0 & !TC1 &  TC2 & !YD10 & !YD11
         # !TC0 & !TC2 & !YD8 &  YD10 & !YD11
         # !TC0 & !TC1 & !TC2 & !YD8
         # !TC0 & !TC1 & !YD8 & !YD11;

-- Node name is '|yblanka:25|~937~1' from file "yblanka.tdf" line 113, column 24
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ070 $  GND);
  _EQ070 =  TC0 &  TC1 & !TC2 &  YD9 &  YD10 &  YD11
         #  TC0 & !TC2 &  YD8 &  YD9 & !YD10 & !YD11
         #  TC1 & !TC2 & !YD8 &  YD9 &  YD10
         #  TC0 &  TC1 & !TC2 & !YD9 & !YD11
         #  TC0 &  TC1 & !TC2 & !YD10 & !YD11;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X025 occurs in LABs ----EF--




Project Information                           c:\max2work\anlgtst\anlv71v2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:36
   Database Builder                       00:00:20
   Logic Synthesizer                      00:00:28
   Partitioner                            00:00:09
   Fitter                                 00:00:50
   Timing SNF Extractor                   00:00:06
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:02:31


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,686K
