secureip = $MODEL_TECH_XILINX_LIB/secureip
xpm = $MODEL_TECH_XILINX_LIB/xpm
unisim = $MODEL_TECH_XILINX_LIB/unisim
unimacro = $MODEL_TECH_XILINX_LIB/unimacro
unifast = $MODEL_TECH_XILINX_LIB/unifast
axi_jtag_v1_0_0 = $MODEL_TECH_XILINX_LIB/axi_jtag_v1_0_0
axi_infrastructure_v1_1_0 = $MODEL_TECH_XILINX_LIB/axi_infrastructure_v1_1_0
axi_amm_bridge_v1_0_3 = $MODEL_TECH_XILINX_LIB/axi_amm_bridge_v1_0_3
jtag_axi = $MODEL_TECH_XILINX_LIB/jtag_axi
axis_interconnect_v1_1_14 = $MODEL_TECH_XILINX_LIB/axis_interconnect_v1_1_14
axi_crossbar_v2_1_14 = $MODEL_TECH_XILINX_LIB/axi_crossbar_v2_1_14
axi_interconnect_v1_7_13 = $MODEL_TECH_XILINX_LIB/axi_interconnect_v1_7_13
unisim = $MODEL_TECH_XILINX_LIB/unisim
unimacro = $MODEL_TECH_XILINX_LIB/unimacro
unifast = $MODEL_TECH_XILINX_LIB/unifast
axi_lite_ipif_v3_0_4 = $MODEL_TECH_XILINX_LIB/axi_lite_ipif_v3_0_4
axi_utils_v2_0_3 = $MODEL_TECH_XILINX_LIB/axi_utils_v2_0_3
proc_sys_reset_v5_0_11 = $MODEL_TECH_XILINX_LIB/proc_sys_reset_v5_0_11
axi_bram_ctrl_v4_0_13 = $MODEL_TECH_XILINX_LIB/axi_bram_ctrl_v4_0_13
blk_mem_gen_v8_3_6 = $MODEL_TECH_XILINX_LIB/blk_mem_gen_v8_3_6