Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 26 16:11:18 2022
| Host         : PARALED03 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file VGACounter_control_sets_placed.rpt
| Design       : VGACounter
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |           12 |
|     12 |            1 |
|    16+ |           32 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             114 |           27 |
| Yes          | No                    | No                     |            1092 |          340 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             272 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|   Clock Signal  |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|  HS_reg_i_2_n_0 |                                                | Inst_vga_ctrl_640x480_60Hz/HS0                 |                1 |              2 |
|  HS_reg_i_2_n_0 |                                                | Inst_vga_ctrl_640x480_60Hz/VS0                 |                1 |              2 |
|  CLK_IBUF_BUFG  |                                                |                                                |                1 |              2 |
|  clk_BUFG       | press[3]_i_1_n_0                               |                                                |                2 |              8 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/p_1_in[0]           | Inst_vga_ctrl_640x480_60Hz/PosXn1024_reg[2][0] |                1 |              8 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosXn64_reg[7]      | Inst_vga_ctrl_640x480_60Hz/PosXn64_reg[7]_0    |                1 |              8 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosXn8_reg[2]       | Inst_vga_ctrl_640x480_60Hz/PosXn8_reg[7]       |                2 |              8 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosXn32_reg[2]      | Inst_vga_ctrl_640x480_60Hz/PosXn32_reg[7]      |                2 |              8 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosXn2_reg[5]       | Inst_vga_ctrl_640x480_60Hz/PosXn2_reg[7]       |                1 |              8 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosXn256_reg[7]     | Inst_vga_ctrl_640x480_60Hz/PosXn256_reg[7]_0   |                1 |              8 |
|  clk_BUFG       |                                                | Inst_vga_ctrl_640x480_60Hz/PosXn2048_reg[7]    |                2 |              8 |
|  clk_BUFG       |                                                | Inst_vga_ctrl_640x480_60Hz/PosXn16_reg[7]      |                1 |              8 |
|  clk_BUFG       |                                                | Inst_vga_ctrl_640x480_60Hz/PosXn4_reg[7]       |                2 |              8 |
|  clk_BUFG       |                                                | Inst_vga_ctrl_640x480_60Hz/PosXn512_reg[2]     |                1 |              8 |
|  clk_BUFG       |                                                | Inst_vga_ctrl_640x480_60Hz/PosXn128_reg[7]     |                1 |              8 |
|  clk_BUFG       | n1                                             |                                                |                4 |             12 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn8_reg[2][0]    |                                                |                2 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn64_reg[2][0]   |                                                |                2 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn512_reg[2][0]  |                                                |                3 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn4_reg[2][0]    |                                                |                4 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn32_reg[2][0]   |                                                |                4 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn2_reg[2][0]    |                                                |                2 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn256_reg[2][0]  |                                                |                3 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn2048_reg[2][0] |                                                |                4 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn16_reg[2][0]   |                                                |                2 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/PosYn128_reg[2][0]  |                                                |                2 |             16 |
|  clk_BUFG       | Inst_vga_ctrl_640x480_60Hz/E[0]                |                                                |                2 |             16 |
|  HS_reg_i_2_n_0 |                                                | Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_1_n_0 |               10 |             24 |
|  HS_reg_i_2_n_0 | Inst_vga_ctrl_640x480_60Hz/eqOp                | Inst_vga_ctrl_640x480_60Hz/vcounter            |               10 |             44 |
|  HS_reg_i_2_n_0 |                                                | Inst_vga_ctrl_640x480_60Hz/eqOp                |                8 |             46 |
|  clk_BUFG       | n1                                             | n1[31]_i_1_n_0                                 |               16 |             52 |
|  clk_BUFG       | clk_count                                      | clk_count[31]_i_1_n_0                          |                9 |             64 |
|  clk_BUFG       | n9                                             |                                                |               17 |             64 |
|  clk_BUFG       | n8                                             |                                                |               23 |             64 |
|  clk_BUFG       | n7                                             |                                                |               26 |             64 |
|  clk_BUFG       | n6                                             |                                                |               26 |             64 |
|  clk_BUFG       | n5                                             |                                                |               18 |             64 |
|  clk_BUFG       | n4                                             |                                                |               19 |             64 |
|  clk_BUFG       | n3                                             |                                                |               22 |             64 |
|  clk_BUFG       | n2                                             |                                                |               15 |             64 |
|  clk_BUFG       | n16                                            |                                                |               19 |             64 |
|  clk_BUFG       | n15                                            |                                                |               26 |             64 |
|  clk_BUFG       | n14                                            |                                                |               24 |             64 |
|  clk_BUFG       | n13                                            | n13[31]_i_1_n_0                                |               18 |             64 |
|  clk_BUFG       | n12                                            |                                                |               18 |             64 |
|  clk_BUFG       | n11                                            |                                                |               25 |             64 |
|  clk_BUFG       | n10                                            |                                                |               26 |             64 |
|  clk_BUFG       |                                                |                                                |               33 |            118 |
+-----------------+------------------------------------------------+------------------------------------------------+------------------+----------------+


