// Seed: 792432976
module module_0;
  wire id_1;
  module_2();
  supply1 id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6
);
  wire id_8 = id_8;
  module_0();
  always @(posedge 1'h0 or posedge "") begin
    assume (1);
  end
endmodule
module module_2;
  supply0 id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_6 = 1;
  assign id_7 = id_12;
endmodule
