;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, -100
	SUB -207, <-120
	SUB -207, <-120
	JMP @12, #200
	SUB @121, 103
	JMN @12, #200
	JMN @12, #200
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SPL 0, <-402
	SPL 0, <-402
	SPL 0, <-402
	SUB @-127, 100
	ADD #12, @-200
	SUB 12, @10
	SUB @121, 106
	SUB @121, -106
	SUB @-127, 100
	SUB @-127, 100
	SUB 19, 0
	SUB @121, 106
	MOV -7, <-20
	MOV @-127, -100
	SUB @0, @2
	SUB @121, 106
	SUB 1, <-1
	SUB @127, 106
	SUB -707, <-126
	SUB @-127, 100
	SUB 19, 0
	SUB 99, @900
	SUB @127, 106
	DJN -1, @-20
	SUB @121, 103
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMN @12, #200
	SUB -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	SLT 121, 0
	SLT 121, 0
	MOV @-127, -100
