%MSG-i configureMessageFacility:  CorePropertySupervisorBase  11-Dec-2018 11:36:29 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 11-Dec-2018 11:36:29 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 11-Dec-2018 11:36:29 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq06.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  11-Dec-2018 11:36:29 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 11-Dec-2018 11:36:29 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 11-Dec-2018 11:37:03 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:37:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:37:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:37:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:37:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:37:42 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 11:38:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC1 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:38:26 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:38:26 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:39:12 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:39:46 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:39:47 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:39:55 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:39:59 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:40:27 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:42:06 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:42:35 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:43:47 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:47:23 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:48:09 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:54:15 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:54:22 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:54:35 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:49 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:49 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:49 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:50 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:50 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 11:58:50 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:00:33 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:01:17 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:46 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:47 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:47 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:05:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:15:30 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 12:15:56 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:11 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:13 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 11-Dec-2018 14:18:21 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:18:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:18:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:18:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:18:34 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:18:44 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:19:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC1 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:22 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:42 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:42 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:43 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:43 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:43 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:51 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:54 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:54 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 14:20:55 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:23:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 65535
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 14:54:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 65535
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 11-Dec-2018 15:29:40 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 15:29:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 15:29:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  11-Dec-2018 15:29:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 11-Dec-2018 15:29:49 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
