// Seed: 662282054
module module_0 ();
  wire  id_2;
  uwire id_3;
  assign id_3 = 1'b0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri0  id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  always @(negedge 1 or negedge 1) begin : LABEL_0
    assert (1);
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  wire id_15 = id_12;
  module_0 modCall_1 ();
endmodule
