INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sim_1/new/tb_fixed_lead_frac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fixed_lead_frac'
