Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  9 19:22:05 2021
| Host         : DESKTOP-4SFHT1M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   429 |
|    Minimum number of control sets                        |   429 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1235 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   429 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    76 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    59 |
| >= 14 to < 16      |     9 |
| >= 16              |   161 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4017 |          968 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |             841 |          281 |
| Yes          | No                    | No                     |           13000 |         2822 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2825 |          749 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                                 Enable Signal                                                                                 |                                                                                                Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                 | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                             |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                   | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0               |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/rst_ps7_0_fclk1/U0/peripheral_reset[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                  | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                           |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                     |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                     |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                1 |              3 |         3.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/rst_ps7_0_fclk1/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/rst_ps7_0_fclk0/U0/peripheral_aresetn[0]                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rClearIrqs                                                                                           |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/mux_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                            |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/iRst13_in                                                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                  |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                  |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_WINDOW_en/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                   |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                  |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                     |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                          | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                  |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_WINDOW_en/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | base_i/HDMI_FFT_LR/FFT_WINDOW_en/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_WINDOW_en/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                               | base_i/HDMI_FFT_LR/FFT_WINDOW_en/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                     |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tvalid_0[0]                                                    | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                       | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/mux_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | base_i/Audio_controller/mux_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/mux_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | base_i/Audio_controller/mux_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                  |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                  |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                  |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount_1                                             |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount_1                                             | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount[5]_i_1_n_0                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                  |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                      |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                      | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                             |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/rst_ps7_0_fclk0/U0/peripheral_aresetn[0]                                                                                                                               |                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                            |                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                    | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rIrqEnables[31]_i_1_n_0                                             | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce                                                                                                                      | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                       |                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                             | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                  |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce                                                                                                                      | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                              | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                           |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/tw_scale_reg_ce_9                                                                                                             |                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                      | base_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/tw_scale_reg_ce_9                                                                                                             |                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                           |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/rst_ps7_0_fclk1/U0/SEQ/seq_cnt_en                                                                                                                                      | base_i/rst_ps7_0_fclk1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                     |                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                    | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                    | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |              7 |         2.33 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                          |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Pulse_LED_controller_0/inst/dLSUM                                                                                                                                      |                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Pulse_LED_controller_0/inst/dRSUM_0                                                                                                                                    |                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAudioFrameCount                                             | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                          | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                             |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/tw_scale_reg_ce_8                                                                                                             |                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/tw_scale_reg_ce_8                                                                                                             |                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                           |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/iRst1                                                                                                                     |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_onehot_state_Curr_l[4]_i_1_n_0                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0                                                                               |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                    | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                   | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rWriteAddr_0                                                           | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rWriteAddr                                                          | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                 | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |                3 |              8 |         2.67 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                    |                4 |              9 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                             | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                            |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                3 |             10 |         3.33 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   | base_i/HDMI_FFT_LR/HDMI_test_0/inst/ren_i_1_n_0                                                                                                                               | base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr[9]_i_1_n_0                                                                                                                                                            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                             |                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                          |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/gpio_core_1/gpio2_io_o[10]                                                                                                                 |                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                             |                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/cnt_l_0                                                                                                                                    |                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Windowing_L/inst/pkt_cnt[10]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Windowing_R/inst/data_mult0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   | base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0                                                                                                                               | base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0                                                                                                                                                       |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                           | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Windowing_R/inst/pkt_cnt[10]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0    |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/cnt_r                                                                                                                                      |                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/symbols_out_remaining[10]_i_1_n_0                                                                                             | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/symbols_out_remaining[10]_i_1_n_0                                                                                             | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Windowing_L/inst/data_mult0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                             | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                              |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                  | base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                  | base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Packet_framer_L/inst/data_buffer_reg[23]_i_1_n_0                                                                                                           | base_i/HDMI_FFT_LR/Packet_framer_L/inst/pkt_cnt[11]_i_1_n_0                                                                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_CONFIG/inst/m_axis_fftconfig_tdata[15]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                             | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                               |                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Packet_framer_R/inst/data_buffer_reg[23]_i_1_n_0                                                                                                           | base_i/HDMI_FFT_LR/Packet_framer_R/inst/pkt_cnt[11]_i_1_n_0                                                                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]       | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0    |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/E[0]                                                                                                                          | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                   | base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                   | base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/E[0]                                                                                                                          | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                              |                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                               |                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                     |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                  |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_ce                      | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/CE                                                                       | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                  |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                  | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                             |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                    |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                     |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                  |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/CE                                                                       | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                                                  | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                     |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                     |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                  |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                                                  | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                               |                6 |             13 |         2.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                    |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_ce                      | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]    | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                  |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                       | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                  |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    | base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    | base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                     | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                               | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                               | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                     | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                          | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                             |                5 |             15 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                  |                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                              |                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_2_n_0                                            | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_1_n_0                                                                             |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                3 |             18 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Pulse_LED_controller_0/inst/FSM_sequential_state_Curr_L_i_1_n_0                                                                                                                                         |                6 |             18 |         3.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                7 |             18 |         2.57 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]    | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                          |                6 |             18 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                7 |             19 |         2.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                       |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0] | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                6 |             19 |         3.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_WINDOW_en/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/mux_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                    |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                             |                7 |             21 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                |                7 |             22 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                     |                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_nAudValid_0                                            | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                               |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Packet_framer_R/inst/m_axis_tdata[23]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  base_i/HDMI_FFT_LR/Windowing_R/inst/data_mult_reg[40]_i_1_n_0       |                                                                                                                                                                               |                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Windowing_L/inst/M_AXIS_DATA_tdata[23]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_2_reg[0]      | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                4 |             24 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Windowing_R/inst/M_AXIS_DATA_tdata[23]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                             |                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  base_i/HDMI_FFT_LR/Windowing_L/inst/data_mult_reg[40]_i_1_n_0       |                                                                                                                                                                               |                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                  | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                4 |             24 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                          | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                            |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                          | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                            |                5 |             24 |         4.80 |
|  base_i/HDMI_FFT_LR/Packet_framer_R/inst/data_buffer_reg[23]_i_1_n_0 |                                                                                                                                                                               |                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Packet_framer_L/inst/m_axis_tdata[23]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  base_i/HDMI_FFT_LR/Packet_framer_L/inst/data_buffer_reg[23]_i_1_n_0 |                                                                                                                                                                               |                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                  | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                  | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                              |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                             |                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                              | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                              |                7 |             24 |         3.43 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rChMuxSelect_reg[1][3][0]                                            |                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                      |                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_nAudCapt_0                                          | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                    |                6 |             24 |         4.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/genblk3[0].mclk_rAudValid_reg[0]                                             | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                               |                7 |             24 |         3.43 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]                                                |                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[47]                                                |                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                     | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData[0][47]_i_1_n_0                                                                                      |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_2_reg[0]      | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                          | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                       |                9 |             25 |         2.78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                          | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                       |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudData_In_0                                                  |                                                                                                                                                                                                                |                6 |             27 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                             |                4 |             28 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |               10 |             28 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                  |               10 |             28 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/R_Data[23]_i_1_n_0                                                                             |                                                                                                                                                                                                                |                7 |             29 |         4.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/L_Data[23]_i_1_n_0                                                                             |                                                                                                                                                                                                                |               11 |             29 |         2.64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                             |               11 |             31 |         2.82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                               |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                     | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                               |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/axis_r_data_0                                                                                             |                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/axis_l_data_1                                                                                             |                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out04_out                                            |                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata[31]_i_1_n_0                                                                              |                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[95]_i_1_n_0                                          | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | base_i/Audio_controller/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                           |               12 |             32 |         2.67 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                              |               13 |             32 |         2.46 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn                                                    |                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[191]_i_1_n_0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[31]_i_1_n_0                                          | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[159]_i_1_n_0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[127]_i_1_n_0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[63]_i_1_n_0                                          | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |                5 |             32 |         6.40 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0                                              |                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                 | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |               13 |             33 |         2.54 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                              | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |               14 |             33 |         2.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                |                8 |             34 |         4.25 |
|  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/index_buff_r__0_BUFG             |                                                                                                                                                                               |                                                                                                                                                                                                                |               11 |             34 |         3.09 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/index_buff_l__0_BUFG             |                                                                                                                                                                               |                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               | base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0                                                                                                                                                                |                9 |             35 |         3.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                             |                                                                                                                                                                                                                |                5 |             35 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                   |               14 |             36 |         2.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_outfifo.i_output_fifo/fifo0/rd_enable                                                                                                |                                                                                                                                                                                                                |               10 |             37 |         3.70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_nd_to_rdy/wr_enable                                                                                                                  |                                                                                                                                                                                                                |               10 |             37 |         3.70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_nd_to_rdy/wr_enable                                                                                                                  |                                                                                                                                                                                                                |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_outfifo.i_output_fifo/fifo0/rd_enable                                                                                                |                                                                                                                                                                                                                |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |               14 |             39 |         2.79 |
|  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG                   |                                                                                                                                                                               |                                                                                                                                                                                                                |               18 |             41 |         2.28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                          |                9 |             48 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                          |                9 |             48 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                |                                                                                                                                                                                                                |                8 |             48 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                       | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                             |               14 |             52 |         3.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Ext_Mod_L/inst/m_axis_tdata[47]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                |               15 |             59 |         3.93 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/Ext_Mod_R/inst/m_axis_tdata[47]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                |               15 |             59 |         3.93 |
| ~base_i/HDMI_FFT_LR/Ext_Mod_L/inst/state_Curr_BUFG[0]                |                                                                                                                                                                               |                                                                                                                                                                                                                |               19 |             60 |         3.16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                          |                                                                                                                                                                                                                |                8 |             60 |         7.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                       |                                                                                                                                                                                                                |                8 |             60 |         7.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_has_input_skid.i_2to1/p_14_in                                                                                                        |                                                                                                                                                                                                                |               12 |             60 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                       |                                                                                                                                                                                                                |                8 |             60 |         7.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                                                      |                                                                                                                                                                                                                |               13 |             60 |         4.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_has_input_skid.i_2to1/p_14_in                                                                                                        |                                                                                                                                                                                                                |                9 |             60 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                                                      |                                                                                                                                                                                                                |               12 |             60 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                          |                                                                                                                                                                                                                |                8 |             60 |         7.50 |
| ~base_i/HDMI_FFT_LR/Ext_Mod_R/inst/state_Curr_BUFG[0]                |                                                                                                                                                                               |                                                                                                                                                                                                                |               17 |             60 |         3.53 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/cordic_R/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                       |               13 |             62 |         4.77 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               | base_i/HDMI_FFT_LR/cordic_L/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                       |               11 |             62 |         5.64 |
|  base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288               |                                                                                                                                                                               |                                                                                                                                                                                                                |               44 |            170 |         3.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/dest_pulse                                                            | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                           |               28 |            192 |         6.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/dest_pulse                                                          | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                |               38 |            192 |         5.05 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_2                                           | base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                           |               39 |            192 |         4.92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tid[0]_1[0]                                                    |                                                                                                                                                                                                                |               29 |            192 |         6.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAesLastFrame                                                | base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0                                                                           |               27 |            192 |         7.11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                               |                                                                                                                                                                                                                |              823 |           3632 |         4.41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        |                                                                                                                                                                                                                |             1088 |           6338 |         5.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                         | base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                        |                                                                                                                                                                                                                |             1021 |           6338 |         6.21 |
+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


