OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 656660 656660 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22630
Number of terminals:      771
Number of snets:          2
Number of nets:           17790

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 331.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 711807.
[INFO DRT-0033] mcon shape region query size = 468170.
[INFO DRT-0033] met1 shape region query size = 147010.
[INFO DRT-0033] via shape region query size = 28920.
[INFO DRT-0033] met2 shape region query size = 17792.
[INFO DRT-0033] via2 shape region query size = 23136.
[INFO DRT-0033] met3 shape region query size = 17683.
[INFO DRT-0033] via3 shape region query size = 23136.
[INFO DRT-0033] met4 shape region query size = 6984.
[INFO DRT-0033] via4 shape region query size = 1152.
[INFO DRT-0033] met5 shape region query size = 1200.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 331 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10668 groups.
#scanned instances     = 22630
#unique  instances     = 331
#stdCellGenAp          = 12110
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7846
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67493
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:53, elapsed time = 00:02:12, memory = 439.49 (MB), peak = 455.86 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     186216

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53787.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 52123.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33173.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9164.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2300.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 246.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 502.50 (MB), peak = 502.50 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89260 vertical wires in 2 frboxes and 61533 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14979 vertical wires in 2 frboxes and 18335 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 940.77 (MB), peak = 940.77 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.77 (MB), peak = 940.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:18, memory = 1232.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:39, memory = 1553.61 (MB).
    Completing 30% with 2913 violations.
    elapsed time = 00:00:55, memory = 1617.29 (MB).
    Completing 40% with 2913 violations.
    elapsed time = 00:01:19, memory = 1678.56 (MB).
    Completing 50% with 2913 violations.
    elapsed time = 00:01:40, memory = 1681.39 (MB).
    Completing 60% with 6036 violations.
    elapsed time = 00:02:05, memory = 1718.09 (MB).
    Completing 70% with 6036 violations.
    elapsed time = 00:02:29, memory = 1789.62 (MB).
    Completing 80% with 9007 violations.
    elapsed time = 00:02:49, memory = 1800.28 (MB).
    Completing 90% with 9007 violations.
    elapsed time = 00:03:12, memory = 1860.81 (MB).
    Completing 100% with 12022 violations.
    elapsed time = 00:03:24, memory = 1722.33 (MB).
[INFO DRT-0199]   Number of violations = 14185.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     35      0      0      0      0      0      0      0      0
Metal Spacing       10      0   2210      0    826    165      0     36      0     42
Min Hole             0      0     20      0      0      0      0      0      0      0
Recheck             37      0   1136      0    674    165      0     79      0     72
Short                5      5   6365      5   1933    257      1     24      2     81
[INFO DRT-0267] cpu time = 00:25:17, elapsed time = 00:03:25, memory = 1877.32 (MB), peak = 1891.88 (MB)
Total wire length = 985235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273820 um.
Total wire length on LAYER met2 = 412741 um.
Total wire length on LAYER met3 = 191926 um.
Total wire length on LAYER met4 = 94457 um.
Total wire length on LAYER met5 = 12289 um.
Total number of vias = 166747.
Up-via summary (total 166747):

-------------------------
 FR_MASTERSLICE         0
            li1     64512
           met1     82426
           met2     15511
           met3      3927
           met4       371
-------------------------
               166747


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14185 violations.
    elapsed time = 00:00:19, memory = 1878.09 (MB).
    Completing 20% with 14185 violations.
    elapsed time = 00:00:38, memory = 1903.41 (MB).
    Completing 30% with 13054 violations.
    elapsed time = 00:00:50, memory = 1903.41 (MB).
    Completing 40% with 13054 violations.
    elapsed time = 00:01:13, memory = 1974.72 (MB).
    Completing 50% with 13054 violations.
    elapsed time = 00:01:28, memory = 1920.85 (MB).
    Completing 60% with 11202 violations.
    elapsed time = 00:01:50, memory = 1914.11 (MB).
    Completing 70% with 11202 violations.
    elapsed time = 00:02:06, memory = 1914.87 (MB).
    Completing 80% with 8936 violations.
    elapsed time = 00:02:30, memory = 1901.04 (MB).
    Completing 90% with 8936 violations.
    elapsed time = 00:02:55, memory = 1940.55 (MB).
    Completing 100% with 6653 violations.
    elapsed time = 00:03:14, memory = 1905.28 (MB).
[INFO DRT-0199]   Number of violations = 6653.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         13      0      0      0      0      0
Metal Spacing        0   1260    451     80      9      4
Min Hole             0      2      0      0      0      0
Short                0   4003    794     31      6      0
[INFO DRT-0267] cpu time = 00:24:07, elapsed time = 00:03:15, memory = 1863.30 (MB), peak = 1976.96 (MB)
Total wire length = 976511 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271113 um.
Total wire length on LAYER met2 = 408678 um.
Total wire length on LAYER met3 = 191517 um.
Total wire length on LAYER met4 = 93941 um.
Total wire length on LAYER met5 = 11261 um.
Total number of vias = 165220.
Up-via summary (total 165220):

-------------------------
 FR_MASTERSLICE         0
            li1     64484
           met1     81171
           met2     15479
           met3      3783
           met4       303
-------------------------
               165220


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6653 violations.
    elapsed time = 00:00:20, memory = 1863.30 (MB).
    Completing 20% with 6653 violations.
    elapsed time = 00:00:40, memory = 1863.40 (MB).
    Completing 30% with 6676 violations.
    elapsed time = 00:00:50, memory = 1882.52 (MB).
    Completing 40% with 6676 violations.
    elapsed time = 00:01:13, memory = 1927.86 (MB).
    Completing 50% with 6676 violations.
    elapsed time = 00:01:31, memory = 1865.55 (MB).
    Completing 60% with 6569 violations.
    elapsed time = 00:01:47, memory = 1886.74 (MB).
    Completing 70% with 6569 violations.
    elapsed time = 00:02:05, memory = 1997.60 (MB).
    Completing 80% with 6484 violations.
    elapsed time = 00:02:23, memory = 1887.23 (MB).
    Completing 90% with 6484 violations.
    elapsed time = 00:02:49, memory = 1999.77 (MB).
    Completing 100% with 6380 violations.
    elapsed time = 00:03:13, memory = 1906.95 (MB).
[INFO DRT-0199]   Number of violations = 6380.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         19      0      0      0      0      0      0
Metal Spacing        0   1199      0    413     71      4      2
Min Hole             0      1      0      0      0      0      0
Short                0   3982      2    646     33      8      0
[INFO DRT-0267] cpu time = 00:24:18, elapsed time = 00:03:14, memory = 1906.95 (MB), peak = 2007.09 (MB)
Total wire length = 975033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270904 um.
Total wire length on LAYER met2 = 407694 um.
Total wire length on LAYER met3 = 191741 um.
Total wire length on LAYER met4 = 93878 um.
Total wire length on LAYER met5 = 10814 um.
Total number of vias = 164725.
Up-via summary (total 164725):

-------------------------
 FR_MASTERSLICE         0
            li1     64459
           met1     80850
           met2     15407
           met3      3739
           met4       270
-------------------------
               164725


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6380 violations.
    elapsed time = 00:00:11, memory = 1967.01 (MB).
    Completing 20% with 6380 violations.
    elapsed time = 00:00:27, memory = 2181.98 (MB).
    Completing 30% with 5091 violations.
    elapsed time = 00:00:42, memory = 2043.93 (MB).
    Completing 40% with 5091 violations.
    elapsed time = 00:00:55, memory = 2111.07 (MB).
    Completing 50% with 5091 violations.
    elapsed time = 00:01:19, memory = 2086.64 (MB).
    Completing 60% with 3480 violations.
    elapsed time = 00:01:34, memory = 2098.46 (MB).
    Completing 70% with 3480 violations.
    elapsed time = 00:01:46, memory = 2075.00 (MB).
    Completing 80% with 2253 violations.
    elapsed time = 00:01:58, memory = 2107.33 (MB).
    Completing 90% with 2253 violations.
    elapsed time = 00:02:13, memory = 2140.11 (MB).
    Completing 100% with 758 violations.
    elapsed time = 00:02:22, memory = 2193.70 (MB).
[INFO DRT-0199]   Number of violations = 760.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    197    105      5
Recheck              0      0      2      0
Short                0    364     84      2
[INFO DRT-0267] cpu time = 00:15:25, elapsed time = 00:02:23, memory = 2143.70 (MB), peak = 2223.58 (MB)
Total wire length = 974202 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 262202 um.
Total wire length on LAYER met2 = 404253 um.
Total wire length on LAYER met3 = 199099 um.
Total wire length on LAYER met4 = 97887 um.
Total wire length on LAYER met5 = 10758 um.
Total number of vias = 167674.
Up-via summary (total 167674):

-------------------------
 FR_MASTERSLICE         0
            li1     64460
           met1     81510
           met2     17246
           met3      4192
           met4       266
-------------------------
               167674


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 760 violations.
    elapsed time = 00:00:01, memory = 2143.70 (MB).
    Completing 20% with 760 violations.
    elapsed time = 00:00:02, memory = 2214.29 (MB).
    Completing 30% with 622 violations.
    elapsed time = 00:00:04, memory = 2143.70 (MB).
    Completing 40% with 622 violations.
    elapsed time = 00:00:06, memory = 2175.70 (MB).
    Completing 50% with 622 violations.
    elapsed time = 00:00:15, memory = 2143.95 (MB).
    Completing 60% with 479 violations.
    elapsed time = 00:00:16, memory = 2143.95 (MB).
    Completing 70% with 479 violations.
    elapsed time = 00:00:18, memory = 2143.95 (MB).
    Completing 80% with 259 violations.
    elapsed time = 00:00:28, memory = 2144.17 (MB).
    Completing 90% with 259 violations.
    elapsed time = 00:00:30, memory = 2144.17 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:37, memory = 2144.17 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2
Metal Spacing        9     13
Short               11     10
[INFO DRT-0267] cpu time = 00:02:34, elapsed time = 00:00:37, memory = 2144.17 (MB), peak = 2223.58 (MB)
Total wire length = 974160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261879 um.
Total wire length on LAYER met2 = 403855 um.
Total wire length on LAYER met3 = 199385 um.
Total wire length on LAYER met4 = 98294 um.
Total wire length on LAYER met5 = 10745 um.
Total number of vias = 167806.
Up-via summary (total 167806):

-------------------------
 FR_MASTERSLICE         0
            li1     64462
           met1     81538
           met2     17327
           met3      4213
           met4       266
-------------------------
               167806


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 2144.17 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 2144.17 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:00, memory = 2144.17 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:00, memory = 2144.17 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:03, memory = 2144.17 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:03, memory = 2144.17 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:03, memory = 2144.17 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:04, memory = 2144.17 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:04, memory = 2144.17 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:06, memory = 2144.17 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        0      6
Short                1      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2144.17 (MB), peak = 2223.58 (MB)
Total wire length = 974125 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261827 um.
Total wire length on LAYER met2 = 403793 um.
Total wire length on LAYER met3 = 199416 um.
Total wire length on LAYER met4 = 98342 um.
Total wire length on LAYER met5 = 10745 um.
Total number of vias = 167806.
Up-via summary (total 167806):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     81518
           met2     17339
           met3      4220
           met4       266
-------------------------
               167806


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:03, memory = 2207.70 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:05, memory = 2237.23 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:08, memory = 2268.00 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:11, memory = 2206.55 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:12, memory = 2160.42 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:20, memory = 2266.31 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:28, memory = 2248.43 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:35, memory = 2236.47 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:38, memory = 2236.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:42, memory = 2200.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:05:13, elapsed time = 00:00:42, memory = 2200.48 (MB), peak = 2306.31 (MB)
Total wire length = 974126 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261850 um.
Total wire length on LAYER met2 = 403809 um.
Total wire length on LAYER met3 = 199393 um.
Total wire length on LAYER met4 = 98328 um.
Total wire length on LAYER met5 = 10745 um.
Total number of vias = 167808.
Up-via summary (total 167808):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     81523
           met2     17340
           met3      4216
           met4       266
-------------------------
               167808


[INFO DRT-0198] Complete detail routing.
Total wire length = 974126 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261850 um.
Total wire length on LAYER met2 = 403809 um.
Total wire length on LAYER met3 = 199393 um.
Total wire length on LAYER met4 = 98328 um.
Total wire length on LAYER met5 = 10745 um.
Total number of vias = 167808.
Up-via summary (total 167808):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     81523
           met2     17340
           met3      4216
           met4       266
-------------------------
               167808


[INFO DRT-0267] cpu time = 01:37:11, elapsed time = 00:13:47, memory = 2200.48 (MB), peak = 2306.31 (MB)

[INFO DRT-0180] Post processing.
Took 968 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 12 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 331 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10669 groups.
#scanned instances     = 22652
#unique  instances     = 331
#stdCellGenAp          = 12110
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7846
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67493
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:32, elapsed time = 00:02:18, memory = 2096.77 (MB), peak = 2306.31 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195717

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53798.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 52134.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33169.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9151.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2284.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 238.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2096.77 (MB), peak = 2306.31 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89251 vertical wires in 2 frboxes and 61523 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14919 vertical wires in 2 frboxes and 18329 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2096.77 (MB), peak = 2306.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2096.77 (MB), peak = 2306.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2184.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2216.27 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:09, memory = 2177.17 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:12, memory = 2170.18 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:15, memory = 2156.71 (MB).
    Completing 60% with 75 violations.
    elapsed time = 00:00:19, memory = 2210.25 (MB).
    Completing 70% with 75 violations.
    elapsed time = 00:00:22, memory = 2210.25 (MB).
    Completing 80% with 97 violations.
    elapsed time = 00:00:25, memory = 2181.63 (MB).
    Completing 90% with 97 violations.
    elapsed time = 00:00:29, memory = 2235.39 (MB).
    Completing 100% with 117 violations.
    elapsed time = 00:00:31, memory = 2131.34 (MB).
[INFO DRT-0199]   Number of violations = 131.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        6     18      9      2      1
Recheck              1      7      4      2      0
Short               29     29     15      7      1
[INFO DRT-0267] cpu time = 00:03:53, elapsed time = 00:00:32, memory = 2234.58 (MB), peak = 2306.31 (MB)
Total wire length = 974073 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261694 um.
Total wire length on LAYER met2 = 403724 um.
Total wire length on LAYER met3 = 198956 um.
Total wire length on LAYER met4 = 98411 um.
Total wire length on LAYER met5 = 11285 um.
Total number of vias = 167846.
Up-via summary (total 167846):

-------------------------
 FR_MASTERSLICE         0
            li1     64491
           met1     81530
           met2     17333
           met3      4222
           met4       270
-------------------------
               167846


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 131 violations.
    elapsed time = 00:00:02, memory = 2234.58 (MB).
    Completing 20% with 131 violations.
    elapsed time = 00:00:05, memory = 2234.83 (MB).
    Completing 30% with 101 violations.
    elapsed time = 00:00:08, memory = 2234.83 (MB).
    Completing 40% with 101 violations.
    elapsed time = 00:00:12, memory = 2269.60 (MB).
    Completing 50% with 101 violations.
    elapsed time = 00:00:14, memory = 2234.83 (MB).
    Completing 60% with 96 violations.
    elapsed time = 00:00:18, memory = 2234.83 (MB).
    Completing 70% with 96 violations.
    elapsed time = 00:00:21, memory = 2234.83 (MB).
    Completing 80% with 67 violations.
    elapsed time = 00:00:24, memory = 2234.83 (MB).
    Completing 90% with 67 violations.
    elapsed time = 00:00:28, memory = 2234.83 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:30, memory = 2234.83 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        1      8      6      1     11
Short               15     10      8      3      0
[INFO DRT-0267] cpu time = 00:03:49, elapsed time = 00:00:31, memory = 2234.83 (MB), peak = 2306.31 (MB)
Total wire length = 974086 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261720 um.
Total wire length on LAYER met2 = 403714 um.
Total wire length on LAYER met3 = 198931 um.
Total wire length on LAYER met4 = 98411 um.
Total wire length on LAYER met5 = 11307 um.
Total number of vias = 167843.
Up-via summary (total 167843):

-------------------------
 FR_MASTERSLICE         0
            li1     64491
           met1     81526
           met2     17334
           met3      4222
           met4       270
-------------------------
               167843


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 2234.83 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 2234.83 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:00, memory = 2234.83 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:00, memory = 2234.83 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:00, memory = 2234.83 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:02, memory = 2234.83 (MB).
    Completing 70% with 56 violations.
    elapsed time = 00:00:02, memory = 2234.83 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:04, memory = 2234.83 (MB).
    Completing 90% with 54 violations.
    elapsed time = 00:00:04, memory = 2234.83 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:05, memory = 2235.10 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      2      3      1      5
Short               18      8     13      4      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:05, memory = 2235.10 (MB), peak = 2306.31 (MB)
Total wire length = 974064 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261719 um.
Total wire length on LAYER met2 = 403705 um.
Total wire length on LAYER met3 = 198938 um.
Total wire length on LAYER met4 = 98411 um.
Total wire length on LAYER met5 = 11290 um.
Total number of vias = 167842.
Up-via summary (total 167842):

-------------------------
 FR_MASTERSLICE         0
            li1     64490
           met1     81524
           met2     17336
           met3      4222
           met4       270
-------------------------
               167842


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 2235.10 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 2235.10 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 2235.10 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 2235.10 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:04, memory = 2235.10 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:04, memory = 2235.10 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:04, memory = 2235.10 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:04, memory = 2235.10 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:04, memory = 2235.10 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 2235.10 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:05, memory = 2235.36 (MB), peak = 2306.31 (MB)
Total wire length = 974063 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261818 um.
Total wire length on LAYER met2 = 403722 um.
Total wire length on LAYER met3 = 198917 um.
Total wire length on LAYER met4 = 98433 um.
Total wire length on LAYER met5 = 11171 um.
Total number of vias = 167912.
Up-via summary (total 167912):

-------------------------
 FR_MASTERSLICE         0
            li1     64489
           met1     81560
           met2     17368
           met3      4223
           met4       272
-------------------------
               167912


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2235.36 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 2260.34 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 2260.34 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 2260.34 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 2260.34 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 2260.34 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:06, memory = 2260.34 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:07, memory = 2260.34 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:08, memory = 2260.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 2260.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:09, memory = 2260.34 (MB), peak = 2306.31 (MB)
Total wire length = 974061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261818 um.
Total wire length on LAYER met2 = 403722 um.
Total wire length on LAYER met3 = 198907 um.
Total wire length on LAYER met4 = 98433 um.
Total wire length on LAYER met5 = 11179 um.
Total number of vias = 167912.
Up-via summary (total 167912):

-------------------------
 FR_MASTERSLICE         0
            li1     64489
           met1     81560
           met2     17368
           met3      4223
           met4       272
-------------------------
               167912


[INFO DRT-0198] Complete detail routing.
Total wire length = 974061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261818 um.
Total wire length on LAYER met2 = 403722 um.
Total wire length on LAYER met3 = 198907 um.
Total wire length on LAYER met4 = 98433 um.
Total wire length on LAYER met5 = 11179 um.
Total number of vias = 167912.
Up-via summary (total 167912):

-------------------------
 FR_MASTERSLICE         0
            li1     64489
           met1     81560
           met2     17368
           met3      4223
           met4       272
-------------------------
               167912


[INFO DRT-0267] cpu time = 00:09:35, elapsed time = 00:01:24, memory = 2260.34 (MB), peak = 2306.31 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 9 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 331 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10669 groups.
#scanned instances     = 22661
#unique  instances     = 331
#stdCellGenAp          = 12110
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7846
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67493
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:20, elapsed time = 00:02:16, memory = 2260.39 (MB), peak = 2306.31 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195724

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53800.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 52136.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33171.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9154.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2285.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 238.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2260.39 (MB), peak = 2306.31 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89256 vertical wires in 2 frboxes and 61528 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14917 vertical wires in 2 frboxes and 18313 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2260.39 (MB), peak = 2306.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2260.39 (MB), peak = 2306.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2260.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2298.39 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 2265.21 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:12, memory = 2303.21 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:14, memory = 2265.21 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:18, memory = 2297.39 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:21, memory = 2265.21 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:25, memory = 2265.21 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:28, memory = 2265.21 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:30, memory = 2265.21 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met3   met5
Metal Spacing        0      2      6
Recheck              0      0      6
Short                5      0      0
[INFO DRT-0267] cpu time = 00:03:47, elapsed time = 00:00:30, memory = 2265.72 (MB), peak = 2327.38 (MB)
Total wire length = 974092 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261830 um.
Total wire length on LAYER met2 = 403740 um.
Total wire length on LAYER met3 = 198980 um.
Total wire length on LAYER met4 = 98427 um.
Total wire length on LAYER met5 = 11113 um.
Total number of vias = 167927.
Up-via summary (total 167927):

-------------------------
 FR_MASTERSLICE         0
            li1     64501
           met1     81562
           met2     17369
           met3      4223
           met4       272
-------------------------
               167927


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:02, memory = 2297.21 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:05, memory = 2328.54 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:08, memory = 2328.79 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:12, memory = 2328.79 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:14, memory = 2328.79 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:17, memory = 2328.79 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:20, memory = 2328.79 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:24, memory = 2328.79 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:27, memory = 2328.79 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:30, memory = 2235.65 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met3
Short                8      4
[INFO DRT-0267] cpu time = 00:03:45, elapsed time = 00:00:30, memory = 2266.00 (MB), peak = 2366.76 (MB)
Total wire length = 974099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261837 um.
Total wire length on LAYER met2 = 403741 um.
Total wire length on LAYER met3 = 198979 um.
Total wire length on LAYER met4 = 98427 um.
Total wire length on LAYER met5 = 11113 um.
Total number of vias = 167927.
Up-via summary (total 167927):

-------------------------
 FR_MASTERSLICE         0
            li1     64500
           met1     81563
           met2     17369
           met3      4223
           met4       272
-------------------------
               167927


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 2266.00 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:01, memory = 2266.00 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 2266.00 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:01, memory = 2266.00 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met3
Short                7      4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2266.00 (MB), peak = 2366.76 (MB)
Total wire length = 974098 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261836 um.
Total wire length on LAYER met2 = 403738 um.
Total wire length on LAYER met3 = 198981 um.
Total wire length on LAYER met4 = 98427 um.
Total wire length on LAYER met5 = 11113 um.
Total number of vias = 167927.
Up-via summary (total 167927):

-------------------------
 FR_MASTERSLICE         0
            li1     64502
           met1     81562
           met2     17368
           met3      4223
           met4       272
-------------------------
               167927


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:02, memory = 2280.23 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:06, memory = 2309.43 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:08, memory = 2309.43 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:13, memory = 2295.50 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:17, memory = 2321.51 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:20, memory = 2235.58 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:22, memory = 2317.48 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:25, memory = 2395.44 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:28, memory = 2576.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:30, memory = 2590.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:50, elapsed time = 00:00:30, memory = 2619.96 (MB), peak = 2619.96 (MB)
Total wire length = 974099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261849 um.
Total wire length on LAYER met2 = 403746 um.
Total wire length on LAYER met3 = 198922 um.
Total wire length on LAYER met4 = 98424 um.
Total wire length on LAYER met5 = 11156 um.
Total number of vias = 167930.
Up-via summary (total 167930):

-------------------------
 FR_MASTERSLICE         0
            li1     64500
           met1     81566
           met2     17369
           met3      4223
           met4       272
-------------------------
               167930


[INFO DRT-0198] Complete detail routing.
Total wire length = 974099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261849 um.
Total wire length on LAYER met2 = 403746 um.
Total wire length on LAYER met3 = 198922 um.
Total wire length on LAYER met4 = 98424 um.
Total wire length on LAYER met5 = 11156 um.
Total number of vias = 167930.
Up-via summary (total 167930):

-------------------------
 FR_MASTERSLICE         0
            li1     64500
           met1     81566
           met2     17369
           met3      4223
           met4       272
-------------------------
               167930


[INFO DRT-0267] cpu time = 00:11:25, elapsed time = 00:01:33, memory = 2619.96 (MB), peak = 2619.96 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 9 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 331 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10669 groups.
#scanned instances     = 22670
#unique  instances     = 331
#stdCellGenAp          = 12110
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7846
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67493
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:29, elapsed time = 00:02:17, memory = 2620.73 (MB), peak = 2620.73 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195724

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53800.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 52136.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33171.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9153.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2284.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 238.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2620.73 (MB), peak = 2620.73 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89255 vertical wires in 2 frboxes and 61527 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14927 vertical wires in 2 frboxes and 18266 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2620.73 (MB), peak = 2620.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2620.73 (MB), peak = 2620.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2682.10 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2651.11 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:08, memory = 2651.11 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:12, memory = 2689.11 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:14, memory = 2651.12 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:18, memory = 2651.12 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:21, memory = 2651.12 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:24, memory = 2651.12 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:27, memory = 2651.12 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:29, memory = 2651.12 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met4   met5
Recheck              0      1      3
Short                3      1      3
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:29, memory = 2672.70 (MB), peak = 2689.11 (MB)
Total wire length = 974137 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261850 um.
Total wire length on LAYER met2 = 403737 um.
Total wire length on LAYER met3 = 198833 um.
Total wire length on LAYER met4 = 98455 um.
Total wire length on LAYER met5 = 11260 um.
Total number of vias = 167944.
Up-via summary (total 167944):

-------------------------
 FR_MASTERSLICE         0
            li1     64511
           met1     81569
           met2     17369
           met3      4223
           met4       272
-------------------------
               167944


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:02, memory = 2672.70 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:05, memory = 2672.96 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:08, memory = 2672.96 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:11, memory = 2707.73 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:14, memory = 2673.05 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:17, memory = 2673.05 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:20, memory = 2673.05 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:23, memory = 2673.05 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:27, memory = 2673.05 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:30, memory = 2673.09 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:03:43, elapsed time = 00:00:30, memory = 2673.09 (MB), peak = 2707.82 (MB)
Total wire length = 974137 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261850 um.
Total wire length on LAYER met2 = 403737 um.
Total wire length on LAYER met3 = 198835 um.
Total wire length on LAYER met4 = 98454 um.
Total wire length on LAYER met5 = 11260 um.
Total number of vias = 167946.
Up-via summary (total 167946):

-------------------------
 FR_MASTERSLICE         0
            li1     64513
           met1     81569
           met2     17369
           met3      4223
           met4       272
-------------------------
               167946


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2673.09 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2673.09 (MB), peak = 2707.82 (MB)
Total wire length = 974137 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261850 um.
Total wire length on LAYER met2 = 403737 um.
Total wire length on LAYER met3 = 198835 um.
Total wire length on LAYER met4 = 98454 um.
Total wire length on LAYER met5 = 11260 um.
Total number of vias = 167946.
Up-via summary (total 167946):

-------------------------
 FR_MASTERSLICE         0
            li1     64513
           met1     81569
           met2     17369
           met3      4223
           met4       272
-------------------------
               167946


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:01, memory = 2673.09 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:03, memory = 2673.09 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:03, memory = 2673.09 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:05, memory = 2673.34 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:06, memory = 2673.34 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:07, memory = 2673.34 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:08, memory = 2673.34 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:09, memory = 2673.34 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:10, memory = 2673.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 2673.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:00:10, memory = 2676.11 (MB), peak = 2707.82 (MB)
Total wire length = 974136 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261847 um.
Total wire length on LAYER met2 = 403742 um.
Total wire length on LAYER met3 = 198846 um.
Total wire length on LAYER met4 = 98450 um.
Total wire length on LAYER met5 = 11249 um.
Total number of vias = 167952.
Up-via summary (total 167952):

-------------------------
 FR_MASTERSLICE         0
            li1     64513
           met1     81573
           met2     17371
           met3      4223
           met4       272
-------------------------
               167952


[INFO DRT-0198] Complete detail routing.
Total wire length = 974136 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261847 um.
Total wire length on LAYER met2 = 403742 um.
Total wire length on LAYER met3 = 198846 um.
Total wire length on LAYER met4 = 98450 um.
Total wire length on LAYER met5 = 11249 um.
Total number of vias = 167952.
Up-via summary (total 167952):

-------------------------
 FR_MASTERSLICE         0
            li1     64513
           met1     81573
           met2     17371
           met3      4223
           met4       272
-------------------------
               167952


[INFO DRT-0267] cpu time = 00:08:46, elapsed time = 00:01:11, memory = 2676.11 (MB), peak = 2707.82 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 331 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10670 groups.
#scanned instances     = 22681
#unique  instances     = 331
#stdCellGenAp          = 12110
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7846
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67493
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:42, elapsed time = 00:02:18, memory = 2636.76 (MB), peak = 2707.82 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195727

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53802.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 52138.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33172.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9153.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2284.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 238.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2636.76 (MB), peak = 2707.82 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89258 vertical wires in 2 frboxes and 61529 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14919 vertical wires in 2 frboxes and 18334 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2636.76 (MB), peak = 2707.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2636.76 (MB), peak = 2707.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2636.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2636.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 2636.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:12, memory = 2636.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:14, memory = 2636.76 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:18, memory = 2636.76 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:21, memory = 2636.76 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:24, memory = 2636.76 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:28, memory = 2636.76 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:30, memory = 2636.76 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met5
Metal Spacing        0      9
Recheck              0      9
Short                2      0
[INFO DRT-0267] cpu time = 00:03:47, elapsed time = 00:00:30, memory = 2659.30 (MB), peak = 2707.82 (MB)
Total wire length = 974121 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261866 um.
Total wire length on LAYER met2 = 403741 um.
Total wire length on LAYER met3 = 198827 um.
Total wire length on LAYER met4 = 98430 um.
Total wire length on LAYER met5 = 11256 um.
Total number of vias = 167963.
Up-via summary (total 167963):

-------------------------
 FR_MASTERSLICE         0
            li1     64522
           met1     81575
           met2     17370
           met3      4224
           met4       272
-------------------------
               167963


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:02, memory = 2659.30 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:05, memory = 2659.34 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:08, memory = 2659.34 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:12, memory = 2694.11 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:14, memory = 2659.34 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:18, memory = 2659.34 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:21, memory = 2659.34 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:24, memory = 2659.34 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:28, memory = 2659.34 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:31, memory = 2659.34 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:03:49, elapsed time = 00:00:31, memory = 2659.34 (MB), peak = 2707.82 (MB)
Total wire length = 974122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261867 um.
Total wire length on LAYER met2 = 403741 um.
Total wire length on LAYER met3 = 198827 um.
Total wire length on LAYER met4 = 98430 um.
Total wire length on LAYER met5 = 11256 um.
Total number of vias = 167963.
Up-via summary (total 167963):

-------------------------
 FR_MASTERSLICE         0
            li1     64522
           met1     81575
           met2     17370
           met3      4224
           met4       272
-------------------------
               167963


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 2659.34 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.34 (MB), peak = 2707.82 (MB)
Total wire length = 974122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261867 um.
Total wire length on LAYER met2 = 403741 um.
Total wire length on LAYER met3 = 198827 um.
Total wire length on LAYER met4 = 98430 um.
Total wire length on LAYER met5 = 11256 um.
Total number of vias = 167963.
Up-via summary (total 167963):

-------------------------
 FR_MASTERSLICE         0
            li1     64522
           met1     81575
           met2     17370
           met3      4224
           met4       272
-------------------------
               167963


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:02, memory = 2659.34 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:03, memory = 2659.34 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:03, memory = 2659.34 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:05, memory = 2659.34 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:05, memory = 2659.34 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:06, memory = 2659.34 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:06, memory = 2659.34 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:07, memory = 2659.34 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:07, memory = 2659.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 2659.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:08, memory = 2659.34 (MB), peak = 2707.82 (MB)
Total wire length = 974122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261870 um.
Total wire length on LAYER met2 = 403749 um.
Total wire length on LAYER met3 = 198829 um.
Total wire length on LAYER met4 = 98431 um.
Total wire length on LAYER met5 = 11242 um.
Total number of vias = 167965.
Up-via summary (total 167965):

-------------------------
 FR_MASTERSLICE         0
            li1     64523
           met1     81580
           met2     17367
           met3      4223
           met4       272
-------------------------
               167965


[INFO DRT-0198] Complete detail routing.
Total wire length = 974122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261870 um.
Total wire length on LAYER met2 = 403749 um.
Total wire length on LAYER met3 = 198829 um.
Total wire length on LAYER met4 = 98431 um.
Total wire length on LAYER met5 = 11242 um.
Total number of vias = 167965.
Up-via summary (total 167965):

-------------------------
 FR_MASTERSLICE         0
            li1     64523
           met1     81580
           met2     17367
           met3      4223
           met4       272
-------------------------
               167965


[INFO DRT-0267] cpu time = 00:08:40, elapsed time = 00:01:10, memory = 2659.34 (MB), peak = 2707.82 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 331 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10671 groups.
#scanned instances     = 22692
#unique  instances     = 331
#stdCellGenAp          = 12110
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7846
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67493
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:47, elapsed time = 00:02:20, memory = 2659.34 (MB), peak = 2707.82 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195746

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53806.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 52141.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33173.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9153.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2286.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 239.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2659.34 (MB), peak = 2707.82 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89265 vertical wires in 2 frboxes and 61533 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14931 vertical wires in 2 frboxes and 18414 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2659.34 (MB), peak = 2707.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.34 (MB), peak = 2707.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2659.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2659.34 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:08, memory = 2543.46 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:12, memory = 2581.53 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:14, memory = 2543.70 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:18, memory = 2575.92 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:21, memory = 2543.74 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:24, memory = 2543.74 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:28, memory = 2543.74 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:30, memory = 2543.74 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met2   met5
Metal Spacing        1      6
Recheck              0      6
Short               11      0
[INFO DRT-0267] cpu time = 00:03:44, elapsed time = 00:00:30, memory = 2566.61 (MB), peak = 2707.82 (MB)
Total wire length = 974143 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261865 um.
Total wire length on LAYER met2 = 403754 um.
Total wire length on LAYER met3 = 198835 um.
Total wire length on LAYER met4 = 98429 um.
Total wire length on LAYER met5 = 11257 um.
Total number of vias = 167979.
Up-via summary (total 167979):

-------------------------
 FR_MASTERSLICE         0
            li1     64536
           met1     81578
           met2     17370
           met3      4223
           met4       272
-------------------------
               167979


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:02, memory = 2566.61 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:06, memory = 2566.61 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:08, memory = 2566.61 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:12, memory = 2566.61 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:14, memory = 2566.61 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:18, memory = 2566.61 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:21, memory = 2566.61 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:24, memory = 2566.61 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:28, memory = 2566.61 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:31, memory = 2566.61 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met2
Short                3
[INFO DRT-0267] cpu time = 00:03:50, elapsed time = 00:00:31, memory = 2566.86 (MB), peak = 2707.82 (MB)
Total wire length = 974146 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261864 um.
Total wire length on LAYER met2 = 403758 um.
Total wire length on LAYER met3 = 198835 um.
Total wire length on LAYER met4 = 98429 um.
Total wire length on LAYER met5 = 11257 um.
Total number of vias = 167975.
Up-via summary (total 167975):

-------------------------
 FR_MASTERSLICE         0
            li1     64534
           met1     81576
           met2     17370
           met3      4223
           met4       272
-------------------------
               167975


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2566.86 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met2
Short                4
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2566.86 (MB), peak = 2707.82 (MB)
Total wire length = 974146 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261864 um.
Total wire length on LAYER met2 = 403758 um.
Total wire length on LAYER met3 = 198835 um.
Total wire length on LAYER met4 = 98429 um.
Total wire length on LAYER met5 = 11257 um.
Total number of vias = 167975.
Up-via summary (total 167975):

-------------------------
 FR_MASTERSLICE         0
            li1     64534
           met1     81576
           met2     17370
           met3      4223
           met4       272
-------------------------
               167975


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:01, memory = 2566.86 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:03, memory = 2596.79 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:04, memory = 2596.79 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:05, memory = 2596.79 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:06, memory = 2596.79 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:07, memory = 2596.79 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:08, memory = 2596.79 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:09, memory = 2596.79 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:10, memory = 2596.85 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:11, memory = 2596.85 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:00:11, memory = 2596.85 (MB), peak = 2707.82 (MB)
Total wire length = 974143 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261870 um.
Total wire length on LAYER met2 = 403759 um.
Total wire length on LAYER met3 = 198836 um.
Total wire length on LAYER met4 = 98432 um.
Total wire length on LAYER met5 = 11243 um.
Total number of vias = 167976.
Up-via summary (total 167976):

-------------------------
 FR_MASTERSLICE         0
            li1     64534
           met1     81580
           met2     17367
           met3      4223
           met4       272
-------------------------
               167976


[INFO DRT-0198] Complete detail routing.
Total wire length = 974143 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261870 um.
Total wire length on LAYER met2 = 403759 um.
Total wire length on LAYER met3 = 198836 um.
Total wire length on LAYER met4 = 98432 um.
Total wire length on LAYER met5 = 11243 um.
Total number of vias = 167976.
Up-via summary (total 167976):

-------------------------
 FR_MASTERSLICE         0
            li1     64534
           met1     81580
           met2     17367
           met3      4223
           met4       272
-------------------------
               167976


[INFO DRT-0267] cpu time = 00:08:58, elapsed time = 00:01:13, memory = 2596.85 (MB), peak = 2707.82 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
Elapsed time: 36:54.29[h:]min:sec. CPU time: user 15965.75 sys 9.40 (721%). Peak memory: 2772808KB.
