/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.19
Hash     : c1e3bb5
Date     : Jul  2 2024
Type     : Engineering
Log Time   : Tue Jul  2 06:55:12 2024 GMT

[ 11:55:12 ] Analysis has started
[ 11:55:12 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/analysis/multi_clocks_analyzer.cmd
[ 11:55:13 ] Duration: 110 ms. Max utilization: 44 MB
[ 11:55:13 ] Synthesize has started
[ 11:55:13 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/yosys -s multi_clocks.ys -l multi_clocks_synth.log
[ 11:55:29 ] Duration: 15889 ms. Max utilization: 70 MB
[ 11:55:29 ] Packing has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Analysis has started
[ 11:55:29 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report multi_clocks_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top multi_clocks --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/placement/fabric_multi_clocks_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synth.route --pack
[ 11:55:30 ] Duration: 1060 ms. Max utilization: 840 MB
[ 11:55:30 ] Placement has started
[ 11:55:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --output multi_clocks_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map multi_clocks.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml --write_repack multi_clocks_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/config.json
[ 11:55:30 ] Duration: 158 ms. Max utilization: 263 MB
[ 11:55:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report multi_clocks_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top multi_clocks --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/placement/fabric_multi_clocks_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synth.route --place --fix_clusters multi_clocks_pin_loc.place
[ 11:55:33 ] Duration: 2232 ms. Max utilization: 767 MB
[ 11:55:33 ] Route has started
[ 11:55:33 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report multi_clocks_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top multi_clocks --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/placement/fabric_multi_clocks_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synth.route --route
[ 11:55:35 ] Duration: 1767 ms. Max utilization: 713 MB
[ 11:55:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synthesis.v_
[ 11:55:35 ] Duration: 46 ms. Max utilization: 14 MB
[ 11:55:35 ] Post-PnR Simulation has started
[ 11:55:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s sim_route_multi_clocks -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./sim/post_route_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./sim/post_route_tb/sim_route_multi_clocks.sv  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/post_pnr_wrapper_multi_clocks_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 11:55:35 ] Duration: 391 ms. Max utilization: 4 MB
[ 11:55:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 11:55:36 ] Duration: 422 ms. Max utilization: 174 MB
[ 11:55:36 ] TimingAnalysis has started
[ 11:55:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report multi_clocks_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top multi_clocks --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/placement/fabric_multi_clocks_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synth.route --analysis
[ 11:55:37 ] Duration: 1038 ms. Max utilization: 919 MB
[ 11:55:37 ] PowerAnalysis has started
[ 11:55:37 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/yosys -s pw_extract.ys -l multi_clocks_power.log
[ 11:55:37 ] Duration: 584 ms. Max utilization: 51 MB
[ 11:55:37 ] GenerateBitstream has started
[ 11:55:37 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/openfpga -batch -f multi_clocks.openfpga
[ 11:55:47 ] Duration: 9921 ms. Max utilization: 1129 MB
[ 11:55:47 ] Analysis has started
[ 11:55:47 ] Analysis has started
[ 11:55:47 ] Analysis has started
[ 11:55:47 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:55:48 ] Analysis has started
[ 11:56:12 ] Bitstream Simulation has started
[ 11:56:12 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./sim/post_route_tb/sim_route_multi_clocks.sv /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/bitstream/BIT_SIM/fabric_multi_clocks_formal_random_top_tb.v  ../bitstream/BIT_SIM/fabric_multi_clocks_top_formal_verification.v ../bitstream/BIT_SIM/fabric_netlists.v -I../../../../.././rtl  -y ../../../../.././rtl  -y ../../../../../openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/CommonFiles/task/CustomModules/  -y ../bitstream/BIT_SIM  -y ../bitstream/BIT_SIM/lb  -y ../bitstream/BIT_SIM/routing  -Y .v  -Y .sv  -I../bitstream -s fabric_multi_clocks_top_formal_verification_random_tb
[ 11:58:02 ] Duration: 109881 ms. Max utilization: 4 MB
[ 11:58:02 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 12:03:57 ] Duration: 354946 ms. Max utilization: 4006 MB
