# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd" \
"../../../../../Lab 3/Lab 3.srcs/sources_1/new/FA.vhd" \
"../../../../../Lab 3/Lab 3.srcs/sources_1/new/HA.vhd" \
"../../../../../Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd" \
"../../../../nano_processor_V1.srcs/sim_1/new/Sim_Add_unit.vhd" \

# Do not sort compile order
nosort
