{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "7326a89c39d8c04e",
        "type": "tabs",
        "children": [
          {
            "id": "83dd09a14fdad46a",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/PRF/Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "54e538e65ae48acb",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/zlt/Distributed Microarchitectural Protocols in the TRIPS Prototype Processor.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "275ab3682d22b439",
            "type": "leaf",
            "state": {
              "type": "image",
              "state": {
                "file": "PaperReading/LSQ/img/Pasted image 20230417204222.png"
              }
            }
          },
          {
            "id": "5191b4c06f3f7215",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Advanced Signal Processing/hw/Assignment 4.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 3
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 297.5
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Advanced Signal Processing/hw/Assignment 4.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Advanced Signal Processing/hw/Assignment 4.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Advanced Signal Processing/hw/Assignment 4.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "5191b4c06f3f7215",
  "lastOpenFiles": [
    "Pasted image 20230418171035.png",
    "Advanced Signal Processing/hw/img/Pasted image 20230418152527.png",
    "PaperReading/LSQ/Using Virtual Load Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions.md",
    "Programming Language/Markdown & LaTex/Markdown数学公式语法.md",
    "Advanced Signal Processing/hw/Assignment 4.md",
    "Advanced Signal Processing/hw/img/Pasted image 20230418112220.png",
    "PaperReading/LSQ/img/Pasted image 20230417204222.png",
    "PaperReading/LSQ/Late-Binding --- Enabling Unordered Load-Store Queues.md",
    "PaperReading/LSQ/img/Pasted image 20230417203913.png",
    "PaperReading/zlt/Distributed Microarchitectural Protocols in the TRIPS Prototype Processor.md",
    "PaperReading/zlt/Scaling to the end of silicon with EDGE architectures.md",
    "PaperReading/zlt/Long Term Parking (LTP) --- Criticality-aware Resource Allocation in OOO Processors.md",
    "Templates/PaperReadingTemplate.md",
    "PaperReading/LSQ/img/Pasted image 20230417194810.png",
    "PaperReading/OOO Commit/img/Pasted image 20230417113114.png",
    "PaperReading/OOO Commit/img/Pasted image 20230417113559.png",
    "PaperReading/Brief.md",
    "PaperReading/zlt/CRISP --- Critical Slice Prefetching.md",
    "PaperReading/PRF/Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.md",
    "PaperReading/LSQ/img",
    "PaperReading/LSQ",
    "PaperReading/PRF/PRF Breif.md",
    "PaperReading/PRF/Checkpoint Processing and Recovery---Towards Scalable Large Instruction Window Processors.md",
    "PaperReading/PRF/Speculative Register Reclamation.md",
    "PaperReading/PRF/Register Packing --- Exploiting Narrow-Width Operands for Reducing Register File Pressure.md",
    "PaperReading/PRF/Reducing the Complexity of the Register File in Dynamic Superscalar Processor.md",
    "PaperReading/PRF/Multiple-Banked Register File Architectures.md",
    "PaperReading/PRF/Increasing processor performance through early register release.md",
    "PaperReading/PRF/Dynamic Register Renaming Through Virtual-Physical Registers.md",
    "PaperReading/PRF/Delaying Physical Register Allocation Through Virtual-Physical Registers.md",
    "PaperReading/PRF/Continual Flow Pipelines.md",
    "PaperReading/PRF/Cherry---Checkpointed Early Resource Recycling in Out-of-order Microprocessors.md",
    "PaperReading/PRF/Spartan --- Speculative avoidance of register allocations to transient values for performance and energy efficiency,.md",
    "PaperReading/PRF/A novel register renaming technique for out-of-order processors.md",
    "PaperReading/zlt",
    "PaperReading/OOO Commit/Out-of-Order Commit Processors.md",
    "PaperReading/OOO Commit/img/Pasted image 20230417113815.png",
    "PaperReading/OOO Commit/img",
    "PaperReading/OOO Commit/img/Pasted image 20230417112931.png",
    "PaperReading/OOO Commit",
    "PaperReading/PRF/img/Pasted image 20230416195731.png",
    "PaperReading/PRF/img",
    "Templates",
    "PaperReading/IssueQueue",
    "Untitled.canvas",
    "PaperReading/PRF",
    "PaperReading"
  ]
}