INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 13:39:00 PDT 2020
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 2.71 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.1 sec.
Command   ap_source done; error code: 1; 5.14 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 13:40:47 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 3.27 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 3.51 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.39 sec.
Command   ap_source done; error code: 1; 6.18 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 13:47:29 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.36 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.62 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.86 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.91 sec.
Command   ap_source done; error code: 1; 5.05 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 13:49:40 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.33 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.6 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.84 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.96 sec.
Command   ap_source done; error code: 1; 5.08 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 13:53:47 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.28 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.57 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.77 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.31 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 6.38 sec.
Command   ap_source done; error code: 1; 9.43 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 14:38:35 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.35 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.62 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.88 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.93 sec.
Command   ap_source done; error code: 1; 5.1 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 14:43:01 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.57 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.81 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.25 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.02 sec.
Command   ap_source done; error code: 1; 6.11 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 14:53:09 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.32 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.59 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.83 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_output_edge_predictions.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_output_edge_predictions.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_senders.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_senders.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_receivers.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_receivers.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_edge_features.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_edge_features.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_node_features.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_node_features.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.8 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.91 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1 opened at Wed Jul 29 19:04:13 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 2.3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.56 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 2.8 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_output_edge_predictions.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_output_edge_predictions.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_senders.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_senders.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_receivers.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_receivers.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_edge_features.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_edge_features.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_node_features.dat 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/tb_input_node_features.dat 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.68 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.8 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vivado/2019.2/common/technology/autopilot -I /xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.07 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.12 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vivado/2019.2/common/technology/autopilot -I /xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.39 sec.
INFO-FLOW: Done: GCC PP time: 7.6 seconds per iteration
Execute         source /xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.01 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.37 sec.
Execute         source /xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./nnet_dense.h:130:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./nnet_dense.h:140:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ./nnet_dense.h:137:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ./nnet_graph.h:64:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ./nnet_graph.h:121:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:74:3
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:74:51
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:77:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:77:85
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:84:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:84:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:92:3
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:92:51
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:95:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:95:85
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:102:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:102:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:176:3
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:176:51
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:179:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:179:85
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:186:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:186:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:192:3
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:192:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:195:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:195:85
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:201:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: myproject.cpp:201:85
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: myproject.cpp:70:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: myproject.cpp:71:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: myproject.cpp:116:2
Execute         send_msg_by_id WARNING @200-471@%s%s 32 myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 32 issue(s) in file myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.81 sec.
Execute           ap_eval exec -ignorestderr /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.79 sec.
Command         tidy_31 done; 4.67 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.8 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vivado/2019.2/common/technology/autopilot -I /xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.47 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.22 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.203 ; gain = 527.164 ; free physical = 42417 ; free virtual = 121839
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.203 ; gain = 527.164 ; free physical = 42417 ; free virtual = 121839
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.18 sec.
Execute           llvm-ld /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.25 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (./nnet_dense_large.h:58) in function 'void nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config8>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Result' (./nnet_dense_large.h:97) in function 'void nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config8>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config1>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config1>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config2>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config2>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config3>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config3>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config4>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config4>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config5>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config5>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config6>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config7>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config7>' (./nnet_dense_large.h:283).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config8>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, dense_config8>' (./nnet_dense_large.h:283).
Command           transform done; 5.56 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1047.203 ; gain = 527.164 ; free physical = 42346 ; free virtual = 121773
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 117.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-11] myproject.cpp:54: Argument 'receivers' of function 'myproject' (myproject.cpp:51) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] myproject.cpp:129: pointer comparison is not supported.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 124.35 sec.
Command       elaborate done; error code: 2; 152.35 sec.
Command     csynth_design done; error code: 2; 152.36 sec.
Command   ap_source done; error code: 1; 157.25 sec.
Execute   cleanup_all 
