C:/Users/carva/Desktop/assteas/demo/sign_extend_8x32_MenData.v {2 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/sign_extend_8x32_MenData.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend_8x32_MenData
** Warning: C:/Users/carva/Desktop/assteas/demo/sign_extend_8x32_MenData.v(6): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	sign_extend_8x32_MenData

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_write_data.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_write_data.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_write_data

Top level modules:
	MUX_write_data

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_mfhi.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_mfhi.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_mfhi

Top level modules:
	MUX_mfhi

} {} {}} C:/Users/carva/Desktop/assteas/demo/Sign_extend1x32.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/Sign_extend1x32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sign_extend1x32

Top level modules:
	Sign_extend1x32

} {} {}} C:/Users/carva/Desktop/assteas/demo/sign_extend_8x32_pc.v {2 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/sign_extend_8x32_pc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend_8x32_pc
** Warning: C:/Users/carva/Desktop/assteas/demo/sign_extend_8x32_pc.v(6): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	sign_extend_8x32_pc

} {} {}} C:/Users/carva/Desktop/assteas/demo/cpu.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_write_register.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_write_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_write_register

Top level modules:
	MUX_write_register

} {} {}} C:/Users/carva/Desktop/assteas/demo/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/carva/Desktop/assteas/demo/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} C:/Users/carva/Desktop/assteas/demo/div.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/div.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module div

Top level modules:
	div

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_ALUSrc_A.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_ALUSrc_A.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_ALUSrc_A

Top level modules:
	MUX_ALUSrc_A

} {} {}} C:/Users/carva/Desktop/assteas/demo/ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/carva/Desktop/assteas/demo/ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} C:/Users/carva/Desktop/assteas/demo/sign_extend_16x32.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/sign_extend_16x32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend_16x32

Top level modules:
	sign_extend_16x32

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_MenData.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_MenData.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_MenData

Top level modules:
	MUX_MenData

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_ALUSrc_B.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_ALUSrc_B.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_ALUSrc_B

Top level modules:
	MUX_ALUSrc_B

} {} {}} C:/Users/carva/Desktop/assteas/demo/Banco_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/carva/Desktop/assteas/demo/Banco_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} C:/Users/carva/Desktop/assteas/demo/RegDesloc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/carva/Desktop/assteas/demo/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} C:/Users/carva/Desktop/assteas/demo/store_size_ss.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/store_size_ss.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module store_size_ss

Top level modules:
	store_size_ss

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_PC.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_PC

Top level modules:
	MUX_PC

} {} {}} C:/Users/carva/Desktop/assteas/demo/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/carva/Desktop/assteas/demo/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_SR_A.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_SR_A.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_SR_A

Top level modules:
	MUX_SR_A

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_Iord.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_Iord.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_Iord

Top level modules:
	MUX_Iord

} {} {}} C:/Users/carva/Desktop/assteas/demo/concat_sl_26x28.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/concat_sl_26x28.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module concat_sl_26x28

Top level modules:
	concat_sl_26x28

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_mflo.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_mflo.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_mflo

Top level modules:
	MUX_mflo

} {} {}} C:/Users/carva/Desktop/assteas/demo/MUX_SR_B.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/MUX_SR_B.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX_SR_B

Top level modules:
	MUX_SR_B

} {} {}} C:/Users/carva/Desktop/assteas/demo/control_unit.v {1 {vlog -work work -stats=none {C:\Users\carva\Desktop\assteas\demo\control_unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control_unit

Top level modules:
	control_unit

} {} {}} C:/Users/carva/Desktop/assteas/demo/load_size_ls.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/load_size_ls.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module load_size_ls

Top level modules:
	load_size_ls

} {} {}} C:/Users/carva/Desktop/assteas/demo/mult.v {2 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/mult.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult
** Warning: C:/Users/carva/Desktop/assteas/demo/mult.v(73): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: C:/Users/carva/Desktop/assteas/demo/mult.v(73): (vlog-2284) Empty $unit scope found.
-- Compiling package mult_v_unit

Top level modules:
	mult

} {} {}} C:/Users/carva/Desktop/assteas/demo/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/carva/Desktop/assteas/demo/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} C:/Users/carva/Desktop/assteas/demo/shift_left_2_alu.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/shift_left_2_alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_left_2_alu

Top level modules:
	shift_left_2_alu

} {} {}} C:/Users/carva/Desktop/assteas/demo/sign_32x5.v {1 {vlog -work work -stats=none C:/Users/carva/Desktop/assteas/demo/sign_32x5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_32x5

Top level modules:
	sign_32x5

} {} {}}
