```
.data
	virgula: .asciiz ", "
.text
.globl main

main:
	li $t0, 1

loop:
	li $v0, 1
	move $a0, $t0
	syscall
	
	li $v0, 4
	la $a0, virgula
	syscall
	
	addi $t0, $t0, 1
	
	ble $t0, 5, loop
	
	li $v0, 10
	syscall
```
![Q4](https://github.com/paraenseembh/arquitetura_de_computadores/blob/main/tps/Q4.jpg?raw=true)
