-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/sample_checker_tb_isim_beh.exe" -prj "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/sample_checker_tb_beh.prj" "work.sample_checker_tb" "work.glbl" 
