#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfae1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfae330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xfa5c50 .functor NOT 1, L_0xfded00, C4<0>, C4<0>, C4<0>;
L_0xfdea60 .functor XOR 1, L_0xfde900, L_0xfde9c0, C4<0>, C4<0>;
L_0xfdebf0 .functor XOR 1, L_0xfdea60, L_0xfdeb20, C4<0>, C4<0>;
v0xfdbd90_0 .net *"_ivl_10", 0 0, L_0xfdeb20;  1 drivers
v0xfdbe90_0 .net *"_ivl_12", 0 0, L_0xfdebf0;  1 drivers
v0xfdbf70_0 .net *"_ivl_2", 0 0, L_0xfde020;  1 drivers
v0xfdc030_0 .net *"_ivl_4", 0 0, L_0xfde900;  1 drivers
v0xfdc110_0 .net *"_ivl_6", 0 0, L_0xfde9c0;  1 drivers
v0xfdc240_0 .net *"_ivl_8", 0 0, L_0xfdea60;  1 drivers
v0xfdc320_0 .net "a", 0 0, v0xfd9aa0_0;  1 drivers
v0xfdc3c0_0 .net "b", 0 0, v0xfd9b40_0;  1 drivers
v0xfdc460_0 .net "c", 0 0, v0xfd9be0_0;  1 drivers
v0xfdc500_0 .var "clk", 0 0;
v0xfdc5a0_0 .net "d", 0 0, v0xfd9d20_0;  1 drivers
v0xfdc640_0 .net "q_dut", 0 0, L_0xfde7a0;  1 drivers
v0xfdc6e0_0 .net "q_ref", 0 0, L_0xfdce90;  1 drivers
v0xfdc780_0 .var/2u "stats1", 159 0;
v0xfdc820_0 .var/2u "strobe", 0 0;
v0xfdc8c0_0 .net "tb_match", 0 0, L_0xfded00;  1 drivers
v0xfdc980_0 .net "tb_mismatch", 0 0, L_0xfa5c50;  1 drivers
v0xfdcb50_0 .net "wavedrom_enable", 0 0, v0xfd9e10_0;  1 drivers
v0xfdcbf0_0 .net "wavedrom_title", 511 0, v0xfd9eb0_0;  1 drivers
L_0xfde020 .concat [ 1 0 0 0], L_0xfdce90;
L_0xfde900 .concat [ 1 0 0 0], L_0xfdce90;
L_0xfde9c0 .concat [ 1 0 0 0], L_0xfde7a0;
L_0xfdeb20 .concat [ 1 0 0 0], L_0xfdce90;
L_0xfded00 .cmp/eeq 1, L_0xfde020, L_0xfdebf0;
S_0xfae4c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xfae330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xf9aea0 .functor NOT 1, v0xfd9aa0_0, C4<0>, C4<0>, C4<0>;
L_0xfaec20 .functor XOR 1, L_0xf9aea0, v0xfd9b40_0, C4<0>, C4<0>;
L_0xfa5cc0 .functor XOR 1, L_0xfaec20, v0xfd9be0_0, C4<0>, C4<0>;
L_0xfdce90 .functor XOR 1, L_0xfa5cc0, v0xfd9d20_0, C4<0>, C4<0>;
v0xfa5ec0_0 .net *"_ivl_0", 0 0, L_0xf9aea0;  1 drivers
v0xfa5f60_0 .net *"_ivl_2", 0 0, L_0xfaec20;  1 drivers
v0xf9aff0_0 .net *"_ivl_4", 0 0, L_0xfa5cc0;  1 drivers
v0xf9b090_0 .net "a", 0 0, v0xfd9aa0_0;  alias, 1 drivers
v0xfd8e60_0 .net "b", 0 0, v0xfd9b40_0;  alias, 1 drivers
v0xfd8f70_0 .net "c", 0 0, v0xfd9be0_0;  alias, 1 drivers
v0xfd9030_0 .net "d", 0 0, v0xfd9d20_0;  alias, 1 drivers
v0xfd90f0_0 .net "q", 0 0, L_0xfdce90;  alias, 1 drivers
S_0xfd9250 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xfae330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xfd9aa0_0 .var "a", 0 0;
v0xfd9b40_0 .var "b", 0 0;
v0xfd9be0_0 .var "c", 0 0;
v0xfd9c80_0 .net "clk", 0 0, v0xfdc500_0;  1 drivers
v0xfd9d20_0 .var "d", 0 0;
v0xfd9e10_0 .var "wavedrom_enable", 0 0;
v0xfd9eb0_0 .var "wavedrom_title", 511 0;
E_0xfa9100/0 .event negedge, v0xfd9c80_0;
E_0xfa9100/1 .event posedge, v0xfd9c80_0;
E_0xfa9100 .event/or E_0xfa9100/0, E_0xfa9100/1;
E_0xfa9350 .event posedge, v0xfd9c80_0;
E_0xf939f0 .event negedge, v0xfd9c80_0;
S_0xfd95a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xfd9250;
 .timescale -12 -12;
v0xfd97a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfd98a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xfd9250;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfda010 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xfae330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xfdcfc0 .functor AND 1, v0xfd9aa0_0, v0xfd9b40_0, C4<1>, C4<1>;
L_0xfdd030 .functor NOT 1, v0xfd9be0_0, C4<0>, C4<0>, C4<0>;
L_0xfdd0c0 .functor AND 1, L_0xfdcfc0, L_0xfdd030, C4<1>, C4<1>;
L_0xfdd180 .functor NOT 1, v0xfd9d20_0, C4<0>, C4<0>, C4<0>;
L_0xfdd220 .functor AND 1, L_0xfdd0c0, L_0xfdd180, C4<1>, C4<1>;
L_0xfdd330 .functor NOT 1, v0xfd9aa0_0, C4<0>, C4<0>, C4<0>;
L_0xfdd3e0 .functor AND 1, L_0xfdd330, v0xfd9b40_0, C4<1>, C4<1>;
L_0xfdd4a0 .functor AND 1, L_0xfdd3e0, v0xfd9be0_0, C4<1>, C4<1>;
L_0xfdd5b0 .functor NOT 1, v0xfd9d20_0, C4<0>, C4<0>, C4<0>;
L_0xfdd620 .functor AND 1, L_0xfdd4a0, L_0xfdd5b0, C4<1>, C4<1>;
L_0xfdd790 .functor OR 1, L_0xfdd220, L_0xfdd620, C4<0>, C4<0>;
L_0xfdd850 .functor NOT 1, v0xfd9b40_0, C4<0>, C4<0>, C4<0>;
L_0xfdd930 .functor AND 1, v0xfd9aa0_0, L_0xfdd850, C4<1>, C4<1>;
L_0xfdd9f0 .functor AND 1, L_0xfdd930, v0xfd9be0_0, C4<1>, C4<1>;
L_0xfdd8c0 .functor AND 1, L_0xfdd9f0, v0xfd9d20_0, C4<1>, C4<1>;
L_0xfddb80 .functor OR 1, L_0xfdd790, L_0xfdd8c0, C4<0>, C4<0>;
L_0xfddd20 .functor NOT 1, v0xfd9aa0_0, C4<0>, C4<0>, C4<0>;
L_0xfddea0 .functor NOT 1, v0xfd9b40_0, C4<0>, C4<0>, C4<0>;
L_0xfde0c0 .functor AND 1, L_0xfddd20, L_0xfddea0, C4<1>, C4<1>;
L_0xfde1d0 .functor NOT 1, v0xfd9be0_0, C4<0>, C4<0>, C4<0>;
L_0xfde400 .functor AND 1, L_0xfde0c0, L_0xfde1d0, C4<1>, C4<1>;
L_0xfde510 .functor AND 1, L_0xfde400, v0xfd9d20_0, C4<1>, C4<1>;
L_0xfde7a0 .functor OR 1, L_0xfddb80, L_0xfde510, C4<0>, C4<0>;
v0xfda300_0 .net *"_ivl_0", 0 0, L_0xfdcfc0;  1 drivers
v0xfda3e0_0 .net *"_ivl_10", 0 0, L_0xfdd330;  1 drivers
v0xfda4c0_0 .net *"_ivl_12", 0 0, L_0xfdd3e0;  1 drivers
v0xfda5b0_0 .net *"_ivl_14", 0 0, L_0xfdd4a0;  1 drivers
v0xfda690_0 .net *"_ivl_16", 0 0, L_0xfdd5b0;  1 drivers
v0xfda7c0_0 .net *"_ivl_18", 0 0, L_0xfdd620;  1 drivers
v0xfda8a0_0 .net *"_ivl_2", 0 0, L_0xfdd030;  1 drivers
v0xfda980_0 .net *"_ivl_20", 0 0, L_0xfdd790;  1 drivers
v0xfdaa60_0 .net *"_ivl_22", 0 0, L_0xfdd850;  1 drivers
v0xfdab40_0 .net *"_ivl_24", 0 0, L_0xfdd930;  1 drivers
v0xfdac20_0 .net *"_ivl_26", 0 0, L_0xfdd9f0;  1 drivers
v0xfdad00_0 .net *"_ivl_28", 0 0, L_0xfdd8c0;  1 drivers
v0xfdade0_0 .net *"_ivl_30", 0 0, L_0xfddb80;  1 drivers
v0xfdaec0_0 .net *"_ivl_32", 0 0, L_0xfddd20;  1 drivers
v0xfdafa0_0 .net *"_ivl_34", 0 0, L_0xfddea0;  1 drivers
v0xfdb080_0 .net *"_ivl_36", 0 0, L_0xfde0c0;  1 drivers
v0xfdb160_0 .net *"_ivl_38", 0 0, L_0xfde1d0;  1 drivers
v0xfdb240_0 .net *"_ivl_4", 0 0, L_0xfdd0c0;  1 drivers
v0xfdb320_0 .net *"_ivl_40", 0 0, L_0xfde400;  1 drivers
v0xfdb400_0 .net *"_ivl_42", 0 0, L_0xfde510;  1 drivers
v0xfdb4e0_0 .net *"_ivl_6", 0 0, L_0xfdd180;  1 drivers
v0xfdb5c0_0 .net *"_ivl_8", 0 0, L_0xfdd220;  1 drivers
v0xfdb6a0_0 .net "a", 0 0, v0xfd9aa0_0;  alias, 1 drivers
v0xfdb740_0 .net "b", 0 0, v0xfd9b40_0;  alias, 1 drivers
v0xfdb830_0 .net "c", 0 0, v0xfd9be0_0;  alias, 1 drivers
v0xfdb920_0 .net "d", 0 0, v0xfd9d20_0;  alias, 1 drivers
v0xfdba10_0 .net "q", 0 0, L_0xfde7a0;  alias, 1 drivers
S_0xfdbb70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xfae330;
 .timescale -12 -12;
E_0xfa8ea0 .event anyedge, v0xfdc820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfdc820_0;
    %nor/r;
    %assign/vec4 v0xfdc820_0, 0;
    %wait E_0xfa8ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfd9250;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd9d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9b40_0, 0;
    %assign/vec4 v0xfd9aa0_0, 0;
    %wait E_0xf939f0;
    %wait E_0xfa9350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd9d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9b40_0, 0;
    %assign/vec4 v0xfd9aa0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfa9100;
    %load/vec4 v0xfd9aa0_0;
    %load/vec4 v0xfd9b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xfd9be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xfd9d20_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd9d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9b40_0, 0;
    %assign/vec4 v0xfd9aa0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfd98a0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfa9100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xfd9d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd9b40_0, 0;
    %assign/vec4 v0xfd9aa0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xfae330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdc500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdc820_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xfae330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xfdc500_0;
    %inv;
    %store/vec4 v0xfdc500_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xfae330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfd9c80_0, v0xfdc980_0, v0xfdc320_0, v0xfdc3c0_0, v0xfdc460_0, v0xfdc5a0_0, v0xfdc6e0_0, v0xfdc640_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xfae330;
T_7 ;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xfae330;
T_8 ;
    %wait E_0xfa9100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdc780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdc780_0, 4, 32;
    %load/vec4 v0xfdc8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdc780_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdc780_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdc780_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xfdc6e0_0;
    %load/vec4 v0xfdc6e0_0;
    %load/vec4 v0xfdc640_0;
    %xor;
    %load/vec4 v0xfdc6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdc780_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xfdc780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdc780_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response33/top_module.sv";
