

================================================================
== Vivado HLS Report for 'AttentionMatmulQuant'
================================================================
* Date:           Tue Feb  7 00:05:03 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  131|   11|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    8|  128|         2|          1|          1| 8 ~ 128 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V = alloca i1"   --->   Operation 6 'alloca' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i16"   --->   Operation 7 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i8"   --->   Operation 8 'alloca' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i8"   --->   Operation 9 'alloca' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:817]   --->   Operation 10 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_25 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:817]   --->   Operation 11 'extractvalue' 'tmp_data_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 1" [src/modules.hpp:817]   --->   Operation 12 'extractvalue' 'tmp_id_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 2" [src/modules.hpp:817]   --->   Operation 13 'extractvalue' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 3" [src/modules.hpp:817]   --->   Operation 14 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 4" [src/modules.hpp:817]   --->   Operation 15 'extractvalue' 'tmp_last_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Nc_2 = trunc i512 %tmp_data_V_25 to i32" [src/modules.hpp:818]   --->   Operation 16 'trunc' 'Nc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i512 %tmp_data_V_25 to i4" [src/modules.hpp:825]   --->   Operation 17 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_22 = call i28 @_ssdm_op_PartSelect.i28.i512.i32.i32(i512 %tmp_data_V_25, i32 4, i32 31)" [src/modules.hpp:821]   --->   Operation 18 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%icmp = icmp eq i28 %tmp_22, 0" [src/modules.hpp:821]   --->   Operation 19 'icmp' 'icmp' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%tmp_3 = icmp eq i4 %tmp_21, 0" [src/modules.hpp:824]   --->   Operation 20 'icmp' 'tmp_3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_3, i8* %tmp_id_V" [src/modules.hpp:817]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_3, i8* %tmp_dest_V" [src/modules.hpp:817]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_3, i16* %tmp_user_V" [src/modules.hpp:817]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_3, i1* %tmp_last_V" [src/modules.hpp:817]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%tmp_4 = add i32 16, %Nc_2" [src/modules.hpp:827]   --->   Operation 35 'add' 'tmp_4' <Predicate = (!icmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_4, i32 4, i32 31)" [src/modules.hpp:827]   --->   Operation 36 'partselect' 'tmp_6' <Predicate = (!icmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%Nc = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_6, i4 0)" [src/modules.hpp:827]   --->   Operation 37 'bitconcatenate' 'Nc' <Predicate = (!icmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp = select i1 %icmp, i32 16, i32 %Nc" [src/modules.hpp:827]   --->   Operation 38 'select' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp1 = xor i1 %icmp, true" [src/modules.hpp:821]   --->   Operation 39 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp2 = and i1 %tmp_3, %sel_tmp1" [src/modules.hpp:824]   --->   Operation 40 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%val_assign = select i1 %sel_tmp2, i32 %Nc_2, i32 %sel_tmp" [src/modules.hpp:827]   --->   Operation 41 'select' 'val_assign' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %Nc_2, i32 %val_assign)" [src/modules.hpp:832]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_PartSet.i512.i512.i64.i32.i32(i512 %tmp_data_V_25, i64 %tmp, i32 0, i32 63)" [src/modules.hpp:832]   --->   Operation 43 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 %tmp_id_V_3, i8 %tmp_dest_V_3, i16 %tmp_user_V_3, i1 %tmp_last_V_3)" [src/modules.hpp:833]   --->   Operation 44 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %_ifconv ], [ %i_1, %3 ]"   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%exitcond = icmp eq i32 %i, %val_assign" [src/modules.hpp:836]   --->   Operation 47 'icmp' 'exitcond' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%i_1 = add nsw i32 %i, 1" [src/modules.hpp:836]   --->   Operation 48 'add' 'i_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %.critedge" [src/modules.hpp:836]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.99ns)   --->   "%tmp_7 = icmp ult i32 %i, %Nc_2" [src/modules.hpp:841]   --->   Operation 50 'icmp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %2" [src/modules.hpp:841]   --->   Operation 51 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str57)" [src/modules.hpp:836]   --->   Operation 52 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 8, i32 128, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:837]   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str58)" [src/modules.hpp:838]   --->   Operation 54 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:839]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last_V_load = load i1* %tmp_last_V" [src/modules.hpp:846]   --->   Operation 56 'load' 'tmp_last_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i16* %tmp_user_V" [src/modules.hpp:846]   --->   Operation 57 'load' 'tmp_user_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i8* %tmp_dest_V" [src/modules.hpp:846]   --->   Operation 58 'load' 'tmp_dest_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i8* %tmp_id_V" [src/modules.hpp:846]   --->   Operation 59 'load' 'tmp_id_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 0, i8 %tmp_id_V_load, i8 %tmp_dest_V_load, i16 %tmp_user_V_load, i1 %tmp_last_V_load)" [src/modules.hpp:846]   --->   Operation 60 'write' <Predicate = (!tmp_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 61 'br' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "%empty_1254 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:842]   --->   Operation 62 'read' 'empty_1254' <Predicate = (tmp_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 0" [src/modules.hpp:842]   --->   Operation 63 'extractvalue' 'tmp_data_V_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 1" [src/modules.hpp:842]   --->   Operation 64 'extractvalue' 'tmp_id_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 2" [src/modules.hpp:842]   --->   Operation 65 'extractvalue' 'tmp_dest_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_user_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 3" [src/modules.hpp:842]   --->   Operation 66 'extractvalue' 'tmp_user_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 4" [src/modules.hpp:842]   --->   Operation 67 'extractvalue' 'tmp_last_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_9, i8 %tmp_id_V_4, i8 %tmp_dest_V_4, i16 %tmp_user_V_4, i1 %tmp_last_V_4)" [src/modules.hpp:843]   --->   Operation 68 'write' <Predicate = (tmp_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 69 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_4, i8* %tmp_id_V" [src/modules.hpp:842]   --->   Operation 69 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_4, i8* %tmp_dest_V" [src/modules.hpp:842]   --->   Operation 70 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_4, i16* %tmp_user_V" [src/modules.hpp:842]   --->   Operation 71 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 72 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_4, i1* %tmp_last_V" [src/modules.hpp:842]   --->   Operation 72 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [src/modules.hpp:844]   --->   Operation 73 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_1255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str58, i32 %tmp_8)" [src/modules.hpp:848]   --->   Operation 74 'specregionend' 'empty_1255' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_1256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str57, i32 %tmp_5)" [src/modules.hpp:849]   --->   Operation 75 'specregionend' 'empty_1256' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 76 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:850]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.86ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V1' (src/modules.hpp:817) [25]  (1.84 ns)
	'icmp' operation ('icmp', src/modules.hpp:821) [34]  (1.02 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'add' operation ('tmp_4', src/modules.hpp:827) [36]  (1.02 ns)
	'select' operation ('sel_tmp', src/modules.hpp:827) [39]  (0 ns)
	'select' operation ('val', src/modules.hpp:827) [42]  (0.449 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:833) [45]  (1.84 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/modules.hpp:836) [52]  (0 ns)
	'add' operation ('i', src/modules.hpp:836) [54]  (1.02 ns)

 <State 4>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V1' (src/modules.hpp:842) [71]  (1.84 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:843) [77]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
