This is a Verilog project. I designed a Single Cycle Processor in this project. (Instuctions are mentioned in the pdf of project) 
To run this project you should install Altera Quartus II and MedolSim.

If you do not understand what the problem is you can read pdf of project. 
If you do not understand solution of these problems you can read the report.
