<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1038" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1038{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1038{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1038{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1038{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1038{left:96px;bottom:1038px;letter-spacing:0.04px;word-spacing:-0.99px;}
#t6_1038{left:96px;bottom:1017px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t7_1038{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.42px;}
#t8_1038{left:96px;bottom:974px;letter-spacing:0.09px;word-spacing:-0.97px;}
#t9_1038{left:568px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.86px;}
#ta_1038{left:96px;bottom:953px;letter-spacing:0.05px;word-spacing:-0.37px;}
#tb_1038{left:96px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tc_1038{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_1038{left:96px;bottom:875px;letter-spacing:0.09px;word-spacing:-0.41px;}
#te_1038{left:96px;bottom:853px;letter-spacing:0.14px;word-spacing:-0.5px;}
#tf_1038{left:96px;bottom:832px;letter-spacing:0.13px;}
#tg_1038{left:96px;bottom:797px;letter-spacing:0.08px;word-spacing:-0.42px;}
#th_1038{left:96px;bottom:762px;letter-spacing:0.1px;word-spacing:-0.35px;}
#ti_1038{left:96px;bottom:740px;letter-spacing:-0.08px;word-spacing:-0.24px;}
#tj_1038{left:159px;bottom:740px;}
#tk_1038{left:165px;bottom:740px;letter-spacing:0.13px;}
#tl_1038{left:96px;bottom:682px;letter-spacing:0.2px;}
#tm_1038{left:192px;bottom:682px;letter-spacing:0.24px;word-spacing:0.05px;}
#tn_1038{left:96px;bottom:646px;letter-spacing:0.13px;word-spacing:-0.47px;}
#to_1038{left:96px;bottom:624px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tp_1038{left:96px;bottom:603px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tq_1038{left:434px;bottom:603px;letter-spacing:0.09px;}
#tr_1038{left:454px;bottom:603px;letter-spacing:0.08px;word-spacing:-0.39px;}
#ts_1038{left:96px;bottom:581px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_1038{left:96px;bottom:542px;letter-spacing:0.14px;}
#tu_1038{left:168px;bottom:542px;letter-spacing:0.13px;word-spacing:0.1px;}
#tv_1038{left:96px;bottom:507px;letter-spacing:0.14px;word-spacing:-0.5px;}
#tw_1038{left:96px;bottom:485px;letter-spacing:0.14px;word-spacing:0.01px;}
#tx_1038{left:167px;bottom:485px;}
#ty_1038{left:173px;bottom:485px;letter-spacing:0.13px;}
#tz_1038{left:242px;bottom:355px;letter-spacing:0.15px;word-spacing:0.61px;}
#t10_1038{left:323px;bottom:355px;}
#t11_1038{left:329px;bottom:355px;letter-spacing:0.14px;}
#t12_1038{left:373px;bottom:355px;letter-spacing:0.14px;word-spacing:0.06px;}
#t13_1038{left:96px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t14_1038{left:96px;bottom:277px;}
#t15_1038{left:124px;bottom:277px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t16_1038{left:96px;bottom:250px;}
#t17_1038{left:124px;bottom:250px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_1038{left:96px;bottom:222px;}
#t19_1038{left:124px;bottom:222px;letter-spacing:0.14px;word-spacing:-0.62px;}
#t1a_1038{left:96px;bottom:195px;}
#t1b_1038{left:124px;bottom:195px;letter-spacing:0.14px;word-spacing:-0.1px;}
#t1c_1038{left:124px;bottom:174px;letter-spacing:0.12px;word-spacing:1.06px;}
#t1d_1038{left:124px;bottom:152px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t1e_1038{left:103px;bottom:448px;letter-spacing:-0.13px;}
#t1f_1038{left:539px;bottom:448px;}
#t1g_1038{left:580px;bottom:448px;}
#t1h_1038{left:638px;bottom:448px;}
#t1i_1038{left:701px;bottom:448px;}
#t1j_1038{left:763px;bottom:448px;}
#t1k_1038{left:808px;bottom:448px;}
#t1l_1038{left:280px;bottom:410px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1m_1038{left:557px;bottom:410px;letter-spacing:-0.16px;}
#t1n_1038{left:623px;bottom:410px;letter-spacing:-0.17px;}
#t1o_1038{left:672px;bottom:410px;letter-spacing:-0.15px;word-spacing:3.99px;}
#t1p_1038{left:798px;bottom:410px;letter-spacing:-0.2px;}
#t1q_1038{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1038{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1038{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1038{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1038{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_1038{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1038{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1038{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1038{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_1038{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_1038{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sb_1038{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1038" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1038Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1038" style="-webkit-user-select: none;"><object width="935" height="1210" data="1038/1038.svg" type="image/svg+xml" id="pdf1038" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1038" class="t s1_1038">583 </span><span id="t2_1038" class="t s2_1038">Secure Virtual Machine </span>
<span id="t3_1038" class="t s1_1038">AMD64 Technology </span><span id="t4_1038" class="t s1_1038">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1038" class="t s3_1038">x2AVIC mode is enabled by setting AVIC Enable (bit 31) and x2AVIC Mode Enable (bit 30) in VMCB </span>
<span id="t6_1038" class="t s3_1038">offset 60h to 1. When x2AVIC mode is enabled, x2APIC MSR accesses are virtualized in a similar </span>
<span id="t7_1038" class="t s3_1038">manner to MMIO accesses in xAVIC mode. x2APIC MSR intercept checks and access checks have </span>
<span id="t8_1038" class="t s3_1038">higher priority than AVIC access permission checks. See Section </span><span id="t9_1038" class="t s3_1038">15.29.3.1 for x2APIC register access </span>
<span id="ta_1038" class="t s3_1038">behavior when x2AVIC is enabled. </span>
<span id="tb_1038" class="t s3_1038">In x2APIC mode Interrupt Command Register Low (ICRL) and Interrupt Command Register High </span>
<span id="tc_1038" class="t s3_1038">(ICRH) registers are combined into a 64-bit register and accessed through the ICR MSR (830h). In </span>
<span id="td_1038" class="t s3_1038">x2AVIC mode ICR MSR bits 31:0 and 63: 32 are mapped to ICRL (offset 300h) and ICRH (offset </span>
<span id="te_1038" class="t s3_1038">310h) in the backing page. SELF_IPI MSR (83Fh) acceleration is handled the same way as ICR MSR </span>
<span id="tf_1038" class="t s3_1038">acceleration. </span>
<span id="tg_1038" class="t s3_1038">V_APIC_BAR and Logical Destination Table are not used in x2AVIC mode. </span>
<span id="th_1038" class="t s3_1038">New x2AVIC mode error conditions are documented in Section 15.29.4.1, Section 15.29.4.3 and </span>
<span id="ti_1038" class="t s3_1038">Table 15</span><span id="tj_1038" class="t s4_1038">-</span><span id="tk_1038" class="t s3_1038">30. </span>
<span id="tl_1038" class="t s5_1038">15.30 </span><span id="tm_1038" class="t s5_1038">SVM Related MSRs </span>
<span id="tn_1038" class="t s3_1038">SVM uses the following MSRs for various control purposes. These MSRs are available regardless of </span>
<span id="to_1038" class="t s3_1038">whether SVM is enabled in EFER.SVME. For details on implementation-specific features, see the </span>
<span id="tp_1038" class="t s6_1038">BIOS and Kernel Developer’s Guide (BKDG) </span><span id="tq_1038" class="t s3_1038">or </span><span id="tr_1038" class="t s6_1038">Processor Programming Reference Manual </span>
<span id="ts_1038" class="t s3_1038">applicable to your product. </span>
<span id="tt_1038" class="t s7_1038">15.30.1 </span><span id="tu_1038" class="t s7_1038">VM_CR MSR (C001_0114h) </span>
<span id="tv_1038" class="t s3_1038">The VM_CR MSR controls certain global aspects of SVM. The layout of the MSR is shown in </span>
<span id="tw_1038" class="t s3_1038">Figure 15</span><span id="tx_1038" class="t s4_1038">-</span><span id="ty_1038" class="t s3_1038">27. </span>
<span id="tz_1038" class="t s7_1038">Figure 15</span><span id="t10_1038" class="t s8_1038">-</span><span id="t11_1038" class="t s7_1038">27. </span><span id="t12_1038" class="t s7_1038">Layout of VM_CR MSR (C001_0114h) </span>
<span id="t13_1038" class="t s3_1038">The individual fields are as follows: </span>
<span id="t14_1038" class="t s9_1038">• </span><span id="t15_1038" class="t s3_1038">DPD—Bit 0. If set, disables the external hardware debug port and certain internal debug features. </span>
<span id="t16_1038" class="t s9_1038">• </span><span id="t17_1038" class="t s3_1038">R_INIT—Bit 1. If set, non-intercepted INIT signals are converted into an #SX exception. </span>
<span id="t18_1038" class="t s9_1038">• </span><span id="t19_1038" class="t s3_1038">DIS_A20M—Bit 2. If set, disables A20 masking. </span>
<span id="t1a_1038" class="t s9_1038">• </span><span id="t1b_1038" class="t s3_1038">LOCK—Bit 3. When this bit is set, writes to LOCK and SVMDIS are silently ignored. When this </span>
<span id="t1c_1038" class="t s3_1038">bit is clear, VM_CR bits 3 and 4 can be written. Once set, LOCK can only be cleared using the </span>
<span id="t1d_1038" class="t s3_1038">SVM_KEY MSR (See Section 15.31.) This bit is not affected by INIT or SKINIT. </span>
<span id="t1e_1038" class="t sa_1038">63 </span><span id="t1f_1038" class="t sa_1038">5 </span><span id="t1g_1038" class="t sa_1038">4 </span><span id="t1h_1038" class="t sa_1038">3 </span><span id="t1i_1038" class="t sa_1038">2 </span><span id="t1j_1038" class="t sa_1038">1 </span><span id="t1k_1038" class="t sa_1038">0 </span>
<span id="t1l_1038" class="t sa_1038">Reserved, MBZ </span><span id="t1m_1038" class="t sa_1038">SVMDIS </span><span id="t1n_1038" class="t sa_1038">LOCK </span><span id="t1o_1038" class="t sa_1038">DIS_A20M R_INIT </span><span id="t1p_1038" class="t sa_1038">DPD </span>
<span id="t1q_1038" class="t sb_1038">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
