
*** Running vivado
    with args -log timing_tester.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source timing_tester.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source timing_tester.tcl -notrace
Command: synth_design -top timing_tester -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7775 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.633 ; gain = 42.996 ; free physical = 10669 ; free virtual = 12854
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'timing_tester' [/home/goma/Documents/Work/AES/timing_tester.v:6]
INFO: [Synth 8-638] synthesizing module 'invSubBytes' [/home/goma/Documents/Work/AES/invSubBytes.v:8]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:697]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:24]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:66]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:108]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:150]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:192]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:234]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:276]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:318]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:360]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:402]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:444]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:486]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:528]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:570]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:612]
INFO: [Synth 8-226] default block is never used [/home/goma/Documents/Work/AES/invSubBytes.v:654]
INFO: [Synth 8-256] done synthesizing module 'invSubBytes' (1#1) [/home/goma/Documents/Work/AES/invSubBytes.v:8]
INFO: [Synth 8-256] done synthesizing module 'timing_tester' (2#1) [/home/goma/Documents/Work/AES/timing_tester.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.133 ; gain = 83.496 ; free physical = 10679 ; free virtual = 12864
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.133 ; gain = 83.496 ; free physical = 10680 ; free virtual = 12865
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.758 ; gain = 0.000 ; free physical = 10408 ; free virtual = 12593
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10519 ; free virtual = 12704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10519 ; free virtual = 12704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10521 ; free virtual = 12706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10519 ; free virtual = 12704
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timing_tester 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (r_A_reg[15]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[14]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[13]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[12]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[11]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[10]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[9]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_A_reg[8]) is unused and will be removed from module timing_tester.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10496 ; free virtual = 12681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10364 ; free virtual = 12546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1487.758 ; gain = 389.121 ; free physical = 10362 ; free virtual = 12545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (r_B_reg[15]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[14]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[13]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[12]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[11]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[10]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[9]) is unused and will be removed from module timing_tester.
WARNING: [Synth 8-3332] Sequential element (r_B_reg[8]) is unused and will be removed from module timing_tester.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10362 ; free virtual = 12544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT6  |    32|
|4     |MUXF7 |    16|
|5     |MUXF8 |     8|
|6     |FDCE  |    16|
|7     |IBUF  |    10|
|8     |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   100|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.773 ; gain = 398.137 ; free physical = 10361 ; free virtual = 12543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1496.773 ; gain = 92.512 ; free physical = 10418 ; free virtual = 12601
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.781 ; gain = 398.137 ; free physical = 10418 ; free virtual = 12601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1496.781 ; gain = 410.730 ; free physical = 10393 ; free virtual = 12575
INFO: [Common 17-1381] The checkpoint '/home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/timing_tester.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1496.781 ; gain = 0.000 ; free physical = 10393 ; free virtual = 12575
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 23:56:51 2017...
