Why is high fanout bad in an FPGA design? -> harnhua@plunify.com