can_fpga
========

CAN Verilog HDL module implementation
