<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2f_data_master_limiter" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2f_data_master_limiter" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2f_data_master_limiter" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2f_data_master_limiter" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="OCRAM_avalon_slave_agent_rsp_fifo" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="OCRAM_avalon_slave_agent" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="OCRAM_avalon_slave_agent" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2f_data_master_agent" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="OCRAM_avalon_slave_translator" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2f_data_master_translator" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="modelsim" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="riviera" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/cadence/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="ncsim" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/synopsys/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="vcs" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_switches.vhd"
   type="VHDL"
   library="switches" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f.v"
   type="VERILOG"
   library="nios2f" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_leds.vhd"
   type="VHDL"
   library="leds" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/d_flipflop.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/t_flip_flop.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/reg.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/mux_2to1.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/counter_Nbit.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/comparator_Nbit.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/incrementer_8bit_nopipe.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/avs_to_blockram_converter_CU.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/avs_to_blockram_converter_EU.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/avs_to_blockram_converter.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_1port_8a_32d.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/custom_OCRAM.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="blockram_system_v2_inst_reset_bfm" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="blockram_system_v2_inst_clk_bfm" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2.vhd"
   type="VHDL"
   library="blockram_system_v2_inst" />
 <file
   path="platform_designer/testbench/blockram_system_v2_tb/simulation/blockram_system_v2_tb.vhd"
   type="VHDL" />
 <topLevel name="blockram_system_v2_tb" />
 <deviceFamily name="cyclone10lp" />
</simPackage>
