,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/clb_tile,clb_tile,16-11_06-11,0h4m38s,0.193575,21102.931680227306,42205.86336045461,52.4543,558.08,4085,0,0,0,0,0,0,0,0,2,257422,31515,-4.43,-4.5,-4.48,-4.34,-3.89,-131.99,-134.28,-126.77,-130.31,-116.6,216263512,3984,4574,304,894,0,0,0,4085,1,0,84,24,657,0,0,1240,560,316,29,310,2353,16,2679,71.99424046076314,13.89,10,2,5,50,1,153.6,153.18,0.4,0,sky130_fd_sc_hd,8,3
