{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521073597531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521073597531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 21:26:37 2018 " "Processing started: Wed Mar 14 21:26:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521073597531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073597531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073597531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521073598452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521073598452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615453 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../src/rtl/Or16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../src/rtl/Or16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not16-rtl " "Found design unit 1: not16-rtl" {  } { { "../src/rtl/Not16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""} { "Info" "ISGN_ENTITY_NAME" "1 not16 " "Found entity 1: not16" {  } { { "../src/rtl/Not16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../src/rtl/Nand.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../src/rtl/Nand.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-rtl " "Found design unit 1: Mux16-rtl" {  } { { "../src/rtl/Mux16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../src/rtl/Mux16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-rtl " "Found design unit 1: Mux8Way16-rtl" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-rtl " "Found design unit 1: Mux8Way-rtl" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-rtl " "Found design unit 1: Mux4Way16-rtl" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-rtl " "Found design unit 1: Mux4Way-rtl" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-rtl " "Found design unit 1: Mux2Way-rtl" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-rtl " "Found design unit 1: DMux8Way-rtl" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615515 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dmux2Way-rtl " "Found design unit 1: Dmux2Way-rtl" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615515 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vf_ga/onedrive/documentos/3semestre/elementos/z01---grupo-h/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16-rtl " "Found design unit 1: and16-rtl" {  } { { "../src/rtl/And16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615531 ""} { "Info" "ISGN_ENTITY_NAME" "1 and16 " "Found entity 1: and16" {  } { { "../src/rtl/And16.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521073615531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521073615593 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "q 15 16 TopLevel.vhd(56) " "VHDL Incomplete Partial Association warning at TopLevel.vhd(56): port or argument \"q\" has 15/16 unassociated elements" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 56 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1521073615593 "|TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "q 15 16 TopLevel.vhd(66) " "VHDL Incomplete Partial Association warning at TopLevel.vhd(66): port or argument \"q\" has 15/16 unassociated elements" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 66 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1521073615593 "|TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "q 15 16 TopLevel.vhd(76) " "VHDL Incomplete Partial Association warning at TopLevel.vhd(76): port or argument \"q\" has 15/16 unassociated elements" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 76 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1521073615593 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] TopLevel.vhd(23) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at TopLevel.vhd(23)" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073615593 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and16 and16:and1 " "Elaborating entity \"and16\" for hierarchy \"and16:and1\"" {  } { { "../src/TopLevel.vhd" "and1" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521073615718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not16 not16:not1 " "Elaborating entity \"not16\" for hierarchy \"not16:not1\"" {  } { { "../src/TopLevel.vhd" "not1" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521073615718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521073616429 "|TopLevel|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521073616429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521073616538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521073617218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521073617218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/vf_ga/OneDrive/Documentos/3Semestre/Elementos/Z01---Grupo-H/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521073617375 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521073617375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521073617375 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521073617375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521073617375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521073617375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521073617468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 21:26:57 2018 " "Processing ended: Wed Mar 14 21:26:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521073617468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521073617468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521073617468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521073617468 ""}
