<h1 id="id-2019-05-17Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Legato performance verification statistics evaluation is completed successfully. <a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a> already presented the numbers to the team... <strong>all numbers looks good and as expected.</strong></li><li>Legato performance modeling 4x4 NMesh initial experiments are completed. Correlation with RTL is in progress with Syed and Chandra.</li><li>Working on a runsim (script) flow which <strong>increase productivity of Design, DV and eventually Maestro team</strong> by add two additional (optional) steps for sanity checking of RTL_TOP. Which we should be able to find issues much earlier and save days of debugging time.<ol><li>RTL_TOP code-gen</li><li><span class="legacy-color-text-green3"><strong>RTL_TOP verilator (linting).</strong></span></li><li><span class="legacy-color-text-green3"><strong>RTL_TOP compile.</strong></span></li><li>TB_TOP code_gen</li><li>TB_TOP + RTL_TOP compile</li><li>Simulation.</li></ol></li><li>Complete TACHL-izing CTL_TOP testbench and get the PAM table parameter inside CTL_VIP.</li><li>CTL_layer verification of &quot;<strong>transaction burst type and splitting&quot;</strong> function... In progress. Visually verify the splitting is working. </li><li>Started working on TOP_AXI bench with latest CTL_layer features to verify at AXI level as well.</li><li>Finished APB master UVC and started working on TOP_APB bench to verify APB_ATU initiator --&gt; APB_ATI target.</li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=4 (APB_ATU = 2, CTL_layer=1, DWA=1)</strong><strong>, Resolved=1, Updated=5.</strong></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=5, Resolved=3, Updated=7.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a></li><li>Symphony nightly regression <strong>passing rate are not all time high of 99.9%</strong>... Thanks to Archit for daily triage and keep track of the failures.</li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162053/2019-05-16+Meeting+notes+--+QoS+meeting+on+Legato+Presto+true+latency." data-linked-resource-id="16162053" data-linked-resource-version="3" data-linked-resource-type="page">2019-05-16 Meeting notes -- QoS meeting on Legato &amp; Presto true latency.</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162563/2019-05-13+Meeting+notes+--+Maestro+Integration+with+randomizer+into+Symphony+flow..." data-linked-resource-id="16162563" data-linked-resource-version="1" data-linked-resource-type="page">2019-05-13 Meeting notes -- Maestro Integration (with randomizer) into Symphony flow...</a></li></ol><h1 id="id-2019-05-17Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161993/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161993/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161993/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161993/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161993/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Ran more 12 sets of experiments &amp; presented to the executive team with Syed for QoS measurements of Nmesh network.</li><li>Added Nmesh scripting flow in runsim. <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1024" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1024</a></li><li>Got regressions back on track after server breakdown on the weekend</li><li>Adding new flow in runsim to be qrSim free.</li><li>Added RTL Tachl Command, Verilator, RTL Verilog Compile &amp; DV Tachl command as a basic flow right now.</li><li>Working on adding Compile for RTL + DV &amp; simulate command</li><li>Clean up task : Merge all axi related configuration into one env label- <strong>Done</strong>(1013).</li><li>Debugged top_axi_atu_ring16x16 - <strong>Fixed</strong>(1041)</li><li>Added/Debugged all different AXI bursts support in slave driver - <strong>Ongoing</strong>(999/663)</li><li>incr    - un-align and narrow  - <strong>Done</strong></li><li>wrap  - un-align and narrow - <strong>Done</strong></li><li>fixed  - un-align and narrow - <strong>Ongoing</strong></li><ul><li>(need to add same supporting logic in monitor/SB) - <strong>Ongoing</strong></li></ul><li>Migration AXI* configs into new interface format - <strong>Ongoing</strong>(1010)</li><li>JIRA :</li><ul><li>1013 - Debugged TB issue.</li><li>1041 - Debugged/fixed TB issue.</li><li>999   - Add/debug features in VIP.</li><li>663   - Add/debug features in VIP.</li><li>1010 - Debugged TB issue.</li></ul><li>Regression fail debug/fixes.</li><li>JIRA<ul><li>964 – TB debug/fix typo error</li><li>1028 – TB fix added.</li><li>1030 – TB changes for abp_uvc_test</li><li>1024 – TB debug/fix typo error</li><li>1039 – RTL issue debug</li><li>1042 – RTL issue debug</li><li>1043 – TB changes for top_apb_apb</li><li>1035 – RTL issue debug</li></ul></li><li><p>Manually confirmed that transactions appear to be getting split</p></li><li><p>Broke everything by TACHLizing the CTL bench</p></li><li><p>TACHLized the CTL bench (to support better parameter passing)</p></li><li><p>Checked in VIP support for incremental and split transactions (in ctl_monitor)</p></li></ul><p> </p></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Added Nmesh scripting flow in runsim. <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1024" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1024</a></li><li>Got regressions back on track after server breakdown on the weekend</li><li>Adding new flow in runsim to be qrSim free.</li><li>Added RTL Tachl Command, Verilator, RTL Verilog Compile &amp; DV Tachl command as a basic flow right now.</li><li>Working on adding Compile for RTL + DV &amp; simulate command</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162563/2019-05-13+Meeting+notes+--+Maestro+Integration+with+randomizer+into+Symphony+flow..." data-linked-resource-id="16162563" data-linked-resource-version="1" data-linked-resource-type="page">2019-05-13 Meeting notes -- Maestro Integration (with randomizer) into Symphony flow...</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162053/2019-05-16+Meeting+notes+--+QoS+meeting+on+Legato+Presto+true+latency." data-linked-resource-id="16162053" data-linked-resource-version="3" data-linked-resource-type="page">2019-05-16 Meeting notes -- QoS meeting on Legato &amp; Presto true latency.</a></li><li>Performance verification numbers review with Syed, John and others.</li><li>CTL verification meetings with Eric, Jason &amp; Andrew.</li><li>Frequent Sync-up meetings with Archit &amp; Prayank (our Consultants from AumRaj India) to make sure we all are in-sync with progress and priorities.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Kavish – PTO: 5/20</li><li>Neha – PTO: 5/13 to 5/14</li><li>Saad – PTO: Two weeks in August 2019.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-17Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16161993/legato_status.jpg?api=v2"></span><br/></strong></u></p>