Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Timer using 1 threads
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
****************************************
Report : clock qor
        -type latency
        -show_paths
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:45:55 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Latency Reporting for Corner hold_ff0p88v125c ====
=======================================================

============================================== Summary Table for Corner hold_ff0p88v125c ===============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     1.500     0.058        --     0.093     0.034     0.063     0.029        --
 gen_clk_div2                             G        33        --     0.041        --     0.075     0.034     0.054     0.020        --
  gen_clk_div4                            G        33        --     0.022        --     0.062     0.040     0.051     0.011        --
   gen_clk_div8                           G        33        --     0.008        --     0.049     0.041     0.045     0.004        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33        --     0.058        --     0.093     0.034        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
===================================== Details Table for Corner hold_ff0p88v125c ======================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN
                                   L   data_out_reg_31_/CK               0.093 r     0.035 r        --          --
                                   L   data_out_reg_26_/CK               0.093 r     0.035 r        --          --
                                   L   data_out_reg_27_/CK               0.093 r     0.035 r        --          --
                                   L   data_out_reg_30_/CK               0.093 r     0.035 r        --          --
                                   L   data_out_reg_24_/CK               0.093 r     0.035 r        --          --
                                   S   o_valid_reg_reg/CK                0.092 r     0.034 r        --          --
                                   S   data_out_reg_0_/CK                0.092 r     0.035 r        --          --
                                   S   data_out_reg_14_/CK               0.092 r     0.035 r        --          --
                                   S   data_out_reg_12_/CK               0.092 r     0.035 r        --          --
                                   S   data_out_reg_16_/CK               0.092 r     0.035 r        --          --
 gen_clk_div2
                                   L   data_out_reg_31_/CK               0.075 r     0.034 r        --          --
                                   L   data_out_reg_26_/CK               0.075 r     0.034 r        --          --
                                   L   data_out_reg_27_/CK               0.075 r     0.034 r        --          --
                                   L   data_out_reg_30_/CK               0.075 r     0.034 r        --          --
                                   L   data_out_reg_24_/CK               0.075 r     0.034 r        --          --
                                   S   o_valid_reg_reg/CK                0.075 r     0.034 r        --          --
                                   S   data_out_reg_0_/CK                0.075 r     0.034 r        --          --
                                   S   data_out_reg_14_/CK               0.075 r     0.034 r        --          --
                                   S   data_out_reg_12_/CK               0.075 r     0.034 r        --          --
                                   S   data_out_reg_16_/CK               0.075 r     0.034 r        --          --
  gen_clk_div4
                                   L   data_out_reg_31_/CK               0.062 r     0.040 r        --          --
                                   L   data_out_reg_26_/CK               0.062 r     0.040 r        --          --
                                   L   data_out_reg_27_/CK               0.062 r     0.040 r        --          --
                                   L   data_out_reg_30_/CK               0.062 r     0.040 r        --          --
                                   L   data_out_reg_24_/CK               0.062 r     0.040 r        --          --
                                   S   o_valid_reg_reg/CK                0.061 r     0.040 r        --          --
                                   S   data_out_reg_0_/CK                0.061 r     0.040 r        --          --
                                   S   data_out_reg_14_/CK               0.061 r     0.040 r        --          --
                                   S   data_out_reg_12_/CK               0.061 r     0.040 r        --          --
                                   S   data_out_reg_16_/CK               0.061 r     0.040 r        --          --
   gen_clk_div8
                                   L   data_out_reg_31_/CK               0.049 r     0.041 r        --          --
                                   L   data_out_reg_26_/CK               0.049 r     0.041 r        --          --
                                   L   data_out_reg_27_/CK               0.049 r     0.041 r        --          --
                                   L   data_out_reg_30_/CK               0.048 r     0.041 r        --          --
                                   L   data_out_reg_24_/CK               0.048 r     0.041 r        --          --
                                   S   o_valid_reg_reg/CK                0.048 r     0.041 r        --          --
                                   S   data_out_reg_0_/CK                0.048 r     0.041 r        --          --
                                   S   data_out_reg_14_/CK               0.048 r     0.041 r        --          --
                                   S   data_out_reg_12_/CK               0.048 r     0.041 r        --          --
                                   S   data_out_reg_16_/CK               0.048 r     0.041 r        --          --


==================================================
==== Path Reports for Corner hold_ff0p88v125c ====
==================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.093
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.013    0.017 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.031 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.044 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.044 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.060 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.060 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.079 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.079 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.081 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.087 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.087 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.092 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.093 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.093


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.093
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.013    0.017 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.031 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.044 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.044 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.060 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.060 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.079 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.079 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.081 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.087 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.087 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.092 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.093 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.093


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.093
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.013    0.017 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.031 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.044 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.044 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.060 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.060 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.079 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.079 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.081 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.087 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.087 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.092 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.093 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.093


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.093
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.013    0.017 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.031 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.044 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.044 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.060 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.060 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.079 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.079 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.081 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.087 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.087 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.092 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.093 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.093


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.093
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.013    0.017 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.031 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.031 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.044 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.044 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.044 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.056 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.060 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.060 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.079 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.079 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.081 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.087 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.087 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.092 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.093 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.093


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : o_valid_reg_reg/CK
Latency             : 0.034
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.003    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.003    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.021    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.023 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.030 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.030 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.034 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.034


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_0_/CK
Latency             : 0.035
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.003    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.003    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.021    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.023 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.030 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.030 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.035 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.035


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_14_/CK
Latency             : 0.035
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.003    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.003    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.021    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.023 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.030 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.030 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.035 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.035


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_12_/CK
Latency             : 0.035
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.003    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.003    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.021    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.023 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.030 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.030 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.035 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.035


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_16_/CK
Latency             : 0.035
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.003    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.003    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.021    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.023 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.030 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.030 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_16_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.035 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.035


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.013 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.037 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.061 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.061 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.075 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.013 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.037 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.061 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.061 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.075 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.013 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.037 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.061 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.061 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.075 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.013 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.037 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.061 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.061 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.075 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.013    0.013 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.037 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.061 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.061 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.075 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : o_valid_reg_reg/CK
Latency             : 0.034
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.022 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.029 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.029 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.034 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.034


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_0_/CK
Latency             : 0.034
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.022 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.029 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.029 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.034 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.034


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_14_/CK
Latency             : 0.034
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.022 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.029 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.029 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.034 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.034


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_12_/CK
Latency             : 0.034
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.022 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.029 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.029 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.034 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.034


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_16_/CK
Latency             : 0.034
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.019    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.019    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.019   -0.002    0.022 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.009   0.006   0.029 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.009    0.000    0.029 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.034 r
  data_out_reg_16_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.034 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.034


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.062
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.026 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.056 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.061 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.062 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.062


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.062
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.026 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.056 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.061 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.062 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.062


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.062
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.026 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.056 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.061 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.062 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.062


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.062
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.026 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.056 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.061 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.062 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.062


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.062
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.026 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.056 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.061 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.062 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.062


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : o_valid_reg_reg/CK
Latency             : 0.040
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.035 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.035 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.040 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.040


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_0_/CK
Latency             : 0.040
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.035 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.035 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.040 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.040


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_14_/CK
Latency             : 0.040
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.035 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.035 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.040 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.040


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_12_/CK
Latency             : 0.040
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.035 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.035 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.040 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.040


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_16_/CK
Latency             : 0.040
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.035 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.035 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_16_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.040 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.040


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.035 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.035 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.048 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.035 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.035 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.048 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.035 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.035 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.048 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.048
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.035 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.035 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.048 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.048 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.048


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.048
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.019    0.035 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.035 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.002    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.048 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.048 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.048


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : o_valid_reg_reg/CK
Latency             : 0.041
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.009    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.036 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.036 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.041 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.041


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_0_/CK
Latency             : 0.041
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.009    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.036 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.036 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.041 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.041


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_14_/CK
Latency             : 0.041
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.009    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.036 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.036 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.041 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.041


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_12_/CK
Latency             : 0.041
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.009    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.036 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.036 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.041 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.041


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_16_/CK
Latency             : 0.041
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.009    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004  -0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.001   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002   -0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.017    0.031 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.031 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018   -0.002    0.029 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.006   0.008   0.006   0.036 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.036 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.040 r
  data_out_reg_16_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.041 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.041


========================================================
==== Latency Reporting for Corner setup_ss0p72v125c ====
========================================================

============================================== Summary Table for Corner setup_ss0p72v125c ==============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     1.500     0.092        --     0.154     0.062     0.108     0.046        --
 gen_clk_div2                             G        33        --     0.065        --     0.129     0.064     0.096     0.032        --
  gen_clk_div4                            G        33        --     0.035        --     0.108     0.073     0.090     0.017        --
   gen_clk_div8                           G        33        --     0.012        --     0.088     0.075     0.081     0.006        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33        --     0.092        --     0.154     0.062        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
===================================== Details Table for Corner setup_ss0p72v125c =====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN
                                   L   data_out_reg_31_/CK               0.154 r     0.063 r        --          --
                                   L   data_out_reg_26_/CK               0.154 r     0.063 r        --          --
                                   L   data_out_reg_27_/CK               0.154 r     0.063 r        --          --
                                   L   data_out_reg_30_/CK               0.154 r     0.063 r        --          --
                                   L   data_out_reg_24_/CK               0.154 r     0.063 r        --          --
                                   S   o_valid_reg_reg/CK                0.154 r     0.062 r        --          --
                                   S   data_out_reg_8_/CK                0.154 r     0.063 r        --          --
                                   S   data_out_reg_4_/CK                0.154 r     0.063 r        --          --
                                   S   data_out_reg_0_/CK                0.154 r     0.063 r        --          --
                                   S   data_out_reg_2_/CK                0.154 r     0.063 r        --          --
 gen_clk_div2
                                   L   data_out_reg_31_/CK               0.129 r     0.065 r        --          --
                                   L   data_out_reg_26_/CK               0.129 r     0.065 r        --          --
                                   L   data_out_reg_27_/CK               0.129 r     0.065 r        --          --
                                   L   data_out_reg_30_/CK               0.129 r     0.065 r        --          --
                                   L   data_out_reg_24_/CK               0.129 r     0.065 r        --          --
                                   S   o_valid_reg_reg/CK                0.128 r     0.064 r        --          --
                                   S   data_out_reg_8_/CK                0.129 r     0.064 r        --          --
                                   S   data_out_reg_4_/CK                0.129 r     0.064 r        --          --
                                   S   data_out_reg_0_/CK                0.129 r     0.064 r        --          --
                                   S   data_out_reg_2_/CK                0.129 r     0.064 r        --          --
  gen_clk_div4
                                   L   data_out_reg_31_/CK               0.108 r     0.073 r        --          --
                                   L   data_out_reg_26_/CK               0.108 r     0.073 r        --          --
                                   L   data_out_reg_27_/CK               0.108 r     0.073 r        --          --
                                   L   data_out_reg_30_/CK               0.108 r     0.073 r        --          --
                                   L   data_out_reg_24_/CK               0.108 r     0.073 r        --          --
                                   S   o_valid_reg_reg/CK                0.107 r     0.073 r        --          --
                                   S   data_out_reg_8_/CK                0.108 r     0.073 r        --          --
                                   S   data_out_reg_4_/CK                0.108 r     0.073 r        --          --
                                   S   data_out_reg_0_/CK                0.108 r     0.073 r        --          --
                                   S   data_out_reg_2_/CK                0.108 r     0.073 r        --          --
   gen_clk_div8
                                   L   data_out_reg_31_/CK               0.088 r     0.076 r        --          --
                                   L   data_out_reg_26_/CK               0.088 r     0.076 r        --          --
                                   L   data_out_reg_27_/CK               0.088 r     0.076 r        --          --
                                   L   data_out_reg_30_/CK               0.088 r     0.076 r        --          --
                                   L   data_out_reg_24_/CK               0.088 r     0.076 r        --          --
                                   S   o_valid_reg_reg/CK                0.087 r     0.075 r        --          --
                                   S   data_out_reg_8_/CK                0.087 r     0.075 r        --          --
                                   S   data_out_reg_4_/CK                0.087 r     0.075 r        --          --
                                   S   data_out_reg_0_/CK                0.087 r     0.075 r        --          --
                                   S   data_out_reg_2_/CK                0.087 r     0.076 r        --          --


===================================================
==== Path Reports for Corner setup_ss0p72v125c ====
===================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.154
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.025 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.046 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.132 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.132 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.135 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.146 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.146 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.154 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.154 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.154


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.154
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.025 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.046 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.132 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.132 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.135 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.146 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.146 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.154 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.154 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.154


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.154
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.025 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.046 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.132 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.132 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.135 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.146 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.146 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.154 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.154 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.154


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.154
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.025 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.046 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.132 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.132 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.135 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.146 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.146 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.154 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.154 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.154


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.154
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.025 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.046 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.046 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.132 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.132 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.135 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.146 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.146 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.154 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.154 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.154


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : o_valid_reg_reg/CK
Latency             : 0.062
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.040    0.045 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.045 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.043 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.062 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.062 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.062


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_8_/CK
Latency             : 0.063
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.040    0.045 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.045 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.043 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.062 r
  data_out_reg_8_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.063 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.063


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_4_/CK
Latency             : 0.063
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.040    0.045 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.045 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.043 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.062 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.063 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.063


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_0_/CK
Latency             : 0.063
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.040    0.045 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.045 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.043 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.062 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.063 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.063


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_2_/CK
Latency             : 0.063
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.040    0.045 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.045 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.043 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.062 r
  data_out_reg_2_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.063 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.063


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.129
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.062 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.072 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.072 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.109 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.121 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.121 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.128 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.129 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.129


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.129
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.062 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.072 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.072 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.109 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.121 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.121 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.128 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.129 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.129


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.129
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.062 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.072 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.072 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.109 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.121 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.121 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.128 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.129 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.129


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.129
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.062 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.072 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.072 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.109 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.121 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.121 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.128 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.129 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.129


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.129
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.062 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.066 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.072 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.072 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.109 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.121 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.121 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.128 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.129 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.129


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : o_valid_reg_reg/CK
Latency             : 0.064
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.047    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.045 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.057 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.064 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.064 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.064


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_8_/CK
Latency             : 0.064
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.047    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.045 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.057 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.064 r
  data_out_reg_8_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.064 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.064


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_4_/CK
Latency             : 0.064
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.047    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.045 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.057 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.064 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.064 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.064


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_0_/CK
Latency             : 0.064
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.047    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.045 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.057 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.064 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.064 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.064


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_2_/CK
Latency             : 0.064
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.047    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032   -0.002    0.045 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.012   0.056 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.057 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.008   0.064 r
  data_out_reg_2_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.064 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.064


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.108
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.051 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.051 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.088 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.100 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.100 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.107 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.108 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.108


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.108
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.051 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.051 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.088 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.100 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.100 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.107 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.108 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.108


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.108
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.051 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.051 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.088 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.100 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.100 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.107 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.108 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.108


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.108
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.051 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.051 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.088 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.100 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.100 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.107 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.108 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.108


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.108
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.007    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.041 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.045 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.051 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.051 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.088 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.100 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.100 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.107 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.108 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.108


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : o_valid_reg_reg/CK
Latency             : 0.073
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006  -0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.057 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.057 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.054 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.065 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.065 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.073 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.073 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.073


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_8_/CK
Latency             : 0.073
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006  -0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.057 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.057 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.054 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.065 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.065 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.073 r
  data_out_reg_8_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.073 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.073


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_4_/CK
Latency             : 0.073
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006  -0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.057 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.057 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.054 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.065 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.065 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.073 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.073 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.073


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_0_/CK
Latency             : 0.073
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006  -0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.057 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.057 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.054 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.065 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.065 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.073 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.073 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.073


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_2_/CK
Latency             : 0.073
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006  -0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.057 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.057 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.054 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.065 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.065 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.073 r
  data_out_reg_2_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.073 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.073


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.068 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.087 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.068 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.087 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.068 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.087 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.068 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.087 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.035    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.002    0.068 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.087 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : o_valid_reg_reg/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007  -0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.075 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_8_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007  -0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.075 r
  data_out_reg_8_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_4_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007  -0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.075 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_0_/CK
Latency             : 0.075
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007  -0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.075 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.075 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.075


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_2_/CK
Latency             : 0.076
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.007   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.007   -0.000   -0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007  -0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003   -0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030   -0.002    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.011   0.011   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.021   0.008   0.007   0.075 r
  data_out_reg_2_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.076 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.076


1
