///Register `EVT_ST1_CLR` writer
pub type W = crate::W<EVT_ST1_CLR_SPEC>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch4 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch5 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch6 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch7 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR` writer - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIME_OVF_TIMER0_ST_CLR` writer - Configures whether or not to clear LEDC_evt_time_ovf_timer0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIME_OVF_TIMER0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIME_OVF_TIMER1_ST_CLR` writer - Configures whether or not to clear LEDC_evt_time_ovf_timer1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIME_OVF_TIMER1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIME_OVF_TIMER2_ST_CLR` writer - Configures whether or not to clear LEDC_evt_time_ovf_timer2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIME_OVF_TIMER2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIME_OVF_TIMER3_ST_CLR` writer - Configures whether or not to clear LEDC_evt_time_ovf_timer3 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIME_OVF_TIMER3_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIMER0_CMP_ST_CLR` writer - Configures whether or not to clear LEDC_evt_timer0_cmp trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIMER0_CMP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIMER1_CMP_ST_CLR` writer - Configures whether or not to clear LEDC_evt_timer1_cmp trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIMER1_CMP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIMER2_CMP_ST_CLR` writer - Configures whether or not to clear LEDC_evt_timer2_cmp trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIMER2_CMP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_TIMER3_CMP_ST_CLR` writer - Configures whether or not to clear LEDC_evt_timer3_cmp trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_TIMER3_CMP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TG0_EVT_CNT_CMP_TIMER0_ST_CLR` writer - Configures whether or not to clear TG0_evt_cnt_cmp_timer0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type TG0_EVT_CNT_CMP_TIMER0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TG0_EVT_CNT_CMP_TIMER1_ST_CLR` writer - Configures whether or not to clear TG0_evt_cnt_cmp_timer1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type TG0_EVT_CNT_CMP_TIMER1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TG1_EVT_CNT_CMP_TIMER0_ST_CLR` writer - Configures whether or not to clear TG1_evt_cnt_cmp_timer0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type TG1_EVT_CNT_CMP_TIMER0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TG1_EVT_CNT_CMP_TIMER1_ST_CLR` writer - Configures whether or not to clear TG1_evt_cnt_cmp_timer1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type TG1_EVT_CNT_CMP_TIMER1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSTIMER_EVT_CNT_CMP0_ST_CLR` writer - Configures whether or not to clear SYSTIMER_evt_cnt_cmp0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type SYSTIMER_EVT_CNT_CMP0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSTIMER_EVT_CNT_CMP1_ST_CLR` writer - Configures whether or not to clear SYSTIMER_evt_cnt_cmp1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type SYSTIMER_EVT_CNT_CMP1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSTIMER_EVT_CNT_CMP2_ST_CLR` writer - Configures whether or not to clear SYSTIMER_evt_cnt_cmp2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type SYSTIMER_EVT_CNT_CMP2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_EVT_TIMER0_STOP_ST_CLR` writer - Configures whether or not to clear MCPWM0_evt_timer0_stop trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_EVT_TIMER0_STOP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_EVT_TIMER1_STOP_ST_CLR` writer - Configures whether or not to clear MCPWM0_evt_timer1_stop trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_EVT_TIMER1_STOP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_EVT_TIMER2_STOP_ST_CLR` writer - Configures whether or not to clear MCPWM0_evt_timer2_stop trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_EVT_TIMER2_STOP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_EVT_TIMER0_TEZ_ST_CLR` writer - Configures whether or not to clear MCPWM0_evt_timer0_tez trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_EVT_TIMER0_TEZ_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_EVT_TIMER1_TEZ_ST_CLR` writer - Configures whether or not to clear MCPWM0_evt_timer1_tez trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_EVT_TIMER1_TEZ_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<EVT_ST1_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch4 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch4_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR_W::new(self, 0)
    }
    ///Bit 1 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch5 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch5_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR_W::new(self, 1)
    }
    ///Bit 2 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch6 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch6_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR_W::new(self, 2)
    }
    ///Bit 3 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch7 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch7_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR_W::new(self, 3)
    }
    ///Bit 4 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch0_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR_W::new(self, 4)
    }
    ///Bit 5 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch1_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR_W::new(self, 5)
    }
    ///Bit 6 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch2_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR_W::new(self, 6)
    }
    ///Bit 7 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch3_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR_W::new(self, 7)
    }
    ///Bit 8 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch4_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR_W::new(self, 8)
    }
    ///Bit 9 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch5_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR_W::new(self, 9)
    }
    ///Bit 10 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch6_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR_W::new(self, 10)
    }
    ///Bit 11 - Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_ovf_cnt_pls_ch7_st_clr(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR_W::new(self, 11)
    }
    ///Bit 12 - Configures whether or not to clear LEDC_evt_time_ovf_timer0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_time_ovf_timer0_st_clr(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER0_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER0_ST_CLR_W::new(self, 12)
    }
    ///Bit 13 - Configures whether or not to clear LEDC_evt_time_ovf_timer1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_time_ovf_timer1_st_clr(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER1_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER1_ST_CLR_W::new(self, 13)
    }
    ///Bit 14 - Configures whether or not to clear LEDC_evt_time_ovf_timer2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_time_ovf_timer2_st_clr(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER2_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER2_ST_CLR_W::new(self, 14)
    }
    ///Bit 15 - Configures whether or not to clear LEDC_evt_time_ovf_timer3 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_time_ovf_timer3_st_clr(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER3_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER3_ST_CLR_W::new(self, 15)
    }
    ///Bit 16 - Configures whether or not to clear LEDC_evt_timer0_cmp trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_timer0_cmp_st_clr(&mut self) -> LEDC_EVT_TIMER0_CMP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIMER0_CMP_ST_CLR_W::new(self, 16)
    }
    ///Bit 17 - Configures whether or not to clear LEDC_evt_timer1_cmp trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_timer1_cmp_st_clr(&mut self) -> LEDC_EVT_TIMER1_CMP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIMER1_CMP_ST_CLR_W::new(self, 17)
    }
    ///Bit 18 - Configures whether or not to clear LEDC_evt_timer2_cmp trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_timer2_cmp_st_clr(&mut self) -> LEDC_EVT_TIMER2_CMP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIMER2_CMP_ST_CLR_W::new(self, 18)
    }
    ///Bit 19 - Configures whether or not to clear LEDC_evt_timer3_cmp trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_timer3_cmp_st_clr(&mut self) -> LEDC_EVT_TIMER3_CMP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        LEDC_EVT_TIMER3_CMP_ST_CLR_W::new(self, 19)
    }
    ///Bit 20 - Configures whether or not to clear TG0_evt_cnt_cmp_timer0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn tg0_evt_cnt_cmp_timer0_st_clr(
        &mut self,
    ) -> TG0_EVT_CNT_CMP_TIMER0_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        TG0_EVT_CNT_CMP_TIMER0_ST_CLR_W::new(self, 20)
    }
    ///Bit 21 - Configures whether or not to clear TG0_evt_cnt_cmp_timer1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn tg0_evt_cnt_cmp_timer1_st_clr(
        &mut self,
    ) -> TG0_EVT_CNT_CMP_TIMER1_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        TG0_EVT_CNT_CMP_TIMER1_ST_CLR_W::new(self, 21)
    }
    ///Bit 22 - Configures whether or not to clear TG1_evt_cnt_cmp_timer0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn tg1_evt_cnt_cmp_timer0_st_clr(
        &mut self,
    ) -> TG1_EVT_CNT_CMP_TIMER0_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        TG1_EVT_CNT_CMP_TIMER0_ST_CLR_W::new(self, 22)
    }
    ///Bit 23 - Configures whether or not to clear TG1_evt_cnt_cmp_timer1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn tg1_evt_cnt_cmp_timer1_st_clr(
        &mut self,
    ) -> TG1_EVT_CNT_CMP_TIMER1_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        TG1_EVT_CNT_CMP_TIMER1_ST_CLR_W::new(self, 23)
    }
    ///Bit 24 - Configures whether or not to clear SYSTIMER_evt_cnt_cmp0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn systimer_evt_cnt_cmp0_st_clr(
        &mut self,
    ) -> SYSTIMER_EVT_CNT_CMP0_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        SYSTIMER_EVT_CNT_CMP0_ST_CLR_W::new(self, 24)
    }
    ///Bit 25 - Configures whether or not to clear SYSTIMER_evt_cnt_cmp1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn systimer_evt_cnt_cmp1_st_clr(
        &mut self,
    ) -> SYSTIMER_EVT_CNT_CMP1_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        SYSTIMER_EVT_CNT_CMP1_ST_CLR_W::new(self, 25)
    }
    ///Bit 26 - Configures whether or not to clear SYSTIMER_evt_cnt_cmp2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn systimer_evt_cnt_cmp2_st_clr(
        &mut self,
    ) -> SYSTIMER_EVT_CNT_CMP2_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        SYSTIMER_EVT_CNT_CMP2_ST_CLR_W::new(self, 26)
    }
    ///Bit 27 - Configures whether or not to clear MCPWM0_evt_timer0_stop trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_evt_timer0_stop_st_clr(
        &mut self,
    ) -> MCPWM0_EVT_TIMER0_STOP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        MCPWM0_EVT_TIMER0_STOP_ST_CLR_W::new(self, 27)
    }
    ///Bit 28 - Configures whether or not to clear MCPWM0_evt_timer1_stop trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_evt_timer1_stop_st_clr(
        &mut self,
    ) -> MCPWM0_EVT_TIMER1_STOP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        MCPWM0_EVT_TIMER1_STOP_ST_CLR_W::new(self, 28)
    }
    ///Bit 29 - Configures whether or not to clear MCPWM0_evt_timer2_stop trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_evt_timer2_stop_st_clr(
        &mut self,
    ) -> MCPWM0_EVT_TIMER2_STOP_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        MCPWM0_EVT_TIMER2_STOP_ST_CLR_W::new(self, 29)
    }
    ///Bit 30 - Configures whether or not to clear MCPWM0_evt_timer0_tez trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_evt_timer0_tez_st_clr(
        &mut self,
    ) -> MCPWM0_EVT_TIMER0_TEZ_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        MCPWM0_EVT_TIMER0_TEZ_ST_CLR_W::new(self, 30)
    }
    ///Bit 31 - Configures whether or not to clear MCPWM0_evt_timer1_tez trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_evt_timer1_tez_st_clr(
        &mut self,
    ) -> MCPWM0_EVT_TIMER1_TEZ_ST_CLR_W<EVT_ST1_CLR_SPEC> {
        MCPWM0_EVT_TIMER1_TEZ_ST_CLR_W::new(self, 31)
    }
}
/**Events trigger status clear register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`evt_st1_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct EVT_ST1_CLR_SPEC;
impl crate::RegisterSpec for EVT_ST1_CLR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`evt_st1_clr::W`](W) writer structure
impl crate::Writable for EVT_ST1_CLR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets EVT_ST1_CLR to value 0
impl crate::Resettable for EVT_ST1_CLR_SPEC {
    const RESET_VALUE: u32 = 0;
}
