library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity d_ff_async_reset is
    Port (
        clk     : in  STD_LOGIC;      
        reset_n : in  STD_LOGIC;       
        d       : in  STD_LOGIC;         
        q       : out STD_LOGIC          
    );
end d_ff_async_reset;

architecture Behavioral of d_ff_async_reset is
begin
    process (clk, reset_n)
    begin
        if reset_n = '0' then
            q <= '0';                   
        elsif rising_edge(clk) then     
            q <= d;
        end if;
    end process;
end Behavioral;
