{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":2025
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":2027
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":2028
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":2026
      , "parent":"2025"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":2029
      , "parent":"2025"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":2030
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":2033
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"15"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":2031
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"21"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":2032
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":2072
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":2073
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":2038
      , "parent":"2025"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":2039
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"208 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16814
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2040
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"1"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16836
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2042
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"85"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16866
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2043
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"85"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16866
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2044
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16870
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2046
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16907
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2048
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"85"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16902
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2049
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"85"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16902
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2050
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16930
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2051
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16930
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2052
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16932
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2055
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"224 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16951
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2056
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"224 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16951
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2057
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"2"
              , "Latency":"192 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16970
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2059
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"2"
              , "Latency":"192 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2060
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"2"
              , "Latency":"192 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2063
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"2"
              , "Latency":"192 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16982
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2064
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"2"
              , "Latency":"192 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16982
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2066
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"90"
              , "Latency":"192 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16988
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2067
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"2"
              , "Latency":"280 cycles"
              , "Width":"64 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16988
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2070
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"208 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":17022
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":2034
      , "parent":"2025"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":2035
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16755
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2036
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"80"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16771
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2037
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"16"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16818
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2041
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"8"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16836
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2045
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"247"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16870
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2047
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"247"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16907
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2053
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16932
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2054
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"111"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16954
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2058
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"195"
              , "Latency":"52 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16970
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2061
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"199"
              , "Latency":"52 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16975
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2062
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"251"
              , "Latency":"52 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16976
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2065
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"199"
              , "Latency":"52 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16983
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2068
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"288"
              , "Latency":"52 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16995
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2069
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"340"
              , "Latency":"52 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":16996
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":2071
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"25"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u157167/mmzk/src/matrix.cpp"
                , "line":17024
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":2027
      , "to":2026
    }
    , {
      "from":2026
      , "to":2027
    }
    , {
      "from":2028
      , "to":2026
    }
    , {
      "from":2026
      , "to":2028
    }
    , {
      "from":2031
      , "to":2030
    }
    , {
      "from":2033
      , "to":2030
    }
    , {
      "from":2030
      , "to":2026
    }
    , {
      "from":2035
      , "to":2033
    }
    , {
      "from":2036
      , "to":2033
    }
    , {
      "from":2037
      , "to":2033
    }
    , {
      "from":2039
      , "to":2031
    }
    , {
      "from":2040
      , "to":2031
    }
    , {
      "from":2041
      , "to":2033
    }
    , {
      "from":2042
      , "to":2031
    }
    , {
      "from":2043
      , "to":2031
    }
    , {
      "from":2044
      , "to":2031
    }
    , {
      "from":2045
      , "to":2033
    }
    , {
      "from":2046
      , "to":2031
    }
    , {
      "from":2047
      , "to":2033
    }
    , {
      "from":2048
      , "to":2031
    }
    , {
      "from":2049
      , "to":2031
    }
    , {
      "from":2050
      , "to":2031
    }
    , {
      "from":2051
      , "to":2031
    }
    , {
      "from":2052
      , "to":2031
    }
    , {
      "from":2053
      , "to":2033
    }
    , {
      "from":2054
      , "to":2033
    }
    , {
      "from":2055
      , "to":2031
    }
    , {
      "from":2056
      , "to":2031
    }
    , {
      "from":2057
      , "to":2031
    }
    , {
      "from":2058
      , "to":2033
    }
    , {
      "from":2059
      , "to":2031
    }
    , {
      "from":2060
      , "to":2031
    }
    , {
      "from":2061
      , "to":2033
    }
    , {
      "from":2062
      , "to":2033
    }
    , {
      "from":2063
      , "to":2031
    }
    , {
      "from":2064
      , "to":2031
    }
    , {
      "from":2065
      , "to":2033
    }
    , {
      "from":2066
      , "to":2031
    }
    , {
      "from":2067
      , "to":2031
    }
    , {
      "from":2068
      , "to":2033
    }
    , {
      "from":2069
      , "to":2033
    }
    , {
      "from":2070
      , "to":2031
    }
    , {
      "from":2071
      , "to":2033
    }
    , {
      "from":2026
      , "to":2072
    }
    , {
      "from":2026
      , "to":2073
    }
    , {
      "from":2072
      , "to":2039
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2040
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2042
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2043
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2044
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2046
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2048
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2049
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2050
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2051
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2052
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2055
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2056
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2057
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2059
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2060
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2063
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2064
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2066
      , "reverse":1
    }
    , {
      "from":2073
      , "to":2067
      , "reverse":1
    }
    , {
      "from":2072
      , "to":2070
      , "reverse":1
    }
  ]
}
