Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 26 15:40:58 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     331         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (396)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (577)
5. checking no_input_delay (10)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (396)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 273 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (577)
--------------------------------------------------
 There are 577 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.908        0.000                      0                  424        0.185        0.000                      0                  424        2.000        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_VGA_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clk_system_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_VGA_design_1_clk_wiz_0_0          18.822        0.000                      0                    1        0.264        0.000                      0                    1        9.500        0.000                       0                     3  
  clk_system_design_1_clk_wiz_0_0        4.908        0.000                      0                  423        0.185        0.000                      0                  423        4.500        0.000                       0                   222  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_system_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_system_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.533    -0.009    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.115 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 18.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.175    -0.334    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.289 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  clk_system_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.608ns (13.888%)  route 3.770ns (86.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.868     3.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y41        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.608ns (13.888%)  route 3.770ns (86.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.868     3.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y41        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.608ns (13.888%)  route 3.770ns (86.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.868     3.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y41        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.608ns (13.888%)  route 3.770ns (86.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.868     3.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y41        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.994ns (22.306%)  route 3.462ns (77.694%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.863    -0.853    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.419    -0.434 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.985     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y60        LUT6 (Prop_lut6_I0_O)        0.299     0.850 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.316    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y60        LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.998     2.438    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y60        LUT3 (Prop_lut3_I0_O)        0.152     2.590 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.013     3.603    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X109Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.684     8.515    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y51        FDRE (Setup_fdre_C_CE)      -0.407     8.603    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.994ns (22.306%)  route 3.462ns (77.694%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.863    -0.853    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.419    -0.434 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.985     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y60        LUT6 (Prop_lut6_I0_O)        0.299     0.850 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.316    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y60        LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.998     2.438    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y60        LUT3 (Prop_lut3_I0_O)        0.152     2.590 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.013     3.603    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X109Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.684     8.515    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y51        FDRE (Setup_fdre_C_CE)      -0.407     8.603    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.608ns (14.349%)  route 3.629ns (85.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.727     3.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y42        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.608ns (14.349%)  route 3.629ns (85.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.727     3.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y42        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.608ns (14.349%)  route 3.629ns (85.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.727     3.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y42        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.608ns (14.349%)  route 3.629ns (85.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.902     1.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y57        LUT2 (Prop_lut2_I0_O)        0.152     1.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.727     3.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625     8.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y42        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                         clock pessimism              0.452     8.909    
                         clock uncertainty           -0.072     8.837    
    SLICE_X105Y42        FDCE (Setup_fdce_C_CE)      -0.407     8.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  5.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.636    -0.595    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.148    -0.447 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.388    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.098    -0.290 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X112Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.908    -0.832    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120    -0.475    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.642    -0.590    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X108Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.148    -0.442 f  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.382    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r
    SLICE_X108Y48        LUT2 (Prop_lut2_I1_O)        0.098    -0.284 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.284    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected0
    SLICE_X108Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X108Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.237    -0.590    
    SLICE_X108Y48        FDRE (Hold_fdre_C_D)         0.120    -0.470    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.417%)  route 0.137ns (45.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.615    -0.617    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X104Y47        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=3, routed)           0.137    -0.315    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[5]
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.884    -0.856    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X103Y46        FDRE (Hold_fdre_C_D)         0.070    -0.511    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.071    -0.378    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.098    -0.280 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X112Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.906    -0.834    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.121    -0.476    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.309    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X113Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.249    -0.581    
    SLICE_X113Y52        FDRE (Hold_fdre_C_D)         0.072    -0.509    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.493%)  route 0.089ns (37.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.089    -0.358    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X113Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.249    -0.581    
    SLICE_X113Y52        FDRE (Hold_fdre_C_D)         0.017    -0.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.087    -0.360    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X112Y52        LUT6 (Prop_lut6_I5_O)        0.098    -0.262 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X112Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X112Y52        FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.615    -0.617    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X104Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=3, routed)           0.088    -0.380    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[9]
    SLICE_X104Y48        LUT6 (Prop_lut6_I5_O)        0.098    -0.282 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/plusOp[10]
    SLICE_X104Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.885    -0.855    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X104Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[10]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X104Y48        FDRE (Hold_fdre_C_D)         0.121    -0.496    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.859%)  route 0.172ns (51.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.615    -0.617    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X104Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=4, routed)           0.172    -0.281    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[8]
    SLICE_X102Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.885    -0.855    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X102Y48        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X102Y48        FDRE (Hold_fdre_C_D)         0.083    -0.497    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.283    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[6]
    SLICE_X112Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.475    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_system_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           556 Endpoints
Min Delay           556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.416ns  (logic 15.707ns (40.886%)  route 22.709ns (59.114%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=7 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.672    36.939    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X99Y72         LUT3 (Prop_lut3_I2_O)        0.332    37.271 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           1.022    38.292    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X101Y72        LUT6 (Prop_lut6_I4_O)        0.124    38.416 r  design_1_i/Coor_PixelL_0/U0/CL_velue[4]_i_1/O
                         net (fo=1, routed)           0.000    38.416    design_1_i/Coor_PixelL_0/U0/p_1_in[4]
    SLICE_X101Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.207ns  (logic 15.701ns (41.095%)  route 22.506ns (58.905%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=7 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.672    36.939    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X99Y72         LUT3 (Prop_lut3_I2_O)        0.332    37.271 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.485    37.755    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X99Y72         LUT5 (Prop_lut5_I3_O)        0.118    37.873 r  design_1_i/Coor_PixelL_0/U0/CL_velue[3]_i_1/O
                         net (fo=1, routed)           0.334    38.207    design_1_i/Coor_PixelL_0/U0/p_1_in[3]
    SLICE_X98Y73         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.922ns  (logic 15.707ns (41.419%)  route 22.215ns (58.581%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=7 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.672    36.939    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X99Y72         LUT3 (Prop_lut3_I2_O)        0.332    37.271 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.528    37.798    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I4_O)        0.124    37.922 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_1/O
                         net (fo=1, routed)           0.000    37.922    design_1_i/Coor_PixelL_0/U0/p_1_in[5]
    SLICE_X100Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.753ns  (logic 15.612ns (41.353%)  route 22.141ns (58.647%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 f  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.125    37.392    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y72        LUT4 (Prop_lut4_I3_O)        0.361    37.753 r  design_1_i/Coor_PixelL_0/U0/CL_velue[7]_i_2/O
                         net (fo=1, routed)           0.000    37.753    design_1_i/Coor_PixelL_0/U0/p_1_in[7]
    SLICE_X100Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.724ns  (logic 15.583ns (41.308%)  route 22.141ns (58.692%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.125    37.392    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y72        LUT5 (Prop_lut5_I3_O)        0.332    37.724 r  design_1_i/Coor_PixelL_0/U0/CL_velue[6]_i_1/O
                         net (fo=1, routed)           0.000    37.724    design_1_i/Coor_PixelL_0/U0/p_1_in[6]
    SLICE_X100Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.435ns  (logic 15.583ns (41.627%)  route 21.852ns (58.373%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.836    37.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y72        LUT6 (Prop_lut6_I4_O)        0.332    37.435 r  design_1_i/Coor_PixelL_0/U0/CL_velue[2]_i_1/O
                         net (fo=1, routed)           0.000    37.435    design_1_i/Coor_PixelL_0/U0/p_1_in[2]
    SLICE_X100Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.329ns  (logic 15.583ns (41.745%)  route 21.746ns (58.255%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.730    36.997    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y72        LUT4 (Prop_lut4_I0_O)        0.332    37.329 r  design_1_i/Coor_PixelL_0/U0/CL_velue[0]_i_1/O
                         net (fo=1, routed)           0.000    37.329    design_1_i/Coor_PixelL_0/U0/p_1_in[0]
    SLICE_X100Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.321ns  (logic 15.575ns (41.733%)  route 21.746ns (58.267%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.031    24.704    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I4_O)        0.124    24.828 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=8, routed)           1.435    26.263    design_1_i/Coor_PixelL_0/U0/CL_in[7]
    SLICE_X100Y70        LUT3 (Prop_lut3_I0_O)        0.124    26.387 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3/O
                         net (fo=1, routed)           0.514    26.901    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_i_3_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.408 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.408    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.630 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__1/O[0]
                         net (fo=18, routed)          1.222    28.852    design_1_i/Coor_PixelL_0/U0/CL_velue1[13]
    SLICE_X96Y69         LUT3 (Prop_lut3_I2_O)        0.321    29.173 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1/O
                         net (fo=12, routed)          0.903    30.076    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_1_n_0
    SLICE_X96Y68         LUT4 (Prop_lut4_I0_O)        0.328    30.404 r  design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.404    design_1_i/Coor_PixelL_0/U0/i___27_carry__0_i_5_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    30.831 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0/O[1]
                         net (fo=5, routed)           1.002    31.833    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___27_carry__0_n_6
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.334    32.167 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.825    32.992    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X98Y67         LUT3 (Prop_lut3_I0_O)        0.332    33.324 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.324    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.857 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.857    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.076 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.206    35.282    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.295    35.577 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.577    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.110 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.110    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.267 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.730    36.997    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y72        LUT5 (Prop_lut5_I2_O)        0.324    37.321 r  design_1_i/Coor_PixelL_0/U0/CL_velue[1]_i_1/O
                         net (fo=1, routed)           0.000    37.321    design_1_i/Coor_PixelL_0/U0/p_1_in[1]
    SLICE_X100Y72        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.346ns  (logic 12.114ns (44.299%)  route 15.232ns (55.701%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=1 LDCE=1 LUT1=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.021    24.694    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I1_O)        0.124    24.818 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[7]_INST_0/O
                         net (fo=8, routed)           0.809    25.627    design_1_i/Coor_PixelR_0/U0/CR_in[7]
    SLICE_X106Y67        LUT3 (Prop_lut3_I2_O)        0.152    25.779 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5/O
                         net (fo=1, routed)           0.524    26.303    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.012 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.012    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.346 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000    27.346    design_1_i/Coor_PixelR_0/U0/CR_velue1[14]
    SLICE_X107Y69        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.251ns  (logic 12.019ns (44.105%)  route 15.232ns (55.895%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=1 LDCE=1 LUT1=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X103Y60        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.016     1.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X104Y60        LUT1 (Prop_lut1_I0_O)        0.124     1.874 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.732     3.358    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018     7.376 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[2]
                         net (fo=21, routed)          2.058     9.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_103
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.152     9.586 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.510    10.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.818 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.818    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.151    12.423    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.295    12.718 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           0.858    13.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I0_O)        0.153    13.728 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.749    14.477    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_lut6_I0_O)        0.331    14.808 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.699    17.332    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X104Y57        LUT3 (Prop_lut3_I1_O)        0.306    17.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.643    18.280    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.684 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.684    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X100Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.124 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.826    19.951    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.306    20.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.789 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.342    22.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I0_O)        0.124    22.255 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           1.294    23.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.124    23.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.021    24.694    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X108Y67        LUT6 (Prop_lut6_I1_O)        0.124    24.818 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[7]_INST_0/O
                         net (fo=8, routed)           0.809    25.627    design_1_i/Coor_PixelR_0/U0/CR_in[7]
    SLICE_X106Y67        LUT3 (Prop_lut3_I2_O)        0.152    25.779 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5/O
                         net (fo=1, routed)           0.524    26.303    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.012 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.012    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.251 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.000    27.251    design_1_i/Coor_PixelR_0/U0/CR_velue1[15]
    SLICE_X107Y69        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/score_counter_0/U0/reset_score_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/score_counter_0/U0/reset_score_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE                         0.000     0.000 r  design_1_i/score_counter_0/U0/reset_score_s_reg/C
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/score_counter_0/U0/reset_score_s_reg/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/score_counter_0/U0/reset_score_s
    SLICE_X106Y78        FDRE                                         r  design_1_i/score_counter_0/U0/reset_score_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y87         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vs_reg/C
    SLICE_X94Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/vs_reg/Q
                         net (fo=1, routed)           0.056     0.220    design_1_i/beeld_generator_0/U0/vs
    SLICE_X94Y87         FDCE                                         r  design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (59.033%)  route 0.103ns (40.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/C
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/Q
                         net (fo=1, routed)           0.103     0.251    design_1_i/Coor_PixelL_0/U0/CL_velue[7]
    SLICE_X99Y72         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/C
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    design_1_i/Coor_PixelR_0/U0/CR_velue[5]
    SLICE_X107Y70        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/C
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/Q
                         net (fo=1, routed)           0.103     0.251    design_1_i/Coor_PixelL_0/U0/CL_velue[1]
    SLICE_X98Y72         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/C
    SLICE_X101Y72        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    design_1_i/Coor_PixelL_0/U0/CL_velue[4]
    SLICE_X101Y73        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hs_reg/C
    SLICE_X113Y83        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hs_reg/Q
                         net (fo=1, routed)           0.112     0.253    design_1_i/beeld_generator_0/U0/hs
    SLICE_X112Y83        FDCE                                         r  design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/C
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    design_1_i/Coor_PixelR_0/U0/CR_velue[6]
    SLICE_X106Y70        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[0]/C
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[0]/Q
                         net (fo=3, routed)           0.121     0.262    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[0]
    SLICE_X104Y71        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[8]/C
    SLICE_X99Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[8]/Q
                         net (fo=3, routed)           0.122     0.263    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[8]
    SLICE_X99Y76         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.900ns  (logic 14.835ns (45.091%)  route 18.065ns (54.909%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.229    30.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y58        LUT6 (Prop_lut6_I4_O)        0.373    31.176 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.811    31.987    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X103Y59        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.791ns  (logic 14.835ns (45.241%)  route 17.956ns (54.759%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.264    30.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y60        LUT6 (Prop_lut6_I3_O)        0.373    31.211 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.667    31.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X104Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.775ns  (logic 14.835ns (45.263%)  route 17.940ns (54.737%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.415    30.989    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y60        LUT6 (Prop_lut6_I3_O)        0.373    31.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.500    31.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.761ns  (logic 14.835ns (45.282%)  route 17.926ns (54.718%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.195    30.769    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y60        LUT6 (Prop_lut6_I3_O)        0.373    31.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.706    31.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.722ns  (logic 14.835ns (45.336%)  route 17.887ns (54.664%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.063    30.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y59        LUT6 (Prop_lut6_I3_O)        0.373    31.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.799    31.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.620ns  (logic 14.835ns (45.479%)  route 17.785ns (54.521%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.266    30.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y60        LUT6 (Prop_lut6_I3_O)        0.373    31.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.493    31.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.598ns  (logic 14.835ns (45.508%)  route 17.763ns (54.492%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.243    30.817    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y58        LUT6 (Prop_lut6_I4_O)        0.373    31.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.495    31.685    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X103Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.530ns  (logic 14.835ns (45.604%)  route 17.695ns (54.396%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.873    30.447    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y57        LUT6 (Prop_lut6_I3_O)        0.373    30.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.797    31.617    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X103Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.372ns  (logic 14.835ns (45.827%)  route 17.537ns (54.173%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.856    30.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y57        LUT6 (Prop_lut6_I4_O)        0.373    30.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.656    31.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X103Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.313ns  (logic 14.835ns (45.910%)  route 17.478ns (54.090%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y44        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.692     0.234    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     5.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[3]
                         net (fo=30, routed)          2.877     8.482    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_102
    SLICE_X90Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_394_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/O[1]
                         net (fo=2, routed)           0.555     9.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_6
    SLICE_X93Y47         LUT3 (Prop_lut3_I1_O)        0.300    10.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262/O
                         net (fo=2, routed)           1.466    11.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_262_n_0
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.326    12.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266/O
                         net (fo=1, routed)           0.000    12.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_266_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.640 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.754 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.754    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    12.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.097    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.966    14.376    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y53         LUT3 (Prop_lut3_I0_O)        0.334    14.710 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.493    16.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y53         LUT4 (Prop_lut4_I3_O)        0.326    16.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[3]
                         net (fo=20, routed)          2.269    19.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_4
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.338    20.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228/O
                         net (fo=4, routed)           0.992    21.104    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_228_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I0_O)        0.355    21.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355/O
                         net (fo=1, routed)           0.000    21.459    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_355_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.991 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.991    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.318    23.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.299    23.830 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           0.953    24.783    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X96Y58         LUT5 (Prop_lut5_I4_O)        0.146    24.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.697    25.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y58         LUT6 (Prop_lut6_I0_O)        0.328    25.953 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.713 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.713    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.827 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[1]
                         net (fo=17, routed)          1.746    28.907    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_6
    SLICE_X97Y53         LUT4 (Prop_lut4_I2_O)        0.303    29.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    29.210    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_12_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    29.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.736    30.310    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y58        LUT6 (Prop_lut6_I4_O)        0.373    30.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.717    31.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X103Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.769ns  (logic 0.337ns (43.836%)  route 0.432ns (56.164%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.681    -1.488    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.337    -1.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.432    -0.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X108Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.367ns (46.923%)  route 0.415ns (53.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.681    -1.488    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.367    -1.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.415    -0.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X110Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.523ns  (logic 0.467ns (30.657%)  route 1.056ns (69.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.681    -1.488    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.367    -1.121 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.653    -0.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y60        LUT6 (Prop_lut6_I5_O)        0.100    -0.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.403     0.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.186ns (23.817%)  route 0.595ns (76.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.436    -0.021    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y60        LUT6 (Prop_lut6_I5_O)        0.045     0.024 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.159     0.183    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.688%)  route 0.599ns (76.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.368    -0.089    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y60        LUT6 (Prop_lut6_I5_O)        0.045    -0.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.231     0.187    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.186ns (23.310%)  route 0.612ns (76.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.392    -0.065    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y59        LUT6 (Prop_lut6_I0_O)        0.045    -0.020 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.220     0.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X103Y59        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.186ns (22.061%)  route 0.657ns (77.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.383    -0.074    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y59        LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.274     0.245    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X103Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.186ns (21.656%)  route 0.673ns (78.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.453    -0.004    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y60        LUT6 (Prop_lut6_I5_O)        0.045     0.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.220     0.260    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X104Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.186ns (19.738%)  route 0.756ns (80.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.600     0.143    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y59        LUT6 (Prop_lut6_I5_O)        0.045     0.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.156     0.344    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X103Y59        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.186ns (19.684%)  route 0.759ns (80.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.540     0.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y59        LUT6 (Prop_lut6_I5_O)        0.045     0.128 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.219     0.347    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X103Y59        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_system_design_1_clk_wiz_0_0

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.632ns (18.825%)  route 7.035ns (81.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.934     7.442    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1/O
                         net (fo=12, routed)          1.101     8.667    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0
    SLICE_X102Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X102Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.632ns (18.825%)  route 7.035ns (81.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.934     7.442    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1/O
                         net (fo=12, routed)          1.101     8.667    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.632ns (18.825%)  route 7.035ns (81.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.934     7.442    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1/O
                         net (fo=12, routed)          1.101     8.667    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.632ns (18.825%)  route 7.035ns (81.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.934     7.442    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1/O
                         net (fo=12, routed)          1.101     8.667    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.632ns (18.825%)  route 7.035ns (81.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.934     7.442    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1/O
                         net (fo=12, routed)          1.101     8.667    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X103Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.616ns  (logic 1.660ns (19.263%)  route 6.956ns (80.737%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=92, routed)          5.688     7.195    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X104Y53        LUT3 (Prop_lut3_I1_O)        0.152     7.347 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count[10]_i_1/O
                         net (fo=11, routed)          1.268     8.616    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count0
    SLICE_X104Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.626    -1.542    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X104Y46        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset_rising_edge_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 1.756ns (20.602%)  route 6.766ns (79.398%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.934     7.442    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1/O
                         net (fo=12, routed)          0.832     8.397    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0
    SLICE_X104Y53        LUT4 (Prop_lut4_I3_O)        0.124     8.521 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset_rising_edge_count_i_1/O
                         net (fo=1, routed)           0.000     8.521    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset_rising_edge_count_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset_rising_edge_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.609    -1.560    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X104Y53        FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/reset_rising_edge_count_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.632ns (19.170%)  route 6.880ns (80.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.688     7.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X104Y53        LUT3 (Prop_lut3_I1_O)        0.124     7.319 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.192     8.511    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X105Y41        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.632ns (19.170%)  route 6.880ns (80.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.688     7.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X104Y53        LUT3 (Prop_lut3_I1_O)        0.124     7.319 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.192     8.511    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X105Y41        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.632ns (19.170%)  route 6.880ns (80.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          5.688     7.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X104Y53        LUT3 (Prop_lut3_I1_O)        0.124     7.319 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.192     8.511    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X105Y41        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.625    -1.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X105Y41        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X108Y60        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.082     0.260    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X109Y60        LUT5 (Prop_lut5_I1_O)        0.045     0.305 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.352%)  route 0.082ns (26.648%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X108Y60        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.082     0.260    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X109Y60        LUT5 (Prop_lut5_I0_O)        0.048     0.308 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X109Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.262ns (57.707%)  route 0.192ns (42.293%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.192     0.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y62        LUT4 (Prop_lut4_I2_O)        0.045     0.454 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.454    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.266ns (58.076%)  route 0.192ns (41.924%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.192     0.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y62        LUT4 (Prop_lut4_I2_O)        0.049     0.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.262ns (51.148%)  route 0.250ns (48.852%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.250     0.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y64        LUT4 (Prop_lut4_I2_O)        0.045     0.512 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[10]_i_1/O
                         net (fo=1, routed)           0.000     0.512    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[10]_i_1_n_0
    SLICE_X110Y64        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y64        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.265ns (51.433%)  route 0.250ns (48.567%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.250     0.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y64        LUT4 (Prop_lut4_I2_O)        0.048     0.515 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[13]_i_1/O
                         net (fo=1, routed)           0.000     0.515    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[13]_i_1_n_0
    SLICE_X110Y64        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y64        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.260ns (40.966%)  route 0.375ns (59.034%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.375     0.592    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y62        LUT4 (Prop_lut4_I2_O)        0.043     0.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.262ns (41.151%)  route 0.375ns (58.849%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.375     0.592    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y62        LUT4 (Prop_lut4_I2_O)        0.045     0.637 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.262ns (38.209%)  route 0.424ns (61.791%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.424     0.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y65        LUT4 (Prop_lut4_I2_O)        0.045     0.686 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[14]_i_1/O
                         net (fo=1, routed)           0.000     0.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[14]_i_1_n_0
    SLICE_X110Y65        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.902    -0.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y65        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.265ns (38.478%)  route 0.424ns (61.522%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X110Y60        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.424     0.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X110Y65        LUT4 (Prop_lut4_I2_O)        0.048     0.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1/O
                         net (fo=1, routed)           0.000     0.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1_n_0
    SLICE_X110Y65        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.902    -0.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X110Y65        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C





