[
    {
        "Repository": "TSN-TraceBus",
        "URL": "",
        "License": "TBD",
        "Status": "In progress",
        "Description": "A secured transmission trace bus with message, TSN and control flow reconstruction elements",
        "Project": "TRISTAN",
        "WI": "WI3.1.1",
        "Partners": "Accemic Technologies, Bosch, Fraunhofer, SYSGO",
        "Comment": ""
    },
    {
        "Repository": "GPIO",
        "URL": "https://github.com/MPEZZIN/gpio",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "A simple GPIO interface controlled via an APB bus",
        "Project": "TRISTAN",
        "WI": "WI3.1.3",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "UART 16750",
        "URL": "https://github.com/MPEZZIN/uart_16750",
        "License": "Solderpad / LGPL-2.1",
        "Status": "In progress",
        "Description": "A UART interface controlled via an APB bus",
        "Project": "TRISTAN",
        "WI": "WI3.1.3",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "SPI Master",
        "URL": "https://github.com/MPEZZIN/spi_master",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "An SPI master that is controlled via an AXI bus",
        "Project": "TRISTAN",
        "WI": "WI3.1.3",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "HPDcache",
        "URL": "https://github.com/openhwgroup/cv-hpdcache",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "An open-source High-Performance, Multi-requester, Out-of-Order L1 Dcache for RISC-V cores and accelerators.",
        "Project": "TRISTAN",
        "WI": "WI3.1.5",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "CLIC",
        "URL": "https://github.com/pulp-platform/clic",
        "License": "Apache-2.0",
        "Status": "In progress",
        "Description": "Core Local Interrupt Controller (CLIC) is an interrupt controller for RISC-V cores with pre-emptive, low-latency, vectored, priority/level based interrupts.",
        "Project": "TRISTAN",
        "WI": "WI3.1.7",
        "Partners": "ETH",
        "Comment": ""
    },
    {
        "Repository": "AXI LLC",
        "URL": "https://github.com/pulp-platform/axi_llc",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "A parameterizable and runtime-configurable AXI4-compliant last-level cache (LLC)",
        "Project": "TRISTAN",
        "WI": "WI3.1.5",
        "Partners": "ETH",
        "Comment": ""
    },
    {
        "Repository": "AXI",
        "URL": "https://github.com/pulp-platform/axi",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
        "Project": "TRISTAN",
        "WI": "WI3.2.1",
        "Partners": "ETH",
        "Comment": ""
    },
    {
        "Repository": "OBI interconnect",
        "URL": "https://github.com/MPEZZIN/obi_interconnect",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "An Low latency OBI interconnect for timing-critical SoC IPs",
        "Project": "TRISTAN",
        "WI": "WI3.2.6",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "eFPGA",
        "URL": "https://github.com/yongatek/eFPGA",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "An embedded FPGA IP to offload certain processor tasks and improve overall system performance",
        "Project": "TRISTAN",
        "WI": "WI3.4.5",
        "Partners": "Yonga Technologies",
        "Comment": ""
    },
    {
        "Repository": "Accelerator for post-quantum cryptography",
        "URL": "",
        "License": "TBD",
        "Status": "In progress",
        "Description": "",
        "Project": "TRISTAN",
        "WI": "WI3.4.4",
        "Partners": "Technische Universität München, Politecnico di Torino",
        "Comment": ""
    },
    {
        "Repository": "Low-power IO DMA",
        "URL": "https://github.com/pulp-platform/udma_core",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "A Low Power IO DMA with multi-bank memory access and performance enhancements",
        "Project": "TRISTAN",
        "WI": "WI3.1.4",
        "Partners": "University of Bologna",
        "Comment": ""
    },
    {
        "Repository": "Heterogeneous Cluster Interconnect (HCI)",
        "URL": "https://github.com/pulp-platform/hci",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores",
        "Project": "TRISTAN",
        "WI": "WI3.2.2",
        "Partners": "University of Bologna",
        "Comment": ""
    },
    {
        "Repository": "Reduced-Precision Matrix Multiplication Engine",
        "URL": "https://github.com/pulp-platform/redmule",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "RedMulE (Reduced-Precision Matrix Multiplication Engine) is an open-source low-power FP32/FP16 hardware accelerator for industrial applications based on the HWPE template",
        "Project": "TRISTAN",
        "WI": "WI3.4.1",
        "Partners": "University of Bologna",
        "Comment": ""
    }
]
