{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536221868522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536221868522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 10:17:48 2018 " "Processing started: Thu Sep 06 10:17:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536221868522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536221868522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536221868522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536221868852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavior " "Found design unit 1: full_adder-behavior" {  } { { "full_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869335 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-behavior " "Found design unit 1: full_adder_tb-behavior" {  } { { "full_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869345 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "full_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-behavior " "Found design unit 1: ripple_carry_adder-behavior" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder_tb-behavior " "Found design unit 1: ripple_carry_adder_tb-behavior" {  } { { "ripple_carry_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869352 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_tb " "Found entity 1: ripple_carry_adder_tb" {  } { { "ripple_carry_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_select_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_select_adder-behavior " "Found design unit 1: carry_select_adder-behavior" {  } { { "carry_select_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869356 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-behavior " "Found design unit 1: mux2_1-behavior" {  } { { "mux2_1.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869360 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_tb-behavior " "Found design unit 1: mux2_1_tb-behavior" {  } { { "mux2_1_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869364 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "mux2_1_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_select_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_select_adder_tb-behavior " "Found design unit 1: carry_select_adder_tb-behavior" {  } { { "carry_select_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869367 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_tb " "Found entity 1: carry_select_adder_tb" {  } { { "carry_select_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder-behavior " "Found design unit 1: carry_lookahead_adder-behavior" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869371 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder_tb-behavior " "Found design unit 1: carry_lookahead_adder_tb-behavior" {  } { { "carry_lookahead_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869375 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_tb " "Found entity 1: carry_lookahead_adder_tb" {  } { { "carry_lookahead_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221869375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221869375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carry_lookahead_adder " "Elaborating entity \"carry_lookahead_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536221869401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:\\generate_full_adders:0:FAx " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:\\generate_full_adders:0:FAx\"" {  } { { "carry_lookahead_adder.vhd" "\\generate_full_adders:0:FAx" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536221869414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536221870112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536221870480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536221870480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536221870719 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536221870719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536221870719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536221870719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536221870806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 10:17:50 2018 " "Processing ended: Thu Sep 06 10:17:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536221870806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536221870806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536221870806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536221870806 ""}
