Task "Run Implementation" successful.
Generated logfile: 

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bit_mapping_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.1.1 project /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.srcs/sources_1'.
### Running Implementation in Xilinx Vivado 2020.1.1 ...
[Fri Feb  5 02:33:48 2021] Launched impl_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/runme.log
[Fri Feb  5 02:33:48 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bit_mapping.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bit_mapping.tcl -notrace


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bit_mapping.tcl -notrace
Command: link_design -top bit_mapping -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.598 ; gain = 0.000 ; free physical = 14640 ; free virtual = 22822
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/clock_constraint.xdc]
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/hdlsrc/bit_mapping_model/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.531 ; gain = 0.000 ; free physical = 14543 ; free virtual = 22724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2202.531 ; gain = 56.027 ; free physical = 14543 ; free virtual = 22724
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2266.562 ; gain = 64.031 ; free physical = 14535 ; free virtual = 22715

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: acb6494f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2533.547 ; gain = 266.984 ; free physical = 14141 ; free virtual = 22318

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7e26f07b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5ac006d8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d87bba6d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d87bba6d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d87bba6d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d87bba6d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
Ending Logic Optimization Task | Checksum: f5328e47

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f5328e47

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f5328e47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
Ending Netlist Obfuscation Task | Checksum: f5328e47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.516 ; gain = 0.000 ; free physical = 13968 ; free virtual = 22145
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2696.516 ; gain = 493.984 ; free physical = 13968 ; free virtual = 22145
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bit_mapping_drc_opted.rpt -pb bit_mapping_drc_opted.pb -rpx bit_mapping_drc_opted.rpx
Command: report_drc -file bit_mapping_drc_opted.rpt -pb bit_mapping_drc_opted.pb -rpx bit_mapping_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 13940 ; free virtual = 22117
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2cfc80e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 13940 ; free virtual = 22117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 13940 ; free virtual = 22117

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19db6e87

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 13934 ; free virtual = 22111

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113281ba5

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2881.605 ; gain = 7.027 ; free physical = 13936 ; free virtual = 22113

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113281ba5

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2881.605 ; gain = 7.027 ; free physical = 13936 ; free virtual = 22113
Phase 1 Placer Initialization | Checksum: 113281ba5

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2881.605 ; gain = 7.027 ; free physical = 13936 ; free virtual = 22113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 63306947

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2881.605 ; gain = 7.027 ; free physical = 13933 ; free virtual = 22110

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 73 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 0 new cell, deleted 36 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13911 ; free virtual = 22091

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    36  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 257fdfa4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13911 ; free virtual = 22090
Phase 2.2 Global Placement Core | Checksum: 26b7429d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13910 ; free virtual = 22090
Phase 2 Global Placement | Checksum: 26b7429d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13910 ; free virtual = 22090

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 259b06a2d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13910 ; free virtual = 22090

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28487a6e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22088

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23428aadc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22088

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c5d6342c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22088

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d208ebc9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13908 ; free virtual = 22088

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e417fea2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13908 ; free virtual = 22088

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27229b752

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13908 ; free virtual = 22088
Phase 3 Detail Placement | Checksum: 27229b752

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13908 ; free virtual = 22088

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d4c2fa63

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=34.870 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cef0b957

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13908 ; free virtual = 22088
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f07b098b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13908 ; free virtual = 22088
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d4c2fa63

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13908 ; free virtual = 22088
INFO: [Place 30-746] Post Placement Timing Summary WNS=34.870. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 199d97de7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22088
Phase 4.1 Post Commit Optimization | Checksum: 199d97de7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22088

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199d97de7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22089

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 199d97de7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22089

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13909 ; free virtual = 22089
Phase 4.4 Final Placement Cleanup | Checksum: 15108a6fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22089
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15108a6fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22089
Ending Placer Task | Checksum: df742540

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.609 ; gain = 15.031 ; free physical = 13909 ; free virtual = 22089
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13920 ; free virtual = 22101
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bit_mapping_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13912 ; free virtual = 22092
INFO: [runtcl-4] Executing : report_utilization -file bit_mapping_utilization_placed.rpt -pb bit_mapping_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bit_mapping_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13932 ; free virtual = 22112
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 13919 ; free virtual = 22101
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ce084e6c ConstDB: 0 ShapeSum: 116bd6d4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "input_sequence_0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_sequence_0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_sequence_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_sequence_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_sequence_1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_sequence_1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_x" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_x". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f8e38bf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2920.395 ; gain = 16.008 ; free physical = 13784 ; free virtual = 21965
Post Restoration Checksum: NetGraph: a4a26b47 NumContArr: 544120a9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f8e38bf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2920.395 ; gain = 16.008 ; free physical = 13784 ; free virtual = 21965

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f8e38bf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2920.395 ; gain = 16.008 ; free physical = 13750 ; free virtual = 21931

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f8e38bf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2920.395 ; gain = 16.008 ; free physical = 13750 ; free virtual = 21931
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20c0d28c8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2921.238 ; gain = 16.852 ; free physical = 13747 ; free virtual = 21928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.921 | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 26b7bc2f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2921.238 ; gain = 16.852 ; free physical = 13744 ; free virtual = 21926

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 388
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 388
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 26491bf34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13741 ; free virtual = 21923

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.455 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15401b8e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920
Phase 4 Rip-up And Reroute | Checksum: 15401b8e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15401b8e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15401b8e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920
Phase 5 Delay and Skew Optimization | Checksum: 15401b8e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14dffb745

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.455 | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14dffb745

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920
Phase 6 Post Hold Fix | Checksum: 14dffb745

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0387802 %
  Global Horizontal Routing Utilization  = 0.045977 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14dffb745

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.242 ; gain = 18.855 ; free physical = 13739 ; free virtual = 21920

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14dffb745

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2925.242 ; gain = 20.855 ; free physical = 13737 ; free virtual = 21919

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cd961abc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2925.242 ; gain = 20.855 ; free physical = 13737 ; free virtual = 21919

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.455 | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cd961abc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2925.242 ; gain = 20.855 ; free physical = 13737 ; free virtual = 21919
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2925.242 ; gain = 20.855 ; free physical = 13773 ; free virtual = 21954

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2925.242 ; gain = 35.633 ; free physical = 13773 ; free virtual = 21954
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2933.246 ; gain = 0.000 ; free physical = 13762 ; free virtual = 21946
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bit_mapping_drc_routed.rpt -pb bit_mapping_drc_routed.pb -rpx bit_mapping_drc_routed.rpx
Command: report_drc -file bit_mapping_drc_routed.rpt -pb bit_mapping_drc_routed.pb -rpx bit_mapping_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bit_mapping_methodology_drc_routed.rpt -pb bit_mapping_methodology_drc_routed.pb -rpx bit_mapping_methodology_drc_routed.rpx
Command: report_methodology -file bit_mapping_methodology_drc_routed.rpt -pb bit_mapping_methodology_drc_routed.pb -rpx bit_mapping_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.runs/impl_1/bit_mapping_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bit_mapping_power_routed.rpt -pb bit_mapping_power_summary_routed.pb -rpx bit_mapping_power_routed.rpx
Command: report_power -file bit_mapping_power_routed.rpt -pb bit_mapping_power_summary_routed.pb -rpx bit_mapping_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bit_mapping_route_status.rpt -pb bit_mapping_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bit_mapping_timing_summary_routed.rpt -pb bit_mapping_timing_summary_routed.pb -rpx bit_mapping_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bit_mapping_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bit_mapping_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bit_mapping_bus_skew_routed.rpt -pb bit_mapping_bus_skew_routed.pb -rpx bit_mapping_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 02:34:48 2021...
[Fri Feb  5 02:34:54 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2158.570 ; gain = 0.000 ; free physical = 15203 ; free virtual = 23386
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2020.1.1 ...
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2158.570 ; gain = 0.000 ; free physical = 14922 ; free virtual = 23104
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2476.480 ; gain = 5.938 ; free physical = 14447 ; free virtual = 22628
Restored from archive | CPU: 0.210000 secs | Memory: 1.632393 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2476.480 ; gain = 5.938 ; free physical = 14447 ; free virtual = 22628
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.480 ; gain = 0.000 ; free physical = 14447 ; free virtual = 22628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.480 ; gain = 317.910 ; free physical = 14447 ; free virtual = 22628
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
### PostPARTiming Complete.
### Close Xilinx Vivado 2020.1.1 project.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 02:35:10 2021...

Elapsed time is 94.6447 seconds.
