#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f8858e26c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x7f8858c21240 .enum4 (7)
   "r_type_op" 7'b0110011,
   "i_type_alu_op" 7'b0010011,
   "lw_op" 7'b0000011,
   "sw_op" 7'b0100011,
   "beq_op" 7'b1100011,
   "jal_op" 7'b1101111
 ;
S_0x7f8858e1d280 .scope module, "alu" "alu" 3 13;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
o0x7f8858f32578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8858d0e780 .functor NOT 32, o0x7f8858f32578, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8858d0f170 .functor NOT 1, L_0x7f8858d0f0d0, C4<0>, C4<0>, C4<0>;
L_0x7f8858d0f360 .functor NOT 1, L_0x7f8858d0f1e0, C4<0>, C4<0>, C4<0>;
L_0x7f8858d0f3d0 .functor AND 1, L_0x7f8858d0f170, L_0x7f8858d0f360, C4<1>, C4<1>;
L_0x7f8858d0f560 .functor NOT 1, L_0x7f8858d0f4c0, C4<0>, C4<0>, C4<0>;
L_0x7f8858d0f720 .functor AND 1, L_0x7f8858d0f560, L_0x7f8858d0f610, C4<1>, C4<1>;
L_0x7f8858d0f7f0 .functor OR 1, L_0x7f8858d0f3d0, L_0x7f8858d0f720, C4<0>, C4<0>;
L_0x7f8858d0fbc0 .functor XOR 1, L_0x7f8858d0fa00, L_0x7f8858d0fb20, C4<0>, C4<0>;
L_0x7f8858d0fe60 .functor XOR 1, L_0x7f8858d0fbc0, L_0x7f8858d0fcb0, C4<0>, C4<0>;
L_0x7f8858d0ff20 .functor NOT 1, L_0x7f8858d0fe60, C4<0>, C4<0>, C4<0>;
L_0x7f8858d10170 .functor XOR 1, L_0x7f8858d0ff90, L_0x7f8858d10030, C4<0>, C4<0>;
L_0x7f8858d10240 .functor AND 1, L_0x7f8858d0ff20, L_0x7f8858d10170, C4<1>, C4<1>;
L_0x7f8858d102f0 .functor AND 1, L_0x7f8858d10240, L_0x7f8858d0f7f0, C4<1>, C4<1>;
v0x7f8858e0aeb0_0 .net *"_ivl_1", 0 0, L_0x7f8858d0e6e0;  1 drivers
v0x7f8858d08fb0_0 .net *"_ivl_10", 31 0, L_0x7f8858d0eb50;  1 drivers
L_0x7f8858f63008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8858d09070_0 .net *"_ivl_13", 30 0, L_0x7f8858f63008;  1 drivers
v0x7f8858d09130_0 .net *"_ivl_19", 4 0, L_0x7f8858d0ef00;  1 drivers
v0x7f8858d091e0_0 .net *"_ivl_2", 31 0, L_0x7f8858d0e780;  1 drivers
v0x7f8858d092d0_0 .net *"_ivl_23", 0 0, L_0x7f8858d0f0d0;  1 drivers
v0x7f8858d09380_0 .net *"_ivl_24", 0 0, L_0x7f8858d0f170;  1 drivers
v0x7f8858d09430_0 .net *"_ivl_27", 0 0, L_0x7f8858d0f1e0;  1 drivers
v0x7f8858d094e0_0 .net *"_ivl_28", 0 0, L_0x7f8858d0f360;  1 drivers
v0x7f8858d095f0_0 .net *"_ivl_30", 0 0, L_0x7f8858d0f3d0;  1 drivers
v0x7f8858d096a0_0 .net *"_ivl_33", 0 0, L_0x7f8858d0f4c0;  1 drivers
v0x7f8858d09750_0 .net *"_ivl_34", 0 0, L_0x7f8858d0f560;  1 drivers
v0x7f8858d09800_0 .net *"_ivl_37", 0 0, L_0x7f8858d0f610;  1 drivers
v0x7f8858d098b0_0 .net *"_ivl_38", 0 0, L_0x7f8858d0f720;  1 drivers
L_0x7f8858f63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8858d09960_0 .net/2u *"_ivl_42", 31 0, L_0x7f8858f63050;  1 drivers
v0x7f8858d09a10_0 .net *"_ivl_47", 0 0, L_0x7f8858d0fa00;  1 drivers
v0x7f8858d09ac0_0 .net *"_ivl_49", 0 0, L_0x7f8858d0fb20;  1 drivers
v0x7f8858d09c50_0 .net *"_ivl_50", 0 0, L_0x7f8858d0fbc0;  1 drivers
v0x7f8858d09ce0_0 .net *"_ivl_53", 0 0, L_0x7f8858d0fcb0;  1 drivers
v0x7f8858d09d90_0 .net *"_ivl_54", 0 0, L_0x7f8858d0fe60;  1 drivers
v0x7f8858d09e40_0 .net *"_ivl_56", 0 0, L_0x7f8858d0ff20;  1 drivers
v0x7f8858d09ef0_0 .net *"_ivl_59", 0 0, L_0x7f8858d0ff90;  1 drivers
v0x7f8858d09fa0_0 .net *"_ivl_6", 31 0, L_0x7f8858d0e970;  1 drivers
v0x7f8858d0a050_0 .net *"_ivl_61", 0 0, L_0x7f8858d10030;  1 drivers
v0x7f8858d0a100_0 .net *"_ivl_62", 0 0, L_0x7f8858d10170;  1 drivers
v0x7f8858d0a1b0_0 .net *"_ivl_64", 0 0, L_0x7f8858d10240;  1 drivers
v0x7f8858d0a260_0 .net *"_ivl_9", 0 0, L_0x7f8858d0ea70;  1 drivers
o0x7f8858f32518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8858d0a310_0 .net "a", 31 0, o0x7f8858f32518;  0 drivers
o0x7f8858f32548 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7f8858d0a3c0_0 .net "alucontrol", 2 0, o0x7f8858f32548;  0 drivers
v0x7f8858d0a470_0 .net "b", 31 0, o0x7f8858f32578;  0 drivers
v0x7f8858d0a520_0 .net "b40", 0 0, L_0x7f8858d0efa0;  1 drivers
v0x7f8858d0a5c0_0 .net "condinvb", 31 0, L_0x7f8858d0e7f0;  1 drivers
v0x7f8858d0a670_0 .net "isAddSub", 0 0, L_0x7f8858d0f7f0;  1 drivers
v0x7f8858d09b60_0 .var "result", 31 0;
v0x7f8858d0a900_0 .net "sum", 31 0, L_0x7f8858d0eca0;  1 drivers
v0x7f8858d0a990_0 .net "sum31", 0 0, L_0x7f8858d0ede0;  1 drivers
v0x7f8858d0aa20_0 .net "v", 0 0, L_0x7f8858d102f0;  1 drivers
v0x7f8858d0aab0_0 .net "zero", 0 0, L_0x7f8858d0f920;  1 drivers
E_0x7f8858e25920/0 .event edge, v0x7f8858d0a3c0_0, v0x7f8858d0a900_0, v0x7f8858d0a310_0, v0x7f8858d0a470_0;
E_0x7f8858e25920/1 .event edge, v0x7f8858d0a990_0, v0x7f8858d0aa20_0, v0x7f8858d0a520_0;
E_0x7f8858e25920 .event/or E_0x7f8858e25920/0, E_0x7f8858e25920/1;
L_0x7f8858d0e6e0 .part o0x7f8858f32548, 0, 1;
L_0x7f8858d0e7f0 .functor MUXZ 32, o0x7f8858f32578, L_0x7f8858d0e780, L_0x7f8858d0e6e0, C4<>;
L_0x7f8858d0e970 .arith/sum 32, o0x7f8858f32518, L_0x7f8858d0e7f0;
L_0x7f8858d0ea70 .part o0x7f8858f32548, 0, 1;
L_0x7f8858d0eb50 .concat [ 1 31 0 0], L_0x7f8858d0ea70, L_0x7f8858f63008;
L_0x7f8858d0eca0 .arith/sum 32, L_0x7f8858d0e970, L_0x7f8858d0eb50;
L_0x7f8858d0ede0 .part L_0x7f8858d0eca0, 31, 1;
L_0x7f8858d0ef00 .part o0x7f8858f32578, 0, 5;
L_0x7f8858d0efa0 .part L_0x7f8858d0ef00, 0, 1;
L_0x7f8858d0f0d0 .part o0x7f8858f32548, 2, 1;
L_0x7f8858d0f1e0 .part o0x7f8858f32548, 1, 1;
L_0x7f8858d0f4c0 .part o0x7f8858f32548, 1, 1;
L_0x7f8858d0f610 .part o0x7f8858f32548, 0, 1;
L_0x7f8858d0f920 .cmp/eq 32, v0x7f8858d09b60_0, L_0x7f8858f63050;
L_0x7f8858d0fa00 .part o0x7f8858f32548, 0, 1;
L_0x7f8858d0fb20 .part o0x7f8858f32518, 31, 1;
L_0x7f8858d0fcb0 .part o0x7f8858f32578, 31, 1;
L_0x7f8858d0ff90 .part o0x7f8858f32518, 31, 1;
L_0x7f8858d10030 .part L_0x7f8858d0eca0, 31, 1;
S_0x7f8858e0c6b0 .scope module, "immsrcdec" "immsrcdec" 3 74;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ImmSrc";
v0x7f8858d0ac20_0 .net "ALUOp", 0 0, L_0x7f8858d108f0;  1 drivers
v0x7f8858d0acd0_0 .net "ALUSrcA", 0 0, L_0x7f8858d10590;  1 drivers
v0x7f8858d0ad70_0 .net "ALUSrcB", 0 0, L_0x7f8858d10650;  1 drivers
v0x7f8858d0ae00_0 .net "Branch", 0 0, L_0x7f8858d10850;  1 drivers
v0x7f8858d0ae90_0 .net "ImmSrc", 1 0, L_0x7f8858d104f0;  1 drivers
v0x7f8858d0af30_0 .net "Jump", 0 0, L_0x7f8858d109b0;  1 drivers
v0x7f8858d0afd0_0 .net "MemWrite", 0 0, L_0x7f8858d10790;  1 drivers
v0x7f8858d0b070_0 .net "RegWrite", 0 0, L_0x7f8858d10450;  1 drivers
v0x7f8858d0b110_0 .net *"_ivl_10", 8 0, L_0x7f8858d10b50;  1 drivers
v0x7f8858d0b220_0 .var "controls", 10 0;
o0x7f8858f329f8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x7f8858d0b2d0_0 .net "op", 6 0, o0x7f8858f329f8;  0 drivers
E_0x7f8858d0abd0 .event edge, v0x7f8858d0b2d0_0;
L_0x7f8858d10450 .part L_0x7f8858d10b50, 8, 1;
L_0x7f8858d104f0 .part L_0x7f8858d10b50, 6, 2;
L_0x7f8858d10590 .part L_0x7f8858d10b50, 5, 1;
L_0x7f8858d10650 .part L_0x7f8858d10b50, 4, 1;
L_0x7f8858d10790 .part L_0x7f8858d10b50, 3, 1;
L_0x7f8858d10850 .part L_0x7f8858d10b50, 2, 1;
L_0x7f8858d108f0 .part L_0x7f8858d10b50, 1, 1;
L_0x7f8858d109b0 .part L_0x7f8858d10b50, 0, 1;
L_0x7f8858d10b50 .part v0x7f8858d0b220_0, 0, 9;
S_0x7f8858e0c820 .scope module, "testbench" "testbench" 3 271;
 .timescale 0 0;
v0x7f8858d0d740_0 .net "ALUControl", 2 0, v0x7f8858d0c1d0_0;  1 drivers
v0x7f8858d0d830_0 .net "ALUSrcA", 1 0, v0x7f8858d0c7e0_0;  1 drivers
v0x7f8858d0d8c0_0 .net "ALUSrcB", 1 0, v0x7f8858d0c890_0;  1 drivers
v0x7f8858d0d950_0 .net "AdrSrc", 0 0, v0x7f8858d0c930_0;  1 drivers
v0x7f8858d0d9e0_0 .net "IRWrite", 0 0, v0x7f8858d0cab0_0;  1 drivers
v0x7f8858d0dab0_0 .net "ImmSrc", 1 0, v0x7f8858d0cb50_0;  1 drivers
v0x7f8858d0db60_0 .net "MemWrite", 0 0, v0x7f8858d0cc00_0;  1 drivers
v0x7f8858d0dc10_0 .net "PCWrite", 0 0, L_0x7f8858d10e50;  1 drivers
v0x7f8858d0dcc0_0 .net "RegWrite", 0 0, v0x7f8858d0ce40_0;  1 drivers
v0x7f8858d0ddf0_0 .net "ResultSrc", 1 0, v0x7f8858d0cee0_0;  1 drivers
v0x7f8858d0de80_0 .var "Zero", 0 0;
v0x7f8858d0df10_0 .var "clk", 0 0;
v0x7f8858d0dfc0_0 .var "errors", 31 0;
v0x7f8858d0e050_0 .var "expected", 15 0;
v0x7f8858d0e0e0_0 .var "funct3", 2 0;
v0x7f8858d0e1b0_0 .var "funct7b5", 0 0;
v0x7f8858d0e280_0 .var "hash", 6 0;
v0x7f8858d0e410_0 .var "new_error", 0 0;
v0x7f8858d0e4a0_0 .var "op", 6 0;
v0x7f8858d0e530_0 .var "reset", 0 0;
v0x7f8858d0e5c0 .array "testvectors", 0 10000, 39 0;
v0x7f8858d0e650_0 .var "vectornum", 31 0;
E_0x7f8858d0b3b0 .event negedge, v0x7f8858d0d0e0_0;
S_0x7f8858d0b400 .scope module, "dut" "controller" 3 297, 3 95 0, S_0x7f8858e0c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7b5";
    .port_info 5 /INPUT 1 "Zero";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 2 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 2 "ResultSrc";
    .port_info 10 /OUTPUT 1 "AdrSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "IRWrite";
    .port_info 13 /OUTPUT 1 "PCWrite";
    .port_info 14 /OUTPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 1 "MemWrite";
P_0x7f8858d0b5d0 .param/l "S0_FETCH" 0 3 115, C4<0000>;
P_0x7f8858d0b610 .param/l "S10_BEQ" 0 3 125, C4<1010>;
P_0x7f8858d0b650 .param/l "S1_DECODE" 0 3 116, C4<0001>;
P_0x7f8858d0b690 .param/l "S2_MEM_ADR" 0 3 117, C4<0010>;
P_0x7f8858d0b6d0 .param/l "S3_MEM_READ" 0 3 118, C4<0011>;
P_0x7f8858d0b710 .param/l "S4_MEM_WB" 0 3 119, C4<0100>;
P_0x7f8858d0b750 .param/l "S5_MEM_WRITE" 0 3 120, C4<0101>;
P_0x7f8858d0b790 .param/l "S6_EXEC_R" 0 3 121, C4<0110>;
P_0x7f8858d0b7d0 .param/l "S7_ALUWB" 0 3 122, C4<0111>;
P_0x7f8858d0b810 .param/l "S8_EXEC_L" 0 3 123, C4<1000>;
P_0x7f8858d0b850 .param/l "S9_JAL" 0 3 124, C4<1001>;
L_0x7f8858d10da0 .functor AND 1, v0x7f8858d0ca10_0, v0x7f8858d0de80_0, C4<1>, C4<1>;
L_0x7f8858d10e50 .functor OR 1, L_0x7f8858d10da0, v0x7f8858d0cd10_0, C4<0>, C4<0>;
v0x7f8858d0c6a0_0 .net "ALUControl", 2 0, v0x7f8858d0c1d0_0;  alias, 1 drivers
v0x7f8858d0c750_0 .var "ALUOp", 1 0;
v0x7f8858d0c7e0_0 .var "ALUSrcA", 1 0;
v0x7f8858d0c890_0 .var "ALUSrcB", 1 0;
v0x7f8858d0c930_0 .var "AdrSrc", 0 0;
v0x7f8858d0ca10_0 .var "Branch", 0 0;
v0x7f8858d0cab0_0 .var "IRWrite", 0 0;
v0x7f8858d0cb50_0 .var "ImmSrc", 1 0;
v0x7f8858d0cc00_0 .var "MemWrite", 0 0;
v0x7f8858d0cd10_0 .var "PCUpdate", 0 0;
v0x7f8858d0cda0_0 .net "PCWrite", 0 0, L_0x7f8858d10e50;  alias, 1 drivers
v0x7f8858d0ce40_0 .var "RegWrite", 0 0;
v0x7f8858d0cee0_0 .var "ResultSrc", 1 0;
v0x7f8858d0cf90_0 .net "Zero", 0 0, v0x7f8858d0de80_0;  1 drivers
v0x7f8858d0d030_0 .net *"_ivl_2", 0 0, L_0x7f8858d10da0;  1 drivers
v0x7f8858d0d0e0_0 .net "clk", 0 0, v0x7f8858d0df10_0;  1 drivers
v0x7f8858d0d180_0 .net "funct3", 2 0, v0x7f8858d0e0e0_0;  1 drivers
v0x7f8858d0d310_0 .net "funct7b5", 0 0, v0x7f8858d0e1b0_0;  1 drivers
v0x7f8858d0d3a0_0 .var "next_state", 3 0;
v0x7f8858d0d430_0 .net "op", 6 0, v0x7f8858d0e4a0_0;  1 drivers
v0x7f8858d0d4c0_0 .net "reset", 0 0, v0x7f8858d0e530_0;  1 drivers
v0x7f8858d0d550_0 .var "state", 3 0;
E_0x7f8858d0bdd0 .event posedge, v0x7f8858d0d0e0_0;
E_0x7f8858d0be10 .event edge, v0x7f8858d0d4c0_0, v0x7f8858d0d550_0;
E_0x7f8858d0be50 .event edge, v0x7f8858d0d430_0;
E_0x7f8858d0bea0 .event edge, v0x7f8858d0d4c0_0, v0x7f8858d0d550_0, v0x7f8858d0d430_0;
L_0x7f8858d10c80 .part v0x7f8858d0e4a0_0, 5, 1;
S_0x7f8858d0bef0 .scope module, "alud" "aludec" 3 113, 3 47 0, S_0x7f8858d0b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0x7f8858d10bf0 .functor AND 1, v0x7f8858d0e1b0_0, L_0x7f8858d10c80, C4<1>, C4<1>;
v0x7f8858d0c1d0_0 .var "ALUControl", 2 0;
v0x7f8858d0c290_0 .net "ALUOp", 1 0, v0x7f8858d0c750_0;  1 drivers
v0x7f8858d0c340_0 .net "RtypeSub", 0 0, L_0x7f8858d10bf0;  1 drivers
v0x7f8858d0c3f0_0 .net "funct3", 2 0, v0x7f8858d0e0e0_0;  alias, 1 drivers
v0x7f8858d0c4a0_0 .net "funct7b5", 0 0, v0x7f8858d0e1b0_0;  alias, 1 drivers
v0x7f8858d0c580_0 .net "opb5", 0 0, L_0x7f8858d10c80;  1 drivers
E_0x7f8858d0c170 .event edge, v0x7f8858d0c290_0, v0x7f8858d0c3f0_0, v0x7f8858d0c340_0;
    .scope S_0x7f8858e1d280;
T_0 ;
Ewait_0 .event/or E_0x7f8858e25920, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f8858d0a3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7f8858d0a900_0;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7f8858d0a900_0;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7f8858d0a310_0;
    %load/vec4 v0x7f8858d0a470_0;
    %and;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7f8858d0a310_0;
    %load/vec4 v0x7f8858d0a470_0;
    %or;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7f8858d0a310_0;
    %load/vec4 v0x7f8858d0a470_0;
    %xor;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7f8858d0a990_0;
    %pad/u 32;
    %load/vec4 v0x7f8858d0aa20_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7f8858d0a310_0;
    %ix/getv 4, v0x7f8858d0a520_0;
    %shiftl 4;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7f8858d0a310_0;
    %ix/getv 4, v0x7f8858d0a520_0;
    %shiftr 4;
    %store/vec4 v0x7f8858d09b60_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8858e0c6b0;
T_1 ;
Ewait_1 .event/or E_0x7f8858d0abd0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f8858d0b2d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0x7f8858d0b220_0, 0, 11;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8858d0bef0;
T_2 ;
Ewait_2 .event/or E_0x7f8858d0c170, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7f8858d0c290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x7f8858d0c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v0x7f8858d0c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8858d0c1d0_0, 0, 3;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8858d0b400;
T_3 ;
Ewait_3 .event/or E_0x7f8858d0bea0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7f8858d0d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8858d0d550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.3 ;
    %load/vec4 v0x7f8858d0d430_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.4 ;
    %load/vec4 v0x7f8858d0d430_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8858d0d3a0_0, 0, 4;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8858d0b400;
T_4 ;
Ewait_4 .event/or E_0x7f8858d0be50, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7f8858d0d430_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f8858d0cb50_0, 0, 2;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8858d0b400;
T_5 ;
Ewait_5 .event/or E_0x7f8858d0be10, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0cab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0ce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0c930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0ca10_0, 0, 1;
    %load/vec4 v0x7f8858d0d4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f8858d0d550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0c930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0cab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0cd10_0, 0, 1;
    %jmp T_5.13;
T_5.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %jmp T_5.13;
T_5.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %jmp T_5.13;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0c930_0, 0, 1;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0ce40_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0c930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0cc00_0, 0, 1;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0ce40_0, 0, 1;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0cd10_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8858d0c7e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0c890_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8858d0c750_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8858d0cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0ca10_0, 0, 1;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8858d0b400;
T_6 ;
    %wait E_0x7f8858d0bdd0;
    %load/vec4 v0x7f8858d0d4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f8858d0d3a0_0;
    %assign/vec4 v0x7f8858d0d550_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8858e0c820;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0df10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0df10_0, 0, 1;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8858e0c820;
T_8 ;
    %vpi_call/w 3 309 "$dumpfile", "riscvmulticontroller.vcd" {0 0 0};
    %vpi_call/w 3 310 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8858e0c820 {0 0 0};
    %vpi_call/w 3 312 "$readmemb", "controller.tv", v0x7f8858d0e5c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8858d0e650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8858d0dfc0_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f8858d0e280_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e530_0, 0, 1;
    %delay 18, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0e530_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f8858e0c820;
T_9 ;
    %wait E_0x7f8858d0bdd0;
    %delay 1, 0;
    %ix/getv 4, v0x7f8858d0e650_0;
    %load/vec4a v0x7f8858d0e5c0, 4;
    %pad/u 28;
    %split/vec4 16;
    %store/vec4 v0x7f8858d0e050_0, 0, 16;
    %split/vec4 1;
    %store/vec4 v0x7f8858d0de80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f8858d0e1b0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x7f8858d0e0e0_0, 0, 3;
    %store/vec4 v0x7f8858d0e4a0_0, 0, 7;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8858e0c820;
T_10 ;
    %wait E_0x7f8858d0b3b0;
    %load/vec4 v0x7f8858d0e530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
    %load/vec4 v0x7f8858d0dab0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 14, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 330 "$display", "   ImmSrc = %b      Expected %b", v0x7f8858d0dab0_0, &PV<v0x7f8858d0e050_0, 14, 2> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.2 ;
    %load/vec4 v0x7f8858d0d830_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 12, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 12, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %vpi_call/w 3 334 "$display", "   ALUSrcA = %b     Expected %b", v0x7f8858d0d830_0, &PV<v0x7f8858d0e050_0, 12, 2> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.4 ;
    %load/vec4 v0x7f8858d0d8c0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 10, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 10, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %vpi_call/w 3 338 "$display", "   ALUSrcB = %b     Expected %b", v0x7f8858d0d8c0_0, &PV<v0x7f8858d0e050_0, 10, 2> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.6 ;
    %load/vec4 v0x7f8858d0ddf0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 8, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %vpi_call/w 3 342 "$display", "   ResultSrc = %b   Expected %b", v0x7f8858d0ddf0_0, &PV<v0x7f8858d0e050_0, 8, 2> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.8 ;
    %load/vec4 v0x7f8858d0d950_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %vpi_call/w 3 346 "$display", "   AdrSrc = %b       Expected %b", v0x7f8858d0d950_0, &PV<v0x7f8858d0e050_0, 7, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.10 ;
    %load/vec4 v0x7f8858d0d740_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 3, 4, 4;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 3, 4, 4;
    %pushi/vec4 7, 7, 3;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %vpi_call/w 3 350 "$display", "   ALUControl = %b Expected %b", v0x7f8858d0d740_0, &PV<v0x7f8858d0e050_0, 4, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.12 ;
    %load/vec4 v0x7f8858d0d9e0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %vpi_call/w 3 354 "$display", "   IRWrite = %b      Expected %b", v0x7f8858d0d9e0_0, &PV<v0x7f8858d0e050_0, 3, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.14 ;
    %load/vec4 v0x7f8858d0dc10_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %vpi_call/w 3 358 "$display", "   PCWrite = %b      Expected %b", v0x7f8858d0dc10_0, &PV<v0x7f8858d0e050_0, 2, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.16 ;
    %load/vec4 v0x7f8858d0dcc0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %vpi_call/w 3 362 "$display", "   RegWrite = %b     Expected %b", v0x7f8858d0dcc0_0, &PV<v0x7f8858d0e050_0, 1, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.18 ;
    %load/vec4 v0x7f8858d0db60_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %vpi_call/w 3 366 "$display", "   MemWrite = %b     Expected %b", v0x7f8858d0db60_0, &PV<v0x7f8858d0e050_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8858d0e410_0, 0, 1;
T_10.20 ;
    %load/vec4 v0x7f8858d0e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %vpi_call/w 3 371 "$display", "Error on vector %d: inputs: op = %h funct3 = %h funct7b5 = %h", v0x7f8858d0e650_0, v0x7f8858d0e4a0_0, v0x7f8858d0e0e0_0, v0x7f8858d0e1b0_0 {0 0 0};
    %load/vec4 v0x7f8858d0dfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8858d0dfc0_0, 0, 32;
T_10.22 ;
    %load/vec4 v0x7f8858d0e650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8858d0e650_0, 0, 32;
    %load/vec4 v0x7f8858d0e280_0;
    %load/vec4 v0x7f8858d0dab0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %replicate 2;
    %and;
    %load/vec4 v0x7f8858d0d830_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 12, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %replicate 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %xor;
    %load/vec4 v0x7f8858d0d8c0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 10, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %replicate 2;
    %and;
    %load/vec4 v0x7f8858d0ddf0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 3, 2;
    %cmp/ne;
    %flag_get/vec4 6;
    %replicate 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %xor;
    %load/vec4 v0x7f8858d0d950_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7f8858d0d740_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 3, 4, 4;
    %pushi/vec4 7, 7, 3;
    %cmp/ne;
    %flag_get/vec4 6;
    %replicate 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %xor;
    %load/vec4 v0x7f8858d0d9e0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7f8858d0dc10_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8858d0dcc0_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8858d0db60_0;
    %load/vec4 v0x7f8858d0e050_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %xor;
    %store/vec4 v0x7f8858d0e280_0, 0, 7;
    %load/vec4 v0x7f8858d0e280_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7f8858d0e280_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7f8858d0e280_0;
    %parti/s 1, 5, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8858d0e280_0, 0, 7;
    %ix/getv 4, v0x7f8858d0e650_0;
    %load/vec4a v0x7f8858d0e5c0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 255, 255, 8;
    %cmp/e;
    %jmp/0xz  T_10.24, 6;
    %vpi_call/w 3 378 "$display", "%d tests completed with %d errors", v0x7f8858d0e650_0, v0x7f8858d0dfc0_0 {0 0 0};
    %vpi_call/w 3 379 "$display", "hash = %h", v0x7f8858d0e280_0 {0 0 0};
    %vpi_call/w 3 380 "$finish" {0 0 0};
T_10.24 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "controller_testbench.sv";
