--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main_Code.twx Main_Code.ncd -o Main_Code.twr Main_Code.pcf
-ucf initialize.ucf

Design file:              Main_Code.ncd
Physical constraint file: Main_Code.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
TXE          |    4.589(R)|      SLOW  |   -1.089(R)|      SLOW  |CLK_IBUF_BUFG     |   0.000|
sdData_io<0> |    2.251(R)|      SLOW  |   -1.167(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<1> |    2.212(R)|      SLOW  |   -1.090(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<2> |    2.012(R)|      SLOW  |   -0.970(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<3> |    2.394(R)|      SLOW  |   -1.220(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<4> |    2.284(R)|      SLOW  |   -1.187(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<5> |    2.021(R)|      SLOW  |   -0.984(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<6> |    2.013(R)|      SLOW  |   -0.956(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<7> |    2.083(R)|      SLOW  |   -1.004(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<8> |    2.367(R)|      SLOW  |   -1.211(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<9> |    2.635(R)|      SLOW  |   -1.328(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<10>|    3.581(R)|      SLOW  |   -1.982(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<11>|    2.997(R)|      SLOW  |   -1.602(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<12>|    2.452(R)|      SLOW  |   -1.227(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<13>|    1.943(R)|      SLOW  |   -0.895(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<14>|    1.901(R)|      SLOW  |   -0.871(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<15>|    1.867(R)|      SLOW  |   -0.861(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_FT<0>   |         9.364(R)|      SLOW  |         5.093(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<1>   |         9.201(R)|      SLOW  |         4.935(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<2>   |         9.364(R)|      SLOW  |         5.093(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<3>   |         8.811(R)|      SLOW  |         4.657(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<4>   |         9.767(R)|      SLOW  |         5.326(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<5>   |         9.491(R)|      SLOW  |         5.172(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<6>   |         9.862(R)|      SLOW  |         5.446(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<7>   |         9.797(R)|      SLOW  |         5.356(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
FT_WR        |         7.904(R)|      SLOW  |         4.121(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<0>  |         7.393(F)|      SLOW  |         3.865(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<1>  |         7.825(F)|      SLOW  |         4.136(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<2>  |         7.677(F)|      SLOW  |         4.017(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<3>  |         7.751(F)|      SLOW  |         4.088(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<5>  |         8.865(F)|      SLOW  |         4.771(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<10> |         7.565(F)|      SLOW  |         3.943(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdBs_o<0>    |         7.247(F)|      SLOW  |         3.738(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdBs_o<1>    |         7.429(F)|      SLOW  |         3.873(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdCas_bo     |         7.667(F)|      SLOW  |         4.080(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdCke_o      |         6.991(F)|      SLOW  |         3.585(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<0> |         9.049(F)|      SLOW  |         3.792(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<1> |         8.938(F)|      SLOW  |         4.019(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<2> |         8.938(F)|      SLOW  |         3.923(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<3> |         8.514(F)|      SLOW  |         3.775(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<4> |         8.510(F)|      SLOW  |         4.476(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<5> |         9.071(F)|      SLOW  |         4.897(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<6> |         8.908(F)|      SLOW  |         3.914(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<7> |         7.907(F)|      SLOW  |         4.058(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<8> |         7.841(F)|      SLOW  |         4.064(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<9> |         7.841(F)|      SLOW  |         4.038(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<10>|        10.926(F)|      SLOW  |         5.989(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<11>|         9.122(F)|      SLOW  |         4.845(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<12>|         9.122(F)|      SLOW  |         4.845(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<13>|         8.001(F)|      SLOW  |         4.134(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<14>|         8.001(F)|      SLOW  |         4.134(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<15>|         8.008(F)|      SLOW  |         4.167(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdDqmh_o     |         7.437(F)|      SLOW  |         3.904(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdDqml_o     |         7.653(F)|      SLOW  |         4.092(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdRas_bo     |         7.318(F)|      SLOW  |         3.764(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdWe_bo      |         7.683(F)|      SLOW  |         4.091(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.167|    3.590|    3.700|    6.104|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK            |sdClock_o      |    9.052|
---------------+---------------+---------+


Analysis completed Fri Jun 19 18:05:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



