# VxE CU downstream traffic control testbench


+define+TRACE_FILE="tb_vxe_mem_hub_cu_ds.vcd"
+timescale+1us/100ns
${VXENGINE_HOME}/hw/fifo/src/vxe_fifo.v
src/vxe_mem_hub_cu_ds.v
tb/tb_vxe_mem_hub_cu_ds.v
