Classic Timing Analyzer report for sisau
Sun Apr 21 20:43:52 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzon_1'
  8. Clock Setup: 'senzor_5'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.371 ns                         ; senzor_2                           ; Logica_miscare:inst6|dreapta       ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 35.550 ns                        ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1                           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.562 ns                        ; senzon_1                           ; B_IN4_D1                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.837 ns                        ; buton_selectie                     ; debouncing:inst5|inst              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 128.98 MHz ( period = 7.753 ns ) ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 205.76 MHz ( period = 4.860 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 205.76 MHz ( period = 4.860 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; clk        ; clk      ; 10           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                    ;            ;          ; 10           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 128.98 MHz ( period = 7.753 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 147.69 MHz ( period = 6.771 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 244.32 MHz ( period = 4.093 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 273.67 MHz ( period = 3.654 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; 339.44 MHz ( period = 2.946 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.132 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 205.76 MHz ( period = 4.860 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.486 ns                ;
; N/A   ; 209.64 MHz ( period = 4.770 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 210.97 MHz ( period = 4.740 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.335 ns                ;
; N/A   ; 211.15 MHz ( period = 4.736 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.372 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 212.49 MHz ( period = 4.706 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 212.86 MHz ( period = 4.698 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.526 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.280 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 217.39 MHz ( period = 4.600 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 218.63 MHz ( period = 4.574 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 218.72 MHz ( period = 4.572 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 218.72 MHz ( period = 4.572 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 218.82 MHz ( period = 4.570 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; 218.87 MHz ( period = 4.569 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 220.07 MHz ( period = 4.544 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 222.82 MHz ( period = 4.488 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 223.71 MHz ( period = 4.470 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; 223.86 MHz ( period = 4.467 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 225.28 MHz ( period = 4.439 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.246 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 228.57 MHz ( period = 4.375 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.964 ns                ;
; N/A   ; 230.79 MHz ( period = 4.333 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; 231.48 MHz ( period = 4.320 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 232.34 MHz ( period = 4.304 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 233.97 MHz ( period = 4.274 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 234.96 MHz ( period = 4.256 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 238.27 MHz ( period = 4.197 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 245.64 MHz ( period = 4.071 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 277.01 MHz ( period = 3.610 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.983 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 205.76 MHz ( period = 4.860 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.486 ns                ;
; N/A   ; 209.64 MHz ( period = 4.770 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 210.97 MHz ( period = 4.740 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.335 ns                ;
; N/A   ; 211.15 MHz ( period = 4.736 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.372 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 212.49 MHz ( period = 4.706 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 212.86 MHz ( period = 4.698 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.526 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.280 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 217.39 MHz ( period = 4.600 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 218.63 MHz ( period = 4.574 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 218.72 MHz ( period = 4.572 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 218.72 MHz ( period = 4.572 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 218.82 MHz ( period = 4.570 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; 218.87 MHz ( period = 4.569 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 220.07 MHz ( period = 4.544 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 222.82 MHz ( period = 4.488 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 223.71 MHz ( period = 4.470 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; 223.86 MHz ( period = 4.467 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 225.28 MHz ( period = 4.439 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.246 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 228.57 MHz ( period = 4.375 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.964 ns                ;
; N/A   ; 230.79 MHz ( period = 4.333 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; 231.48 MHz ( period = 4.320 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 232.34 MHz ( period = 4.304 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 233.97 MHz ( period = 4.274 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 234.96 MHz ( period = 4.256 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 238.27 MHz ( period = 4.197 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 245.64 MHz ( period = 4.071 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 277.01 MHz ( period = 3.610 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.983 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------------------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                           ; To Clock ;
+-------+--------------+------------+------------------+------------------------------+----------+
; N/A   ; None         ; 5.371 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 5.136 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 5.011 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 4.776 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 4.545 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 4.185 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A   ; None         ; -10.404 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A   ; None         ; -10.571 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
+-------+--------------+------------+------------------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 35.550 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.231 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.224 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.905 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.713 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.394 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.367 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.048 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.030 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.027 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.711 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.708 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.005 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.005 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.686 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.686 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.977 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 28.918 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 28.559 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 28.537 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 28.307 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 28.121 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 27.564 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 27.546 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 27.027 ns  ; START_STOP:inst15|inst                        ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 27.027 ns  ; START_STOP:inst15|inst                        ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 26.769 ns  ; START_STOP:inst15|inst                        ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 26.759 ns  ; START_STOP:inst15|inst                        ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 26.417 ns  ; START_STOP:inst15|inst                        ; START_STOP          ; clk        ;
; N/A                                     ; None                                                ; 21.981 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 21.971 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 21.100 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 21.100 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 19.395 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.261 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.233 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.233 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.099 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.071 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.069 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.036 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.935 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.907 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.907 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.874 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.773 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.745 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.710 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.548 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.558 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.424 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.396 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.396 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.262 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.241 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.234 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.212 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.199 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.153 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.150 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.119 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.116 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.079 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.078 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.066 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.050 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.050 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.037 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.991 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.988 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.985 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.982 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.957 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.957 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.954 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.954 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.916 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.915 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.904 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.888 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.868 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.865 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.853 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.847 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.844 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.823 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.820 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.795 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.792 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.753 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.750 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.740 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.706 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.703 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.691 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.685 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.682 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.588 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.578 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.552 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.549 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.424 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.390 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.387 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.262 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.143 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A                                     ; None                                                ; 16.128 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.128 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.094 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.094 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.966 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.966 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.960 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.960 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.843 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.843 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.822 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.822 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.798 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.798 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.792 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.783 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A                                     ; None                                                ; 15.770 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.770 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.681 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.681 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.660 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.660 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.630 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.594 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.591 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.527 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.527 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.466 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.432 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.429 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.406 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A                                     ; None                                                ; 15.365 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.365 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.304 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.228 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.207 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.066 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.045 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.015 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A                                     ; None                                                ; 14.912 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.882 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.861 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.750 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.720 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.699 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.569 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.569 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.566 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.407 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.407 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.404 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.954 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.792 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.738 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A                                     ; None                                                ; 13.608 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.605 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A                                     ; None                                                ; 13.446 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.329 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A                                     ; None                                                ; 13.004 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A                                     ; None                                                ; 12.619 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.414 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.293 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.088 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.028 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.823 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.793 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.702 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.588 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.497 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.467 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.262 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.155 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]                ; clk        ;
; N/A                                     ; None                                                ; 11.067 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.940 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]                ; clk        ;
; N/A                                     ; None                                                ; 10.862 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.841 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.838 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.721 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.619 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]                ; clk        ;
; N/A                                     ; None                                                ; 10.516 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.476 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.271 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.250 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.247 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.241 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.202 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]                ; clk        ;
; N/A                                     ; None                                                ; 10.130 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.036 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.015 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.012 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_4   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.562 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 16.236 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 15.948 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 15.910 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 15.907 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 15.622 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 15.296 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 15.293 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 14.885 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 14.885 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 14.471 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 14.367 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.271 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 14.271 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 14.125 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 14.041 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.857 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 13.692 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.586 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.583 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.511 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 13.366 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.159 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.156 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 12.915 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 12.912 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 12.517 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.454 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.454 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.388 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.171 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.122 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.122 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.042 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 11.886 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.886 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 10.054 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 9.728 ns        ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 8.502 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 8.156 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                           ; To Clock ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; N/A           ; None        ; 10.837 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; 10.670 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A           ; None        ; -3.203 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -3.321 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -3.794 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -3.912 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -4.029 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -4.147 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
+---------------+-------------+-----------+------------------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 21 20:43:51 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 128.98 MHz between source register "generator_semnalPWM:inst12|inst15" and destination register "generator_semnalPWM:inst12|inst15" (period= 7.753 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y7_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.988 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.597 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.460 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.088 ns) + CELL(0.970 ns) = 5.518 ns; Loc. = LCFF_X13_Y7_N21; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: 4: + IC(0.481 ns) + CELL(0.615 ns) = 6.614 ns; Loc. = LCCOMB_X13_Y7_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 5: + IC(0.317 ns) + CELL(0.666 ns) = 7.597 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 4.321 ns ( 56.88 % )
            Info: Total interconnect delay = 3.276 ns ( 43.12 % )
        Info: - Longest clock path from clock "clk" to source register is 14.585 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.460 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.088 ns) + CELL(0.970 ns) = 5.518 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.721 ns) + CELL(0.370 ns) = 6.609 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.337 ns) + CELL(0.970 ns) = 7.916 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 6: + IC(0.474 ns) + CELL(0.624 ns) = 9.014 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.343 ns) + CELL(0.970 ns) = 10.327 ns; Loc. = LCFF_X14_Y7_N27; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.481 ns) + CELL(0.577 ns) = 11.385 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.379 ns) + CELL(0.370 ns) = 12.134 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(1.098 ns) + CELL(0.370 ns) = 13.602 ns; Loc. = LCCOMB_X13_Y7_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 11: + IC(0.317 ns) + CELL(0.666 ns) = 14.585 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 7.957 ns ( 54.56 % )
            Info: Total interconnect delay = 6.628 ns ( 45.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 205.76 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[2]" (period= 4.86 ns)
    Info: + Longest register to register delay is 3.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X14_Y11_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.534 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~4'
        Info: 4: + IC(0.713 ns) + CELL(0.370 ns) = 2.617 ns; Loc. = LCCOMB_X15_Y11_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~19'
        Info: 5: + IC(0.663 ns) + CELL(0.206 ns) = 3.486 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.703 ns ( 48.85 % )
        Info: Total interconnect delay = 1.783 ns ( 51.15 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.366 ns) = 5.396 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.517 ns ( 28.11 % )
            Info: Total interconnect delay = 3.879 ns ( 71.89 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.398 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.389 ns) + CELL(0.366 ns) = 5.398 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 28.10 % )
            Info: Total interconnect delay = 3.881 ns ( 71.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.372 ns
Info: Clock "senzor_5" has Internal fmax of 205.76 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[2]" (period= 4.86 ns)
    Info: + Longest register to register delay is 3.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X14_Y11_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.534 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~4'
        Info: 4: + IC(0.713 ns) + CELL(0.370 ns) = 2.617 ns; Loc. = LCCOMB_X15_Y11_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~19'
        Info: 5: + IC(0.663 ns) + CELL(0.206 ns) = 3.486 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.703 ns ( 48.85 % )
        Info: Total interconnect delay = 1.783 ns ( 51.15 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.558 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.383 ns) + CELL(0.366 ns) = 2.684 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.805 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.366 ns) = 5.558 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.667 ns ( 29.99 % )
            Info: Total interconnect delay = 3.891 ns ( 70.01 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.560 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.383 ns) + CELL(0.366 ns) = 2.684 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.805 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.389 ns) + CELL(0.366 ns) = 5.560 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 29.98 % )
            Info: Total interconnect delay = 3.893 ns ( 70.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.372 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst12|inst15" and destination pin or register "generator_semnalPWM:inst12|inst15" for clock "clk" (Hold time is 6.489 ns)
    Info: + Largest clock skew is 6.988 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.585 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.460 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.088 ns) + CELL(0.970 ns) = 5.518 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.721 ns) + CELL(0.370 ns) = 6.609 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.337 ns) + CELL(0.970 ns) = 7.916 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 6: + IC(0.474 ns) + CELL(0.624 ns) = 9.014 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.343 ns) + CELL(0.970 ns) = 10.327 ns; Loc. = LCFF_X14_Y7_N27; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.481 ns) + CELL(0.577 ns) = 11.385 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.379 ns) + CELL(0.370 ns) = 12.134 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(1.098 ns) + CELL(0.370 ns) = 13.602 ns; Loc. = LCCOMB_X13_Y7_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 11: + IC(0.317 ns) + CELL(0.666 ns) = 14.585 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 7.957 ns ( 54.56 % )
            Info: Total interconnect delay = 6.628 ns ( 45.44 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.597 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.460 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.088 ns) + CELL(0.970 ns) = 5.518 ns; Loc. = LCFF_X13_Y7_N21; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: 4: + IC(0.481 ns) + CELL(0.615 ns) = 6.614 ns; Loc. = LCCOMB_X13_Y7_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 5: + IC(0.317 ns) + CELL(0.666 ns) = 7.597 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 4.321 ns ( 56.88 % )
            Info: Total interconnect delay = 3.276 ns ( 43.12 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y7_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.371 ns
    Info: + Longest pin to register delay is 7.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(5.718 ns) + CELL(0.366 ns) = 7.029 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 18.65 % )
        Info: Total interconnect delay = 5.718 ns ( 81.35 % )
    Info: + Micro setup delay of destination is 1.224 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(0.976 ns) + CELL(0.370 ns) = 2.291 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.882 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 52.78 % )
        Info: Total interconnect delay = 1.361 ns ( 47.22 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[0]" is 35.550 ns
    Info: + Longest clock path from clock "clk" to source register is 23.041 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.460 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.636 ns) + CELL(0.970 ns) = 5.066 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.407 ns) + CELL(0.970 ns) = 6.443 ns; Loc. = LCFF_X8_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.140 ns) + CELL(0.970 ns) = 9.553 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.082 ns) + CELL(0.970 ns) = 11.605 ns; Loc. = LCFF_X25_Y7_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.689 ns) + CELL(0.970 ns) = 13.264 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.073 ns) + CELL(0.970 ns) = 15.307 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.611 ns) + CELL(0.970 ns) = 16.888 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.403 ns) + CELL(0.970 ns) = 18.261 ns; Loc. = LCFF_X19_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.444 ns) + CELL(0.623 ns) = 19.328 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(2.205 ns) + CELL(0.000 ns) = 21.533 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.842 ns) + CELL(0.666 ns) = 23.041 ns; Loc. = LCFF_X15_Y11_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 11.119 ns ( 48.26 % )
        Info: Total interconnect delay = 11.922 ns ( 51.74 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.205 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.480 ns) + CELL(0.505 ns) = 0.985 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.373 ns) + CELL(0.370 ns) = 1.728 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(1.072 ns) + CELL(0.651 ns) = 3.451 ns; Loc. = LCCOMB_X15_Y11_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~6'
        Info: 5: + IC(1.779 ns) + CELL(0.651 ns) = 5.881 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
        Info: 6: + IC(3.088 ns) + CELL(3.236 ns) = 12.205 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.413 ns ( 44.35 % )
        Info: Total interconnect delay = 6.792 ns ( 55.65 % )
Info: Longest tpd from source pin "senzon_1" to destination pin "B_IN4_D1" is 16.562 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
    Info: 2: + IC(6.277 ns) + CELL(0.624 ns) = 7.846 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(1.768 ns) + CELL(0.624 ns) = 10.238 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
    Info: 4: + IC(3.088 ns) + CELL(3.236 ns) = 16.562 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.429 ns ( 32.78 % )
    Info: Total interconnect delay = 11.133 ns ( 67.22 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 10.837 ns
    Info: + Longest clock path from clock "clk" to destination register is 17.957 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.460 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.636 ns) + CELL(0.970 ns) = 5.066 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.407 ns) + CELL(0.970 ns) = 6.443 ns; Loc. = LCFF_X8_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.140 ns) + CELL(0.970 ns) = 9.553 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.082 ns) + CELL(0.970 ns) = 11.605 ns; Loc. = LCFF_X25_Y7_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.689 ns) + CELL(0.970 ns) = 13.264 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.073 ns) + CELL(0.970 ns) = 15.307 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.611 ns) + CELL(0.970 ns) = 16.888 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.403 ns) + CELL(0.666 ns) = 17.957 ns; Loc. = LCFF_X19_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 53.05 % )
        Info: Total interconnect delay = 8.431 ns ( 46.95 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(6.177 ns) + CELL(0.206 ns) = 7.318 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.426 ns; Loc. = LCFF_X19_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 16.82 % )
        Info: Total interconnect delay = 6.177 ns ( 83.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Sun Apr 21 20:43:52 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


