# About Me
- üëã Hi, I‚Äôm Shree Ganesh, I am Currently pursuing Masters in Computer Engineering.
- üëÄ I‚Äôm interested in Hardware Security, Verilog, FPGAs, MCUs, SOCs, ICs, Embedded programming.
- üå± I‚Äôm currently learning UVM, System Verilog, Computer Architecture, Cyber Physical Systems Security, Communication Protocols.
- üíûÔ∏è I‚Äôm looking to collaborate on various FPGA projects
- üì© [contact me](mailto:shreeganeshwooradi@gmail.com?subject=Meeting%20Request&body=Hi%20Shree%20Ganesh,%0A%0AIwould%20like%20to%20schedule%20a%20meeting%20with%20you.%20Could%20we%20discuss%20availability%3F%0A%0AKind%20regards,%0A[Your%20Name]) 

<p>
<a href="https://github.com/shreegw" target="_blank"><img alt="Github" 
src="https://img.shields.io/badge/GitHub-%2312100E.svg?&style=for-the-badge&logo=Github&logoColor=white" /></a> <a  
href="https://www.linkedin.com/in/shree-ganesh-wooradi" target="_blank"><img alt="LinkedIn" 
src="https://img.shields.io/badge/linkedin-%2312100E.svg?&style=for-the-badge&logo=linkedin&logoColor=blue" /></a> <a
href="https://hdlbits.01xz.net/wiki/Special:VlgStats/DE9DF9878C44079" target="_blank"><img alt="HDLBits" 
src="https://hdlbits.01xz.net/images/logo270.png" width=90 height=30 /></a> 

</p>

# Verilog and FPGA Projects

- [HDLBits Solutions](https://github.com/shreegw/HDLBits-Solutions)
- [Air Conditioner Controller using FPGA ](https://github.com/shreegw/FPGA-Thermostat-Controller) 
- [RISC V Processor ISA ](https://github.com/shreegw/RISC-V-Projects)
- [Hamming Code (7,4) ](https://github.com/shreegw/Verilog-and-Projects/tree/main/4.%20Hamming%20(7%2C4)) 
- [Artihmetic Adders and Subtractors](https://github.com/shreegw/Verilog-and-Projects/tree/main/1.%20Adder%2C%20RCA%2C%20Subtractor)
- [Up Down Counter with Seven Segment Display](https://github.com/shreegw/Verilog-and-Projects/tree/main/2.%20Up-Down%20Counter%20)
- [n-bit Pseudo Random Number Generator](https://github.com/shreegw/Verilog-and-Projects/tree/main/3.%2016%20Bit%20LFSR%20PRNG)
- [Booth's Multiplier Algorithm](https://github.com/shreegw/Verilog-and-Projects/tree/main/5.%20Booth's%20Multiplier)
- [AES Encryption Algorithm](https://github.com/shreegw/Verilog-Projects/tree/main/6.%20AES-128%20Encryption)

# Machine Learning Projects
- [Automatic Attendance System using Computer Vision](https://github.com/shreegw/Face-Recognition-project)
- [Image Dehazing using Matlab]()

# Computer Organization and Architecture simulations and projects
- [Ripple Carry Adder Delay Simulation using C++](https://github.com/shreegw/RippleCarryAdder-DelaySimulation)
- [Booth's Multiplier Algorithm in verilog](https://github.com/shreegw/Verilog-and-Projects/tree/main/5.%20Booth's%20Multiplier)

# Misc. Projects
- [PCB Design Projects](https://github.com/shreegw/PCB-Design)

  


<!---
shreegw/shreegw is a ‚ú® special ‚ú® repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
