m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/fourBitAdderUsingFullAdder_tb
valuOperations
Z0 !s110 1604991476
!i10b 1
!s100 H@HJ[X7KCkI<8QaIa?YB;2
IRILaD_;P0IHI_jdBXB;@I1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/sriram/Documents/Verilog/aluOperations_tb
w1604991474
8/home/sriram/Documents/Verilog/aluOperations_tb/aluOperations.v
F/home/sriram/Documents/Verilog/aluOperations_tb/aluOperations.v
L0 5
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1604991476.000000
!s107 /home/sriram/Documents/Verilog/aluOperations_tb/aluOperations.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/aluOperations_tb/aluOperations.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nalu@operations
valuOperations_tb
R0
!i10b 1
!s100 SR1HeQznA7KL^m`fGDAhn3
I?20AD5FjYN4kcV@O>48k11
R1
R2
w1604988504
8/home/sriram/Documents/Verilog/aluOperations_tb/aluOperations_tb.v
F/home/sriram/Documents/Verilog/aluOperations_tb/aluOperations_tb.v
L0 5
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/aluOperations_tb/aluOperations_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/aluOperations_tb/aluOperations_tb.v|
!i113 1
R5
R6
nalu@operations_tb
