var pairs =
{
"eclkdel":{"hdl":1,"del0":1,"attribute":1,"string":1,"pin_type":1,"input_vector":1,"signal_name":1,"del1":1,"del2":1,"written":1,"attributes":1}
,"hdl":{"attribute":1}
,"used":{"clock":1}
,"clock":{"eclkdel":1}
,"attribute":{"may":1,"belongs":1,"eclkdel":1,"pin_type":1,"load":1}
,"may":{"placed":1}
,"placed":{"input":1}
,"input":{"ddr":1,"load":1}
,"ddr":{"registers":1,"instances":1}
,"registers":{"specifying":1}
,"specifying":{"cycle":1}
,"cycle":{"stealing":1}
,"stealing":{"attribute":1}
,"belongs":{"ddr":1}
,"related":{"attributes":1}
,"device":{"support":1}
,"latticesc":{"latticexp":1}
,"latticexp":{"latticeecp":1}
,"vhdl":{"syntax":1,"example":1}
,"string":{"attribute":1}
,"pin_type":{"signal":1,"eclkdel":1,"synthesis":1}
,"signal":{"signal_name":1,"del0":1}
,"example":{"code":1,"eclkdel":1}
,"input_vector":{"signal":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"load":{"eclkdel":1,"synthesis":1}
,"pintype":{"pin_type":1}
,"synthesis":{"eclkdel":1}
,"written":{"preference":1}
,"preference":{".prf":1,"file":1,"post-map":1}
,".prf":{"file":1}
,"attributes":{"appear":1,"hdl":1}
,"appear":{"written":1}
,"file":{"clkdelay":1}
,"clkdelay":{"logical":1,"cell":1}
,"logical":{"preference":1}
,"post-map":{"phase":1}
,"cell":{"eclkdel0":1}
,"eclkdel0":{"del0":1}
,"adding":{"fpga":1}
,"fpga":{"attributes":1}
}
;Search.control.loadWordPairs(pairs);
