SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan3
SET_PREFERENCE device xc3s200
SET_PREFERENCE speedgrade -4
SET_PREFERENCE package ft256
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/FFT_IP/
SET_PREFERENCE workingdirectory C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/FFT_IP/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/FFT_IP/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/FFT_IP/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name FFT
SET_PARAMETER channels 1
SET_PARAMETER transform_length 65536
SET_PARAMETER target_clock_frequency 80
SET_PARAMETER implementation_options pipelined_streaming_io
SET_PARAMETER target_data_throughput 50
SET_PARAMETER run_time_configurable_transform_length true
SET_PARAMETER data_format fixed_point
SET_PARAMETER input_width 14
SET_PARAMETER phase_factor_width 14
SET_PARAMETER scaling_options unscaled
SET_PARAMETER rounding_modes convergent_rounding
SET_PARAMETER ce true
SET_PARAMETER sclr false
SET_PARAMETER ovflo false
SET_PARAMETER input_data_offset no_offset
SET_PARAMETER output_ordering natural_order
SET_PARAMETER cyclic_prefix_insertion false
SET_PARAMETER memory_options_data block_ram
SET_PARAMETER memory_options_phase_factors block_ram
SET_PARAMETER memory_options_reorder block_ram
SET_PARAMETER number_of_stages_using_block_ram_for_data_and_phase_factors 9
SET_PARAMETER memory_options_hybrid false
SET_PARAMETER complex_mult_type use_luts
SET_PARAMETER butterfly_type use_luts
SET_CORE_NAME Fast Fourier Transform
SET_CORE_VERSION 7.1
SET_CORE_VLNV xilinx.com:ip:xfft:7.1
SET_CORE_CLASS com.xilinx.ip.xfft_v7_1.xfft_v7_1
SET_CORE_PATH C:/Programy/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xfft_v7_1
SET_CORE_GUIPATH C:/Programy/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xfft_v7_1/gui/xfft_v7_1.tcl
SET_CORE_DATASHEET C:\Programy\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xfft_v7_1\doc\xfft_ds260.pdf
ADD_CORE_DOCUMENT <C:\Programy\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xfft_v7_1\doc\xfft_v7_1_readme.txt><xfft_v7_1_readme.txt>
ADD_CORE_DOCUMENT <C:\Programy\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xfft_v7_1\doc\xfft_v7_1_vinfo.html><xfft_v7_1_vinfo.html>
ADD_CORE_DOCUMENT <C:\Programy\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xfft_v7_1\doc\xfft_ds260.pdf><xfft_ds260.pdf>
