// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/23/2020 12:40:17"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module video_processor (
	clk,
	clk_pixel,
	clk_en,
	reset,
	dataA,
	dataB,
	R,
	G,
	B,
	out_printtingScreen,
	out_hsync,
	out_vsync);
input 	clk;
input 	clk_pixel;
input 	clk_en;
input 	reset;
input 	[31:0] dataA;
input 	[31:0] dataB;
output 	[2:0] R;
output 	[2:0] G;
output 	[2:0] B;
output 	out_printtingScreen;
output 	out_hsync;
output 	out_vsync;

// Design Ports Information
// clk_en	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[15]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[16]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[17]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[18]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[20]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[21]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[22]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[23]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[24]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[25]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[26]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[27]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[28]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[29]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[30]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[31]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[10]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[12]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[14]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[16]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[17]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[18]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[19]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[20]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[21]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[22]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[23]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[24]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[25]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[26]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[27]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[28]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[29]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[30]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[31]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_printtingScreen	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_hsync	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_vsync	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[13]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[10]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[11]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[12]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_pixel	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[8]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[4]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[8]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[6]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[5]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[0]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ConsoleFPGA_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \clk_en~input_o ;
wire \dataA[14]~input_o ;
wire \dataA[15]~input_o ;
wire \dataA[16]~input_o ;
wire \dataA[17]~input_o ;
wire \dataA[18]~input_o ;
wire \dataA[19]~input_o ;
wire \dataA[20]~input_o ;
wire \dataA[21]~input_o ;
wire \dataA[22]~input_o ;
wire \dataA[23]~input_o ;
wire \dataA[24]~input_o ;
wire \dataA[25]~input_o ;
wire \dataA[26]~input_o ;
wire \dataA[27]~input_o ;
wire \dataA[28]~input_o ;
wire \dataA[29]~input_o ;
wire \dataA[30]~input_o ;
wire \dataA[31]~input_o ;
wire \dataB[9]~input_o ;
wire \dataB[10]~input_o ;
wire \dataB[11]~input_o ;
wire \dataB[12]~input_o ;
wire \dataB[13]~input_o ;
wire \dataB[14]~input_o ;
wire \dataB[15]~input_o ;
wire \dataB[16]~input_o ;
wire \dataB[17]~input_o ;
wire \dataB[18]~input_o ;
wire \dataB[19]~input_o ;
wire \dataB[20]~input_o ;
wire \dataB[21]~input_o ;
wire \dataB[22]~input_o ;
wire \dataB[23]~input_o ;
wire \dataB[24]~input_o ;
wire \dataB[25]~input_o ;
wire \dataB[26]~input_o ;
wire \dataB[27]~input_o ;
wire \dataB[28]~input_o ;
wire \dataB[29]~input_o ;
wire \dataB[30]~input_o ;
wire \dataB[31]~input_o ;
wire \dataA[13]~input_o ;
wire \dataA[9]~input_o ;
wire \dataA[10]~input_o ;
wire \dataA[11]~input_o ;
wire \dataA[12]~input_o ;
wire \R[0]~output_o ;
wire \R[1]~output_o ;
wire \R[2]~output_o ;
wire \G[0]~output_o ;
wire \G[1]~output_o ;
wire \G[2]~output_o ;
wire \B[0]~output_o ;
wire \B[1]~output_o ;
wire \B[2]~output_o ;
wire \out_printtingScreen~output_o ;
wire \out_hsync~output_o ;
wire \out_vsync~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \clk_pixel~input_o ;
wire \clk_pixel~inputclkctrl_outclk ;
wire \full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr1~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|next[4]~5_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|next[1]~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Equal2~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Equal2~5_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ;
wire \full_print_module_inst|printModule_inst|Selector1~1_combout ;
wire \full_print_module_inst|printModule_inst|state.SPRITE~q ;
wire \dataB[0]~input_o ;
wire \VGA_sync_inst|Add0~0_combout ;
wire \VGA_sync_inst|Add0~1 ;
wire \VGA_sync_inst|Add0~2_combout ;
wire \VGA_sync_inst|Add0~3 ;
wire \VGA_sync_inst|Add0~4_combout ;
wire \VGA_sync_inst|Add0~5 ;
wire \VGA_sync_inst|Add0~6_combout ;
wire \VGA_sync_inst|Add0~7 ;
wire \VGA_sync_inst|Add0~8_combout ;
wire \VGA_sync_inst|Add0~9 ;
wire \VGA_sync_inst|Add0~10_combout ;
wire \VGA_sync_inst|pixel_x~2_combout ;
wire \VGA_sync_inst|Add0~11 ;
wire \VGA_sync_inst|Add0~12_combout ;
wire \VGA_sync_inst|Add0~13 ;
wire \VGA_sync_inst|Add0~14_combout ;
wire \VGA_sync_inst|Add0~15 ;
wire \VGA_sync_inst|Add0~17 ;
wire \VGA_sync_inst|Add0~18_combout ;
wire \VGA_sync_inst|pixel_x~1_combout ;
wire \VGA_sync_inst|Equal0~0_combout ;
wire \VGA_sync_inst|Equal4~0_combout ;
wire \VGA_sync_inst|Equal4~1_combout ;
wire \VGA_sync_inst|Add0~16_combout ;
wire \VGA_sync_inst|pixel_x~0_combout ;
wire \VGA_sync_inst|pixel_y[0]~24_combout ;
wire \VGA_sync_inst|pixel_y[1]~8_combout ;
wire \VGA_sync_inst|pixel_y[1]~9 ;
wire \VGA_sync_inst|pixel_y[2]~10_combout ;
wire \VGA_sync_inst|pixel_y[2]~11 ;
wire \VGA_sync_inst|pixel_y[3]~12_combout ;
wire \VGA_sync_inst|pixel_y[3]~13 ;
wire \VGA_sync_inst|pixel_y[4]~14_combout ;
wire \VGA_sync_inst|pixel_y[4]~15 ;
wire \VGA_sync_inst|pixel_y[5]~16_combout ;
wire \VGA_sync_inst|pixel_y[5]~17 ;
wire \VGA_sync_inst|pixel_y[6]~18_combout ;
wire \VGA_sync_inst|pixel_y[6]~19 ;
wire \VGA_sync_inst|pixel_y[7]~20_combout ;
wire \VGA_sync_inst|pixel_y[7]~21 ;
wire \VGA_sync_inst|pixel_y[8]~22_combout ;
wire \VGA_sync_inst|LessThan1~0_combout ;
wire \VGA_sync_inst|video_enable~0_combout ;
wire \full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout ;
wire \full_print_module_inst|printModule_inst|out_printtingScreen~q ;
wire \full_print_module_inst|printtingScreen~feeder_combout ;
wire \full_print_module_inst|printtingScreen~q ;
wire \controlUnit_inst|state.PRONTO~feeder_combout ;
wire \controlUnit_inst|state.PRONTO~q ;
wire \controlUnit_inst|Selector0~0_combout ;
wire \controlUnit_inst|new_instruction~feeder_combout ;
wire \controlUnit_inst|new_instruction~q ;
wire \controlUnit_inst|new_instruction~clkctrl_outclk ;
wire \decorderInstruction_inst|out_data[0]~feeder_combout ;
wire \registerFile_inst|reg0[0]~feeder_combout ;
wire \controlUnit_inst|register_wr~0_combout ;
wire \controlUnit_inst|register_wr~q ;
wire \dataA[4]~input_o ;
wire \dataA[3]~input_o ;
wire \dataA[2]~input_o ;
wire \dataA[1]~input_o ;
wire \dataA[0]~input_o ;
wire \decorderInstruction_inst|Decoder0~0_combout ;
wire \decorderInstruction_inst|Selector15~0_combout ;
wire \dataA[6]~input_o ;
wire \decorderInstruction_inst|Selector13~0_combout ;
wire \decorderInstruction_inst|out_register[2]~feeder_combout ;
wire \dataA[7]~input_o ;
wire \decorderInstruction_inst|Selector12~0_combout ;
wire \decorderInstruction_inst|out_register[3]~feeder_combout ;
wire \dataA[5]~input_o ;
wire \decorderInstruction_inst|Selector14~0_combout ;
wire \dataA[8]~input_o ;
wire \decorderInstruction_inst|Selector11~0_combout ;
wire \decorderInstruction_inst|out_register[4]~feeder_combout ;
wire \registerFile_inst|reg0[8]~0_combout ;
wire \registerFile_inst|reg0[8]~1_combout ;
wire \registerFile_inst|readData[0]~4_combout ;
wire \dataB[5]~input_o ;
wire \decorderInstruction_inst|out_data[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~3_combout ;
wire \dataB[8]~input_o ;
wire \decorderInstruction_inst|out_data[8]~feeder_combout ;
wire \registerFile_inst|reg0[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~0_combout ;
wire \dataB[6]~input_o ;
wire \decorderInstruction_inst|out_data[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~2_combout ;
wire \dataB[7]~input_o ;
wire \decorderInstruction_inst|out_data[7]~feeder_combout ;
wire \registerFile_inst|readData[7]~1_combout ;
wire \full_print_module_inst|printModule_inst|Equal0~0_combout ;
wire \dataB[2]~input_o ;
wire \decorderInstruction_inst|out_data[2]~feeder_combout ;
wire \registerFile_inst|reg0[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~7_combout ;
wire \dataB[4]~input_o ;
wire \decorderInstruction_inst|out_data[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~5_combout ;
wire \dataB[3]~input_o ;
wire \decorderInstruction_inst|out_data[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~6_combout ;
wire \dataB[1]~input_o ;
wire \decorderInstruction_inst|out_data[1]~feeder_combout ;
wire \registerFile_inst|reg0[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~8_combout ;
wire \full_print_module_inst|printModule_inst|Equal0~1_combout ;
wire \full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ;
wire \full_print_module_inst|printModule_inst|state.AGUARDO~q ;
wire \full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout ;
wire \full_print_module_inst|printModule_inst|state.AGUARDO_2~q ;
wire \full_print_module_inst|printModule_inst|Selector0~0_combout ;
wire \VGA_sync_inst|video_enable~1_combout ;
wire \full_print_module_inst|printModule_inst|Selector0~1_combout ;
wire \full_print_module_inst|printModule_inst|state.RECEBE~q ;
wire \full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ;
wire \full_print_module_inst|printModule_inst|state.PROCESSA~q ;
wire \full_print_module_inst|printModule_inst|Selector1~0_combout ;
wire \full_print_module_inst|printModule_inst|Selector35~0_combout ;
wire \full_print_module_inst|printModule_inst|Selector35~1_combout ;
wire \full_print_module_inst|printModule_inst|out_sprite_on~feeder_combout ;
wire \full_print_module_inst|printModule_inst|out_sprite_on~q ;
wire \full_print_module_inst|memory_address[10]~0_combout ;
wire \full_print_module_inst|memory_address[10]~feeder_combout ;
wire \~GND~combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout ;
wire \full_print_module_inst|multiplexador_inst|out[0]~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~1 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout ;
wire \full_print_module_inst|multiplexador_inst|out[1]~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~3 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout ;
wire \full_print_module_inst|multiplexador_inst|out[2]~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~5 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~6_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout ;
wire \full_print_module_inst|multiplexador_inst|out[3]~3_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~7 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4_combout ;
wire \full_print_module_inst|multiplexador_inst|out[4]~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~9 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~10_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5_combout ;
wire \full_print_module_inst|multiplexador_inst|out[5]~5_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~11 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~12_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6_combout ;
wire \full_print_module_inst|multiplexador_inst|out[6]~6_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~13 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~14_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7_combout ;
wire \full_print_module_inst|multiplexador_inst|out[7]~7_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~15 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~16_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8_combout ;
wire \full_print_module_inst|multiplexador_inst|out[8]~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~17 ;
wire \full_print_module_inst|sprite_line_counter_inst|Add2~18_combout ;
wire \full_print_module_inst|multiplexador_inst|out[9]~9_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \multiplexador_inst_color|out[0]~0_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \multiplexador_inst_color|out[1]~1_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \multiplexador_inst_color|out[2]~2_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \multiplexador_inst_color|out[3]~3_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \multiplexador_inst_color|out[4]~4_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \multiplexador_inst_color|out[5]~5_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \multiplexador_inst_color|out[6]~6_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \multiplexador_inst_color|out[7]~7_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \multiplexador_inst_color|out[8]~8_combout ;
wire \out_printtingScreen~reg0feeder_combout ;
wire \out_printtingScreen~reg0_q ;
wire \VGA_sync_inst|Equal0~1_combout ;
wire \VGA_sync_inst|Equal0~2_combout ;
wire \VGA_sync_inst|hsync~0_combout ;
wire \VGA_sync_inst|hsync~q ;
wire \VGA_sync_inst|always3~0_combout ;
wire \VGA_sync_inst|always3~1_combout ;
wire \VGA_sync_inst|vsync~0_combout ;
wire \VGA_sync_inst|vsync~q ;
wire [31:0] \decorderInstruction_inst|data ;
wire [13:0] \decorderInstruction_inst|out_register ;
wire [31:0] \decorderInstruction_inst|out_data ;
wire [31:0] \registerFile_inst|reg0 ;
wire [8:0] \VGA_sync_inst|pixel_y ;
wire [9:0] \VGA_sync_inst|pixel_x ;
wire [4:0] \full_print_module_inst|sprite_line_counter_inst|state ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \registerFile_inst|out_readData ;
wire [13:0] \decorderInstruction_inst|register ;
wire [13:0] \full_print_module_inst|sprite_line_counter_inst|aux_memory_address ;
wire [13:0] \full_print_module_inst|memory_address ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [13:0] \full_print_module_inst|sprite_line_counter_inst|out_memory_address ;
wire [31:0] \full_print_module_inst|printModule_inst|out_sprite_datas ;

wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \R[0]~output (
	.i(\multiplexador_inst_color|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \R[1]~output (
	.i(\multiplexador_inst_color|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \R[2]~output (
	.i(\multiplexador_inst_color|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \G[0]~output (
	.i(\multiplexador_inst_color|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \G[1]~output (
	.i(\multiplexador_inst_color|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \G[2]~output (
	.i(\multiplexador_inst_color|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \B[0]~output (
	.i(\multiplexador_inst_color|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \B[1]~output (
	.i(\multiplexador_inst_color|out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \B[2]~output (
	.i(\multiplexador_inst_color|out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \out_printtingScreen~output (
	.i(\out_printtingScreen~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_printtingScreen~output_o ),
	.obar());
// synopsys translate_off
defparam \out_printtingScreen~output .bus_hold = "false";
defparam \out_printtingScreen~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \out_hsync~output (
	.i(\VGA_sync_inst|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_hsync~output_o ),
	.obar());
// synopsys translate_off
defparam \out_hsync~output .bus_hold = "false";
defparam \out_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \out_vsync~output (
	.i(\VGA_sync_inst|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_vsync~output_o ),
	.obar());
// synopsys translate_off
defparam \out_vsync~output .bus_hold = "false";
defparam \out_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \clk_pixel~input (
	.i(clk_pixel),
	.ibar(gnd),
	.o(\clk_pixel~input_o ));
// synopsys translate_off
defparam \clk_pixel~input .bus_hold = "false";
defparam \clk_pixel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_pixel~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_pixel~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_pixel~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_pixel~inputclkctrl .clock_type = "global clock";
defparam \clk_pixel~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[0]~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & !\full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[0]~0 .lut_mask = 16'h00CC;
defparam \full_print_module_inst|sprite_line_counter_inst|next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \full_print_module_inst|sprite_line_counter_inst|state[0] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr1~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr1~0_combout  = \full_print_module_inst|sprite_line_counter_inst|state [3] $ (((\full_print_module_inst|sprite_line_counter_inst|state [1] & (\full_print_module_inst|sprite_line_counter_inst|state [0] 
// & \full_print_module_inst|sprite_line_counter_inst|state [2]))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr1~0 .lut_mask = 16'h6CCC;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[3]~4 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & (!\full_print_module_inst|sprite_line_counter_inst|state [4] & 
// \full_print_module_inst|sprite_line_counter_inst|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[3]~4 .lut_mask = 16'h0C00;
defparam \full_print_module_inst|sprite_line_counter_inst|next[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \full_print_module_inst|sprite_line_counter_inst|state[3] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[4]~5 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[4]~5_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & (\full_print_module_inst|sprite_line_counter_inst|state [4] $ (((\full_print_module_inst|sprite_line_counter_inst|state [1] 
// & \full_print_module_inst|sprite_line_counter_inst|state [0])))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[4]~5 .lut_mask = 16'h7800;
defparam \full_print_module_inst|sprite_line_counter_inst|next[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[4]~6 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout  = (\full_print_module_inst|sprite_line_counter_inst|next[4]~5_combout  & ((\full_print_module_inst|sprite_line_counter_inst|state [2] & 
// (\full_print_module_inst|sprite_line_counter_inst|state [3] & !\full_print_module_inst|sprite_line_counter_inst|state [4])) # (!\full_print_module_inst|sprite_line_counter_inst|state [2] & (!\full_print_module_inst|sprite_line_counter_inst|state [3] & 
// \full_print_module_inst|sprite_line_counter_inst|state [4]))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|next[4]~5_combout ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[4]~6 .lut_mask = 16'h1080;
defparam \full_print_module_inst|sprite_line_counter_inst|next[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \full_print_module_inst|sprite_line_counter_inst|state[4] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[1]~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[1]~1_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [4] & (!\full_print_module_inst|sprite_line_counter_inst|state [3] & (\full_print_module_inst|sprite_line_counter_inst|state [0] 
// $ (\full_print_module_inst|sprite_line_counter_inst|state [1])))) # (!\full_print_module_inst|sprite_line_counter_inst|state [4] & (\full_print_module_inst|sprite_line_counter_inst|state [0] $ (((\full_print_module_inst|sprite_line_counter_inst|state 
// [1])))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[1]~1 .lut_mask = 16'h134C;
defparam \full_print_module_inst|sprite_line_counter_inst|next[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[1]~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & (\full_print_module_inst|sprite_line_counter_inst|next[1]~1_combout  & 
// ((!\full_print_module_inst|sprite_line_counter_inst|state [2]) # (!\full_print_module_inst|sprite_line_counter_inst|state [4]))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|next[1]~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[1]~2 .lut_mask = 16'h4C00;
defparam \full_print_module_inst|sprite_line_counter_inst|next[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \full_print_module_inst|sprite_line_counter_inst|state[1] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr2~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout  = (!\full_print_module_inst|sprite_line_counter_inst|state [4] & (\full_print_module_inst|sprite_line_counter_inst|state [2] $ (((\full_print_module_inst|sprite_line_counter_inst|state 
// [1] & \full_print_module_inst|sprite_line_counter_inst|state [0])))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr2~0 .lut_mask = 16'h0078;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|next[2]~3 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout  = (\full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout  & \full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout ),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|next[2]~3 .lut_mask = 16'hF000;
defparam \full_print_module_inst|sprite_line_counter_inst|next[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \full_print_module_inst|sprite_line_counter_inst|state[2] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr4~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [0]) # ((\full_print_module_inst|sprite_line_counter_inst|state [4] & ((\full_print_module_inst|sprite_line_counter_inst|state 
// [2]) # (\full_print_module_inst|sprite_line_counter_inst|state [3]))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr4~0 .lut_mask = 16'hFFE0;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Equal2~4 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Equal2~4_combout  = (!\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  & (!\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout  & 
// ((!\full_print_module_inst|printModule_inst|out_sprite_on~q ) # (!\full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout ))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|WideOr2~0_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Equal2~4 .lut_mask = 16'h0007;
defparam \full_print_module_inst|sprite_line_counter_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Equal2~5 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Equal2~5_combout  = (!\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  & (\full_print_module_inst|sprite_line_counter_inst|Equal2~4_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout ) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q ))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|WideOr4~0_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Equal2~5 .lut_mask = 16'h0B00;
defparam \full_print_module_inst|sprite_line_counter_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder_combout  = \full_print_module_inst|sprite_line_counter_inst|Equal2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \full_print_module_inst|sprite_line_counter_inst|out_count_finished (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector1~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector1~1_combout  = (\full_print_module_inst|printModule_inst|Selector1~0_combout ) # ((!\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q  & 
// \full_print_module_inst|printModule_inst|state.SPRITE~q ))

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.datac(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datad(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector1~1 .lut_mask = 16'hFF30;
defparam \full_print_module_inst|printModule_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \full_print_module_inst|printModule_inst|state.SPRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.SPRITE .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.SPRITE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \dataB[0]~input (
	.i(dataB[0]),
	.ibar(gnd),
	.o(\dataB[0]~input_o ));
// synopsys translate_off
defparam \dataB[0]~input .bus_hold = "false";
defparam \dataB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \VGA_sync_inst|Add0~0 (
// Equation(s):
// \VGA_sync_inst|Add0~0_combout  = \VGA_sync_inst|pixel_x [0] $ (VCC)
// \VGA_sync_inst|Add0~1  = CARRY(\VGA_sync_inst|pixel_x [0])

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_sync_inst|Add0~0_combout ),
	.cout(\VGA_sync_inst|Add0~1 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA_sync_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \VGA_sync_inst|pixel_x[0] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[0] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \VGA_sync_inst|Add0~2 (
// Equation(s):
// \VGA_sync_inst|Add0~2_combout  = (\VGA_sync_inst|pixel_x [1] & (!\VGA_sync_inst|Add0~1 )) # (!\VGA_sync_inst|pixel_x [1] & ((\VGA_sync_inst|Add0~1 ) # (GND)))
// \VGA_sync_inst|Add0~3  = CARRY((!\VGA_sync_inst|Add0~1 ) # (!\VGA_sync_inst|pixel_x [1]))

	.dataa(\VGA_sync_inst|pixel_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~1 ),
	.combout(\VGA_sync_inst|Add0~2_combout ),
	.cout(\VGA_sync_inst|Add0~3 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA_sync_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \VGA_sync_inst|pixel_x[1] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[1] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \VGA_sync_inst|Add0~4 (
// Equation(s):
// \VGA_sync_inst|Add0~4_combout  = (\VGA_sync_inst|pixel_x [2] & (\VGA_sync_inst|Add0~3  $ (GND))) # (!\VGA_sync_inst|pixel_x [2] & (!\VGA_sync_inst|Add0~3  & VCC))
// \VGA_sync_inst|Add0~5  = CARRY((\VGA_sync_inst|pixel_x [2] & !\VGA_sync_inst|Add0~3 ))

	.dataa(\VGA_sync_inst|pixel_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~3 ),
	.combout(\VGA_sync_inst|Add0~4_combout ),
	.cout(\VGA_sync_inst|Add0~5 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA_sync_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \VGA_sync_inst|pixel_x[2] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[2] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \VGA_sync_inst|Add0~6 (
// Equation(s):
// \VGA_sync_inst|Add0~6_combout  = (\VGA_sync_inst|pixel_x [3] & (!\VGA_sync_inst|Add0~5 )) # (!\VGA_sync_inst|pixel_x [3] & ((\VGA_sync_inst|Add0~5 ) # (GND)))
// \VGA_sync_inst|Add0~7  = CARRY((!\VGA_sync_inst|Add0~5 ) # (!\VGA_sync_inst|pixel_x [3]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~5 ),
	.combout(\VGA_sync_inst|Add0~6_combout ),
	.cout(\VGA_sync_inst|Add0~7 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N15
dffeas \VGA_sync_inst|pixel_x[3] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[3] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \VGA_sync_inst|Add0~8 (
// Equation(s):
// \VGA_sync_inst|Add0~8_combout  = (\VGA_sync_inst|pixel_x [4] & (\VGA_sync_inst|Add0~7  $ (GND))) # (!\VGA_sync_inst|pixel_x [4] & (!\VGA_sync_inst|Add0~7  & VCC))
// \VGA_sync_inst|Add0~9  = CARRY((\VGA_sync_inst|pixel_x [4] & !\VGA_sync_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~7 ),
	.combout(\VGA_sync_inst|Add0~8_combout ),
	.cout(\VGA_sync_inst|Add0~9 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \VGA_sync_inst|pixel_x[4] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[4] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \VGA_sync_inst|Add0~10 (
// Equation(s):
// \VGA_sync_inst|Add0~10_combout  = (\VGA_sync_inst|pixel_x [5] & (!\VGA_sync_inst|Add0~9 )) # (!\VGA_sync_inst|pixel_x [5] & ((\VGA_sync_inst|Add0~9 ) # (GND)))
// \VGA_sync_inst|Add0~11  = CARRY((!\VGA_sync_inst|Add0~9 ) # (!\VGA_sync_inst|pixel_x [5]))

	.dataa(\VGA_sync_inst|pixel_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~9 ),
	.combout(\VGA_sync_inst|Add0~10_combout ),
	.cout(\VGA_sync_inst|Add0~11 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA_sync_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \VGA_sync_inst|pixel_x~2 (
// Equation(s):
// \VGA_sync_inst|pixel_x~2_combout  = (\VGA_sync_inst|Add0~10_combout  & !\VGA_sync_inst|Equal4~1_combout )

	.dataa(gnd),
	.datab(\VGA_sync_inst|Add0~10_combout ),
	.datac(\VGA_sync_inst|Equal4~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_x~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x~2 .lut_mask = 16'h0C0C;
defparam \VGA_sync_inst|pixel_x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \VGA_sync_inst|pixel_x[5] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_x~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[5] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \VGA_sync_inst|Add0~12 (
// Equation(s):
// \VGA_sync_inst|Add0~12_combout  = (\VGA_sync_inst|pixel_x [6] & (\VGA_sync_inst|Add0~11  $ (GND))) # (!\VGA_sync_inst|pixel_x [6] & (!\VGA_sync_inst|Add0~11  & VCC))
// \VGA_sync_inst|Add0~13  = CARRY((\VGA_sync_inst|pixel_x [6] & !\VGA_sync_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~11 ),
	.combout(\VGA_sync_inst|Add0~12_combout ),
	.cout(\VGA_sync_inst|Add0~13 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \VGA_sync_inst|pixel_x[6] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[6] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \VGA_sync_inst|Add0~14 (
// Equation(s):
// \VGA_sync_inst|Add0~14_combout  = (\VGA_sync_inst|pixel_x [7] & (!\VGA_sync_inst|Add0~13 )) # (!\VGA_sync_inst|pixel_x [7] & ((\VGA_sync_inst|Add0~13 ) # (GND)))
// \VGA_sync_inst|Add0~15  = CARRY((!\VGA_sync_inst|Add0~13 ) # (!\VGA_sync_inst|pixel_x [7]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~13 ),
	.combout(\VGA_sync_inst|Add0~14_combout ),
	.cout(\VGA_sync_inst|Add0~15 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \VGA_sync_inst|pixel_x[7] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[7] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \VGA_sync_inst|Add0~16 (
// Equation(s):
// \VGA_sync_inst|Add0~16_combout  = (\VGA_sync_inst|pixel_x [8] & (\VGA_sync_inst|Add0~15  $ (GND))) # (!\VGA_sync_inst|pixel_x [8] & (!\VGA_sync_inst|Add0~15  & VCC))
// \VGA_sync_inst|Add0~17  = CARRY((\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~15 ),
	.combout(\VGA_sync_inst|Add0~16_combout ),
	.cout(\VGA_sync_inst|Add0~17 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \VGA_sync_inst|Add0~18 (
// Equation(s):
// \VGA_sync_inst|Add0~18_combout  = \VGA_sync_inst|pixel_x [9] $ (\VGA_sync_inst|Add0~17 )

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_sync_inst|Add0~17 ),
	.combout(\VGA_sync_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Add0~18 .lut_mask = 16'h3C3C;
defparam \VGA_sync_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \VGA_sync_inst|pixel_x~1 (
// Equation(s):
// \VGA_sync_inst|pixel_x~1_combout  = (!\VGA_sync_inst|Equal4~1_combout  & \VGA_sync_inst|Add0~18_combout )

	.dataa(\VGA_sync_inst|Equal4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_x~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x~1 .lut_mask = 16'h5500;
defparam \VGA_sync_inst|pixel_x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \VGA_sync_inst|pixel_x[9] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_x~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[9] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \VGA_sync_inst|Equal0~0 (
// Equation(s):
// \VGA_sync_inst|Equal0~0_combout  = (\VGA_sync_inst|pixel_x [2] & (\VGA_sync_inst|pixel_x [3] & (\VGA_sync_inst|pixel_x [9] & \VGA_sync_inst|pixel_x [1])))

	.dataa(\VGA_sync_inst|pixel_x [2]),
	.datab(\VGA_sync_inst|pixel_x [3]),
	.datac(\VGA_sync_inst|pixel_x [9]),
	.datad(\VGA_sync_inst|pixel_x [1]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \VGA_sync_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \VGA_sync_inst|Equal4~0 (
// Equation(s):
// \VGA_sync_inst|Equal4~0_combout  = (!\VGA_sync_inst|pixel_x [5] & (!\VGA_sync_inst|pixel_x [6] & (\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|pixel_x [7])))

	.dataa(\VGA_sync_inst|pixel_x [5]),
	.datab(\VGA_sync_inst|pixel_x [6]),
	.datac(\VGA_sync_inst|pixel_x [8]),
	.datad(\VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal4~0 .lut_mask = 16'h0010;
defparam \VGA_sync_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \VGA_sync_inst|Equal4~1 (
// Equation(s):
// \VGA_sync_inst|Equal4~1_combout  = (\VGA_sync_inst|pixel_x [0] & (\VGA_sync_inst|Equal0~0_combout  & (\VGA_sync_inst|pixel_x [4] & \VGA_sync_inst|Equal4~0_combout )))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(\VGA_sync_inst|Equal0~0_combout ),
	.datac(\VGA_sync_inst|pixel_x [4]),
	.datad(\VGA_sync_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal4~1 .lut_mask = 16'h8000;
defparam \VGA_sync_inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \VGA_sync_inst|pixel_x~0 (
// Equation(s):
// \VGA_sync_inst|pixel_x~0_combout  = (!\VGA_sync_inst|Equal4~1_combout  & \VGA_sync_inst|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_sync_inst|Equal4~1_combout ),
	.datad(\VGA_sync_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_x~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x~0 .lut_mask = 16'h0F00;
defparam \VGA_sync_inst|pixel_x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \VGA_sync_inst|pixel_x[8] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_x~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[8] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[0]~24 (
// Equation(s):
// \VGA_sync_inst|pixel_y[0]~24_combout  = \VGA_sync_inst|Equal4~1_combout  $ (\VGA_sync_inst|pixel_y [0])

	.dataa(\VGA_sync_inst|Equal4~1_combout ),
	.datab(gnd),
	.datac(\VGA_sync_inst|pixel_y [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_y[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[0]~24 .lut_mask = 16'h5A5A;
defparam \VGA_sync_inst|pixel_y[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \VGA_sync_inst|pixel_y[0] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[0]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[0] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[1]~8 (
// Equation(s):
// \VGA_sync_inst|pixel_y[1]~8_combout  = (\VGA_sync_inst|pixel_y [0] & (\VGA_sync_inst|pixel_y [1] $ (VCC))) # (!\VGA_sync_inst|pixel_y [0] & (\VGA_sync_inst|pixel_y [1] & VCC))
// \VGA_sync_inst|pixel_y[1]~9  = CARRY((\VGA_sync_inst|pixel_y [0] & \VGA_sync_inst|pixel_y [1]))

	.dataa(\VGA_sync_inst|pixel_y [0]),
	.datab(\VGA_sync_inst|pixel_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_y[1]~8_combout ),
	.cout(\VGA_sync_inst|pixel_y[1]~9 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[1]~8 .lut_mask = 16'h6688;
defparam \VGA_sync_inst|pixel_y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \VGA_sync_inst|pixel_y[1] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[1] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[2]~10 (
// Equation(s):
// \VGA_sync_inst|pixel_y[2]~10_combout  = (\VGA_sync_inst|pixel_y [2] & (!\VGA_sync_inst|pixel_y[1]~9 )) # (!\VGA_sync_inst|pixel_y [2] & ((\VGA_sync_inst|pixel_y[1]~9 ) # (GND)))
// \VGA_sync_inst|pixel_y[2]~11  = CARRY((!\VGA_sync_inst|pixel_y[1]~9 ) # (!\VGA_sync_inst|pixel_y [2]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[1]~9 ),
	.combout(\VGA_sync_inst|pixel_y[2]~10_combout ),
	.cout(\VGA_sync_inst|pixel_y[2]~11 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[2]~10 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|pixel_y[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \VGA_sync_inst|pixel_y[2] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[2] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[3]~12 (
// Equation(s):
// \VGA_sync_inst|pixel_y[3]~12_combout  = (\VGA_sync_inst|pixel_y [3] & (\VGA_sync_inst|pixel_y[2]~11  $ (GND))) # (!\VGA_sync_inst|pixel_y [3] & (!\VGA_sync_inst|pixel_y[2]~11  & VCC))
// \VGA_sync_inst|pixel_y[3]~13  = CARRY((\VGA_sync_inst|pixel_y [3] & !\VGA_sync_inst|pixel_y[2]~11 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[2]~11 ),
	.combout(\VGA_sync_inst|pixel_y[3]~12_combout ),
	.cout(\VGA_sync_inst|pixel_y[3]~13 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[3]~12 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|pixel_y[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \VGA_sync_inst|pixel_y[3] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[3] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[4]~14 (
// Equation(s):
// \VGA_sync_inst|pixel_y[4]~14_combout  = (\VGA_sync_inst|pixel_y [4] & (!\VGA_sync_inst|pixel_y[3]~13 )) # (!\VGA_sync_inst|pixel_y [4] & ((\VGA_sync_inst|pixel_y[3]~13 ) # (GND)))
// \VGA_sync_inst|pixel_y[4]~15  = CARRY((!\VGA_sync_inst|pixel_y[3]~13 ) # (!\VGA_sync_inst|pixel_y [4]))

	.dataa(\VGA_sync_inst|pixel_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[3]~13 ),
	.combout(\VGA_sync_inst|pixel_y[4]~14_combout ),
	.cout(\VGA_sync_inst|pixel_y[4]~15 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[4]~14 .lut_mask = 16'h5A5F;
defparam \VGA_sync_inst|pixel_y[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \VGA_sync_inst|pixel_y[4] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[4] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[5]~16 (
// Equation(s):
// \VGA_sync_inst|pixel_y[5]~16_combout  = (\VGA_sync_inst|pixel_y [5] & (\VGA_sync_inst|pixel_y[4]~15  $ (GND))) # (!\VGA_sync_inst|pixel_y [5] & (!\VGA_sync_inst|pixel_y[4]~15  & VCC))
// \VGA_sync_inst|pixel_y[5]~17  = CARRY((\VGA_sync_inst|pixel_y [5] & !\VGA_sync_inst|pixel_y[4]~15 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[4]~15 ),
	.combout(\VGA_sync_inst|pixel_y[5]~16_combout ),
	.cout(\VGA_sync_inst|pixel_y[5]~17 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[5]~16 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|pixel_y[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \VGA_sync_inst|pixel_y[5] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[5] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[6]~18 (
// Equation(s):
// \VGA_sync_inst|pixel_y[6]~18_combout  = (\VGA_sync_inst|pixel_y [6] & (!\VGA_sync_inst|pixel_y[5]~17 )) # (!\VGA_sync_inst|pixel_y [6] & ((\VGA_sync_inst|pixel_y[5]~17 ) # (GND)))
// \VGA_sync_inst|pixel_y[6]~19  = CARRY((!\VGA_sync_inst|pixel_y[5]~17 ) # (!\VGA_sync_inst|pixel_y [6]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[5]~17 ),
	.combout(\VGA_sync_inst|pixel_y[6]~18_combout ),
	.cout(\VGA_sync_inst|pixel_y[6]~19 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[6]~18 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|pixel_y[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \VGA_sync_inst|pixel_y[6] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[6]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[6] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[7]~20 (
// Equation(s):
// \VGA_sync_inst|pixel_y[7]~20_combout  = (\VGA_sync_inst|pixel_y [7] & (\VGA_sync_inst|pixel_y[6]~19  $ (GND))) # (!\VGA_sync_inst|pixel_y [7] & (!\VGA_sync_inst|pixel_y[6]~19  & VCC))
// \VGA_sync_inst|pixel_y[7]~21  = CARRY((\VGA_sync_inst|pixel_y [7] & !\VGA_sync_inst|pixel_y[6]~19 ))

	.dataa(\VGA_sync_inst|pixel_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[6]~19 ),
	.combout(\VGA_sync_inst|pixel_y[7]~20_combout ),
	.cout(\VGA_sync_inst|pixel_y[7]~21 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[7]~20 .lut_mask = 16'hA50A;
defparam \VGA_sync_inst|pixel_y[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \VGA_sync_inst|pixel_y[7] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[7]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[7] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[8]~22 (
// Equation(s):
// \VGA_sync_inst|pixel_y[8]~22_combout  = \VGA_sync_inst|pixel_y[7]~21  $ (\VGA_sync_inst|pixel_y [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_y [8]),
	.cin(\VGA_sync_inst|pixel_y[7]~21 ),
	.combout(\VGA_sync_inst|pixel_y[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[8]~22 .lut_mask = 16'h0FF0;
defparam \VGA_sync_inst|pixel_y[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \VGA_sync_inst|pixel_y[8] (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[8]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[8] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \VGA_sync_inst|LessThan1~0 (
// Equation(s):
// \VGA_sync_inst|LessThan1~0_combout  = (\VGA_sync_inst|pixel_y [6] & (\VGA_sync_inst|pixel_y [7] & (\VGA_sync_inst|pixel_y [8] & \VGA_sync_inst|pixel_y [5])))

	.dataa(\VGA_sync_inst|pixel_y [6]),
	.datab(\VGA_sync_inst|pixel_y [7]),
	.datac(\VGA_sync_inst|pixel_y [8]),
	.datad(\VGA_sync_inst|pixel_y [5]),
	.cin(gnd),
	.combout(\VGA_sync_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|LessThan1~0 .lut_mask = 16'h8000;
defparam \VGA_sync_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \VGA_sync_inst|video_enable~0 (
// Equation(s):
// \VGA_sync_inst|video_enable~0_combout  = (!\VGA_sync_inst|LessThan1~0_combout  & (((!\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|pixel_x [7])) # (!\VGA_sync_inst|pixel_x [9])))

	.dataa(\VGA_sync_inst|pixel_x [8]),
	.datab(\VGA_sync_inst|pixel_x [7]),
	.datac(\VGA_sync_inst|pixel_x [9]),
	.datad(\VGA_sync_inst|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|video_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|video_enable~0 .lut_mask = 16'h001F;
defparam \VGA_sync_inst|video_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_printtingScreen~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout  = \VGA_sync_inst|video_enable~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_printtingScreen~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_printtingScreen~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N3
dffeas \full_print_module_inst|printModule_inst|out_printtingScreen (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_printtingScreen .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_printtingScreen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_lcell_comb \full_print_module_inst|printtingScreen~feeder (
// Equation(s):
// \full_print_module_inst|printtingScreen~feeder_combout  = \full_print_module_inst|printModule_inst|out_printtingScreen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printtingScreen~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printtingScreen~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printtingScreen~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \full_print_module_inst|printtingScreen (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printtingScreen~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printtingScreen .is_wysiwyg = "true";
defparam \full_print_module_inst|printtingScreen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \controlUnit_inst|state.PRONTO~feeder (
// Equation(s):
// \controlUnit_inst|state.PRONTO~feeder_combout  = \controlUnit_inst|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|state.PRONTO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|state.PRONTO~feeder .lut_mask = 16'hFF00;
defparam \controlUnit_inst|state.PRONTO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \controlUnit_inst|state.PRONTO (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controlUnit_inst|state.PRONTO~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|state.PRONTO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|state.PRONTO .is_wysiwyg = "true";
defparam \controlUnit_inst|state.PRONTO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \controlUnit_inst|Selector0~0 (
// Equation(s):
// \controlUnit_inst|Selector0~0_combout  = (\full_print_module_inst|printtingScreen~q ) # (!\controlUnit_inst|state.PRONTO~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printtingScreen~q ),
	.datad(\controlUnit_inst|state.PRONTO~q ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector0~0 .lut_mask = 16'hF0FF;
defparam \controlUnit_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \controlUnit_inst|new_instruction~feeder (
// Equation(s):
// \controlUnit_inst|new_instruction~feeder_combout  = \controlUnit_inst|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|new_instruction~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|new_instruction~feeder .lut_mask = 16'hFF00;
defparam \controlUnit_inst|new_instruction~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \controlUnit_inst|new_instruction (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controlUnit_inst|new_instruction~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|new_instruction~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|new_instruction .is_wysiwyg = "true";
defparam \controlUnit_inst|new_instruction .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \controlUnit_inst|new_instruction~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\controlUnit_inst|new_instruction~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlUnit_inst|new_instruction~clkctrl_outclk ));
// synopsys translate_off
defparam \controlUnit_inst|new_instruction~clkctrl .clock_type = "global clock";
defparam \controlUnit_inst|new_instruction~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \decorderInstruction_inst|data[0] (
// Equation(s):
// \decorderInstruction_inst|data [0] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [0]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[0]~input_o ))

	.dataa(gnd),
	.datab(\dataB[0]~input_o ),
	.datac(\decorderInstruction_inst|data [0]),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [0]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[0] .lut_mask = 16'hF0CC;
defparam \decorderInstruction_inst|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \decorderInstruction_inst|out_data[0]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[0]~feeder_combout  = \decorderInstruction_inst|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [0]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[0]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \decorderInstruction_inst|out_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[0] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \registerFile_inst|reg0[0]~feeder (
// Equation(s):
// \registerFile_inst|reg0[0]~feeder_combout  = \decorderInstruction_inst|out_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\decorderInstruction_inst|out_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneive_lcell_comb \controlUnit_inst|register_wr~0 (
// Equation(s):
// \controlUnit_inst|register_wr~0_combout  = !\full_print_module_inst|printtingScreen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printtingScreen~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlUnit_inst|register_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|register_wr~0 .lut_mask = 16'h0F0F;
defparam \controlUnit_inst|register_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N21
dffeas \controlUnit_inst|register_wr (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controlUnit_inst|register_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|register_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|register_wr .is_wysiwyg = "true";
defparam \controlUnit_inst|register_wr .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \dataA[4]~input (
	.i(dataA[4]),
	.ibar(gnd),
	.o(\dataA[4]~input_o ));
// synopsys translate_off
defparam \dataA[4]~input .bus_hold = "false";
defparam \dataA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \dataA[3]~input (
	.i(dataA[3]),
	.ibar(gnd),
	.o(\dataA[3]~input_o ));
// synopsys translate_off
defparam \dataA[3]~input .bus_hold = "false";
defparam \dataA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \dataA[2]~input (
	.i(dataA[2]),
	.ibar(gnd),
	.o(\dataA[2]~input_o ));
// synopsys translate_off
defparam \dataA[2]~input .bus_hold = "false";
defparam \dataA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \dataA[1]~input (
	.i(dataA[1]),
	.ibar(gnd),
	.o(\dataA[1]~input_o ));
// synopsys translate_off
defparam \dataA[1]~input .bus_hold = "false";
defparam \dataA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \dataA[0]~input (
	.i(dataA[0]),
	.ibar(gnd),
	.o(\dataA[0]~input_o ));
// synopsys translate_off
defparam \dataA[0]~input .bus_hold = "false";
defparam \dataA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N28
cycloneive_lcell_comb \decorderInstruction_inst|Decoder0~0 (
// Equation(s):
// \decorderInstruction_inst|Decoder0~0_combout  = (!\dataA[3]~input_o  & (!\dataA[2]~input_o  & (!\dataA[1]~input_o  & \dataA[0]~input_o )))

	.dataa(\dataA[3]~input_o ),
	.datab(\dataA[2]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|Decoder0~0 .lut_mask = 16'h0100;
defparam \decorderInstruction_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N0
cycloneive_lcell_comb \decorderInstruction_inst|Selector15~0 (
// Equation(s):
// \decorderInstruction_inst|Selector15~0_combout  = (\dataA[4]~input_o ) # (\decorderInstruction_inst|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataA[4]~input_o ),
	.datad(\decorderInstruction_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|Selector15~0 .lut_mask = 16'hFFF0;
defparam \decorderInstruction_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \decorderInstruction_inst|register[0] (
// Equation(s):
// \decorderInstruction_inst|register [0] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|register [0]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & 
// (\decorderInstruction_inst|Selector15~0_combout ))

	.dataa(\decorderInstruction_inst|Selector15~0_combout ),
	.datab(\decorderInstruction_inst|register [0]),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register [0]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[0] .lut_mask = 16'hCCAA;
defparam \decorderInstruction_inst|register[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \decorderInstruction_inst|out_register[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|register [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[0] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \dataA[6]~input (
	.i(dataA[6]),
	.ibar(gnd),
	.o(\dataA[6]~input_o ));
// synopsys translate_off
defparam \dataA[6]~input .bus_hold = "false";
defparam \dataA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N4
cycloneive_lcell_comb \decorderInstruction_inst|Selector13~0 (
// Equation(s):
// \decorderInstruction_inst|Selector13~0_combout  = (\dataA[6]~input_o  & !\decorderInstruction_inst|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataA[6]~input_o ),
	.datad(\decorderInstruction_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|Selector13~0 .lut_mask = 16'h00F0;
defparam \decorderInstruction_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \decorderInstruction_inst|register[2] (
// Equation(s):
// \decorderInstruction_inst|register [2] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|register [2]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & 
// (\decorderInstruction_inst|Selector13~0_combout ))

	.dataa(\decorderInstruction_inst|Selector13~0_combout ),
	.datab(\decorderInstruction_inst|register [2]),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register [2]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[2] .lut_mask = 16'hCCAA;
defparam \decorderInstruction_inst|register[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \decorderInstruction_inst|out_register[2]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_register[2]~feeder_combout  = \decorderInstruction_inst|register [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|register [2]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_register[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[2]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_register[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \decorderInstruction_inst|out_register[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_register[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[2] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \dataA[7]~input (
	.i(dataA[7]),
	.ibar(gnd),
	.o(\dataA[7]~input_o ));
// synopsys translate_off
defparam \dataA[7]~input .bus_hold = "false";
defparam \dataA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
cycloneive_lcell_comb \decorderInstruction_inst|Selector12~0 (
// Equation(s):
// \decorderInstruction_inst|Selector12~0_combout  = (\dataA[7]~input_o  & !\decorderInstruction_inst|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataA[7]~input_o ),
	.datad(\decorderInstruction_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|Selector12~0 .lut_mask = 16'h00F0;
defparam \decorderInstruction_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \decorderInstruction_inst|register[3] (
// Equation(s):
// \decorderInstruction_inst|register [3] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\decorderInstruction_inst|register [3])) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & 
// ((\decorderInstruction_inst|Selector12~0_combout )))

	.dataa(\decorderInstruction_inst|register [3]),
	.datab(\decorderInstruction_inst|Selector12~0_combout ),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register [3]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[3] .lut_mask = 16'hAACC;
defparam \decorderInstruction_inst|register[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \decorderInstruction_inst|out_register[3]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_register[3]~feeder_combout  = \decorderInstruction_inst|register [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|register [3]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_register[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[3]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_register[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N21
dffeas \decorderInstruction_inst|out_register[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[3] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \dataA[5]~input (
	.i(dataA[5]),
	.ibar(gnd),
	.o(\dataA[5]~input_o ));
// synopsys translate_off
defparam \dataA[5]~input .bus_hold = "false";
defparam \dataA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N6
cycloneive_lcell_comb \decorderInstruction_inst|Selector14~0 (
// Equation(s):
// \decorderInstruction_inst|Selector14~0_combout  = (!\decorderInstruction_inst|Decoder0~0_combout  & \dataA[5]~input_o )

	.dataa(gnd),
	.datab(\decorderInstruction_inst|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\dataA[5]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|Selector14~0 .lut_mask = 16'h3300;
defparam \decorderInstruction_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \decorderInstruction_inst|register[1] (
// Equation(s):
// \decorderInstruction_inst|register [1] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\decorderInstruction_inst|register [1])) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & 
// ((\decorderInstruction_inst|Selector14~0_combout )))

	.dataa(\decorderInstruction_inst|register [1]),
	.datab(\decorderInstruction_inst|Selector14~0_combout ),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register [1]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[1] .lut_mask = 16'hAACC;
defparam \decorderInstruction_inst|register[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \decorderInstruction_inst|out_register[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|register [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[1] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \dataA[8]~input (
	.i(dataA[8]),
	.ibar(gnd),
	.o(\dataA[8]~input_o ));
// synopsys translate_off
defparam \dataA[8]~input .bus_hold = "false";
defparam \dataA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
cycloneive_lcell_comb \decorderInstruction_inst|Selector11~0 (
// Equation(s):
// \decorderInstruction_inst|Selector11~0_combout  = (\decorderInstruction_inst|Decoder0~0_combout  & (\dataA[4]~input_o )) # (!\decorderInstruction_inst|Decoder0~0_combout  & ((\dataA[8]~input_o )))

	.dataa(gnd),
	.datab(\dataA[4]~input_o ),
	.datac(\dataA[8]~input_o ),
	.datad(\decorderInstruction_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|Selector11~0 .lut_mask = 16'hCCF0;
defparam \decorderInstruction_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \decorderInstruction_inst|register[4] (
// Equation(s):
// \decorderInstruction_inst|register [4] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|register [4]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & 
// (\decorderInstruction_inst|Selector11~0_combout ))

	.dataa(\decorderInstruction_inst|Selector11~0_combout ),
	.datab(\decorderInstruction_inst|register [4]),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register [4]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[4] .lut_mask = 16'hCCAA;
defparam \decorderInstruction_inst|register[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \decorderInstruction_inst|out_register[4]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_register[4]~feeder_combout  = \decorderInstruction_inst|register [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|register [4]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_register[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[4]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_register[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \decorderInstruction_inst|out_register[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_register[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[4] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \registerFile_inst|reg0[8]~0 (
// Equation(s):
// \registerFile_inst|reg0[8]~0_combout  = (!\decorderInstruction_inst|out_register [2] & (!\decorderInstruction_inst|out_register [3] & (!\decorderInstruction_inst|out_register [1] & !\decorderInstruction_inst|out_register [4])))

	.dataa(\decorderInstruction_inst|out_register [2]),
	.datab(\decorderInstruction_inst|out_register [3]),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(\decorderInstruction_inst|out_register [4]),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[8]~0 .lut_mask = 16'h0001;
defparam \registerFile_inst|reg0[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \registerFile_inst|reg0[8]~1 (
// Equation(s):
// \registerFile_inst|reg0[8]~1_combout  = (\controlUnit_inst|register_wr~q  & (!\decorderInstruction_inst|out_register [0] & \registerFile_inst|reg0[8]~0_combout ))

	.dataa(gnd),
	.datab(\controlUnit_inst|register_wr~q ),
	.datac(\decorderInstruction_inst|out_register [0]),
	.datad(\registerFile_inst|reg0[8]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[8]~1 .lut_mask = 16'h0C00;
defparam \registerFile_inst|reg0[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \registerFile_inst|reg0[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|reg0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \registerFile_inst|readData[0]~4 (
// Equation(s):
// \registerFile_inst|readData[0]~4_combout  = (\registerFile_inst|reg0 [0]) # (\controlUnit_inst|register_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg0 [0]),
	.datad(\controlUnit_inst|register_wr~q ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~4 .lut_mask = 16'hFFF0;
defparam \registerFile_inst|readData[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \registerFile_inst|out_readData[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[0] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \dataB[5]~input (
	.i(dataB[5]),
	.ibar(gnd),
	.o(\dataB[5]~input_o ));
// synopsys translate_off
defparam \dataB[5]~input .bus_hold = "false";
defparam \dataB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \decorderInstruction_inst|data[5] (
// Equation(s):
// \decorderInstruction_inst|data [5] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [5]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[5]~input_o ))

	.dataa(gnd),
	.datab(\dataB[5]~input_o ),
	.datac(\decorderInstruction_inst|data [5]),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [5]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[5] .lut_mask = 16'hF0CC;
defparam \decorderInstruction_inst|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \decorderInstruction_inst|out_data[5]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[5]~feeder_combout  = \decorderInstruction_inst|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [5]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[5]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \decorderInstruction_inst|out_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[5] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \registerFile_inst|reg0[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneive_lcell_comb \registerFile_inst|readData[5]~3 (
// Equation(s):
// \registerFile_inst|readData[5]~3_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|register_wr~q ),
	.datad(\registerFile_inst|reg0 [5]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~3 .lut_mask = 16'h0F00;
defparam \registerFile_inst|readData[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N23
dffeas \registerFile_inst|out_readData[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[5] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \dataB[8]~input (
	.i(dataB[8]),
	.ibar(gnd),
	.o(\dataB[8]~input_o ));
// synopsys translate_off
defparam \dataB[8]~input .bus_hold = "false";
defparam \dataB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \decorderInstruction_inst|data[8] (
// Equation(s):
// \decorderInstruction_inst|data [8] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\decorderInstruction_inst|data [8])) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\dataB[8]~input_o )))

	.dataa(\decorderInstruction_inst|data [8]),
	.datab(\dataB[8]~input_o ),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [8]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[8] .lut_mask = 16'hAACC;
defparam \decorderInstruction_inst|data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \decorderInstruction_inst|out_data[8]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[8]~feeder_combout  = \decorderInstruction_inst|data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [8]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[8]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \decorderInstruction_inst|out_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[8] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \registerFile_inst|reg0[8]~feeder (
// Equation(s):
// \registerFile_inst|reg0[8]~feeder_combout  = \decorderInstruction_inst|out_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|out_data [8]),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \registerFile_inst|reg0[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|reg0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
cycloneive_lcell_comb \registerFile_inst|readData[8]~0 (
// Equation(s):
// \registerFile_inst|readData[8]~0_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [8])

	.dataa(\controlUnit_inst|register_wr~q ),
	.datab(gnd),
	.datac(\registerFile_inst|reg0 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~0 .lut_mask = 16'h5050;
defparam \registerFile_inst|readData[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \registerFile_inst|out_readData[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[8] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \dataB[6]~input (
	.i(dataB[6]),
	.ibar(gnd),
	.o(\dataB[6]~input_o ));
// synopsys translate_off
defparam \dataB[6]~input .bus_hold = "false";
defparam \dataB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \decorderInstruction_inst|data[6] (
// Equation(s):
// \decorderInstruction_inst|data [6] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [6]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[6]~input_o ))

	.dataa(\dataB[6]~input_o ),
	.datab(\decorderInstruction_inst|data [6]),
	.datac(gnd),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [6]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[6] .lut_mask = 16'hCCAA;
defparam \decorderInstruction_inst|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \decorderInstruction_inst|out_data[6]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[6]~feeder_combout  = \decorderInstruction_inst|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [6]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[6]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \decorderInstruction_inst|out_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[6] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N9
dffeas \registerFile_inst|reg0[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneive_lcell_comb \registerFile_inst|readData[6]~2 (
// Equation(s):
// \registerFile_inst|readData[6]~2_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|register_wr~q ),
	.datad(\registerFile_inst|reg0 [6]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~2 .lut_mask = 16'h0F00;
defparam \registerFile_inst|readData[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N9
dffeas \registerFile_inst|out_readData[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[6] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \dataB[7]~input (
	.i(dataB[7]),
	.ibar(gnd),
	.o(\dataB[7]~input_o ));
// synopsys translate_off
defparam \dataB[7]~input .bus_hold = "false";
defparam \dataB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \decorderInstruction_inst|data[7] (
// Equation(s):
// \decorderInstruction_inst|data [7] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [7]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[7]~input_o ))

	.dataa(\dataB[7]~input_o ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|data [7]),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [7]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[7] .lut_mask = 16'hF0AA;
defparam \decorderInstruction_inst|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \decorderInstruction_inst|out_data[7]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[7]~feeder_combout  = \decorderInstruction_inst|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [7]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[7]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \decorderInstruction_inst|out_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[7] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \registerFile_inst|reg0[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
cycloneive_lcell_comb \registerFile_inst|readData[7]~1 (
// Equation(s):
// \registerFile_inst|readData[7]~1_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|register_wr~q ),
	.datad(\registerFile_inst|reg0 [7]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~1 .lut_mask = 16'h0F00;
defparam \registerFile_inst|readData[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \registerFile_inst|out_readData[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[7] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Equal0~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Equal0~0_combout  = (!\registerFile_inst|out_readData [5] & (!\registerFile_inst|out_readData [8] & (!\registerFile_inst|out_readData [6] & !\registerFile_inst|out_readData [7])))

	.dataa(\registerFile_inst|out_readData [5]),
	.datab(\registerFile_inst|out_readData [8]),
	.datac(\registerFile_inst|out_readData [6]),
	.datad(\registerFile_inst|out_readData [7]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \full_print_module_inst|printModule_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \dataB[2]~input (
	.i(dataB[2]),
	.ibar(gnd),
	.o(\dataB[2]~input_o ));
// synopsys translate_off
defparam \dataB[2]~input .bus_hold = "false";
defparam \dataB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \decorderInstruction_inst|data[2] (
// Equation(s):
// \decorderInstruction_inst|data [2] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [2]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[2]~input_o ))

	.dataa(gnd),
	.datab(\dataB[2]~input_o ),
	.datac(\decorderInstruction_inst|data [2]),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [2]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[2] .lut_mask = 16'hF0CC;
defparam \decorderInstruction_inst|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \decorderInstruction_inst|out_data[2]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[2]~feeder_combout  = \decorderInstruction_inst|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [2]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[2]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \decorderInstruction_inst|out_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[2] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \registerFile_inst|reg0[2]~feeder (
// Equation(s):
// \registerFile_inst|reg0[2]~feeder_combout  = \decorderInstruction_inst|out_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|out_data [2]),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[2]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N15
dffeas \registerFile_inst|reg0[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|reg0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
cycloneive_lcell_comb \registerFile_inst|readData[2]~7 (
// Equation(s):
// \registerFile_inst|readData[2]~7_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [2])

	.dataa(\controlUnit_inst|register_wr~q ),
	.datab(gnd),
	.datac(\registerFile_inst|reg0 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~7 .lut_mask = 16'h5050;
defparam \registerFile_inst|readData[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas \registerFile_inst|out_readData[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[2] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \dataB[4]~input (
	.i(dataB[4]),
	.ibar(gnd),
	.o(\dataB[4]~input_o ));
// synopsys translate_off
defparam \dataB[4]~input .bus_hold = "false";
defparam \dataB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \decorderInstruction_inst|data[4] (
// Equation(s):
// \decorderInstruction_inst|data [4] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\decorderInstruction_inst|data [4])) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\dataB[4]~input_o )))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|data [4]),
	.datac(\dataB[4]~input_o ),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [4]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[4] .lut_mask = 16'hCCF0;
defparam \decorderInstruction_inst|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \decorderInstruction_inst|out_data[4]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[4]~feeder_combout  = \decorderInstruction_inst|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [4]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[4]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \decorderInstruction_inst|out_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[4] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N3
dffeas \registerFile_inst|reg0[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
cycloneive_lcell_comb \registerFile_inst|readData[4]~5 (
// Equation(s):
// \registerFile_inst|readData[4]~5_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|register_wr~q ),
	.datad(\registerFile_inst|reg0 [4]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~5 .lut_mask = 16'h0F00;
defparam \registerFile_inst|readData[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \registerFile_inst|out_readData[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[4] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \dataB[3]~input (
	.i(dataB[3]),
	.ibar(gnd),
	.o(\dataB[3]~input_o ));
// synopsys translate_off
defparam \dataB[3]~input .bus_hold = "false";
defparam \dataB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \decorderInstruction_inst|data[3] (
// Equation(s):
// \decorderInstruction_inst|data [3] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [3]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[3]~input_o ))

	.dataa(\dataB[3]~input_o ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|data [3]),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [3]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[3] .lut_mask = 16'hF0AA;
defparam \decorderInstruction_inst|data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \decorderInstruction_inst|out_data[3]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[3]~feeder_combout  = \decorderInstruction_inst|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [3]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[3]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \decorderInstruction_inst|out_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[3] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \registerFile_inst|reg0[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
cycloneive_lcell_comb \registerFile_inst|readData[3]~6 (
// Equation(s):
// \registerFile_inst|readData[3]~6_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [3])

	.dataa(\controlUnit_inst|register_wr~q ),
	.datab(gnd),
	.datac(\registerFile_inst|reg0 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~6 .lut_mask = 16'h5050;
defparam \registerFile_inst|readData[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \registerFile_inst|out_readData[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[3] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \dataB[1]~input (
	.i(dataB[1]),
	.ibar(gnd),
	.o(\dataB[1]~input_o ));
// synopsys translate_off
defparam \dataB[1]~input .bus_hold = "false";
defparam \dataB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \decorderInstruction_inst|data[1] (
// Equation(s):
// \decorderInstruction_inst|data [1] = (GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & ((\decorderInstruction_inst|data [1]))) # (!GLOBAL(\controlUnit_inst|new_instruction~clkctrl_outclk ) & (\dataB[1]~input_o ))

	.dataa(gnd),
	.datab(\dataB[1]~input_o ),
	.datac(\decorderInstruction_inst|data [1]),
	.datad(\controlUnit_inst|new_instruction~clkctrl_outclk ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data [1]),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[1] .lut_mask = 16'hF0CC;
defparam \decorderInstruction_inst|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneive_lcell_comb \decorderInstruction_inst|out_data[1]~feeder (
// Equation(s):
// \decorderInstruction_inst|out_data[1]~feeder_combout  = \decorderInstruction_inst|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|data [1]),
	.cin(gnd),
	.combout(\decorderInstruction_inst|out_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[1]~feeder .lut_mask = 16'hFF00;
defparam \decorderInstruction_inst|out_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N17
dffeas \decorderInstruction_inst|out_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decorderInstruction_inst|out_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[1] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \registerFile_inst|reg0[1]~feeder (
// Equation(s):
// \registerFile_inst|reg0[1]~feeder_combout  = \decorderInstruction_inst|out_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decorderInstruction_inst|out_data [1]),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[1]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \registerFile_inst|reg0[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|reg0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|reg0[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
cycloneive_lcell_comb \registerFile_inst|readData[1]~8 (
// Equation(s):
// \registerFile_inst|readData[1]~8_combout  = (!\controlUnit_inst|register_wr~q  & \registerFile_inst|reg0 [1])

	.dataa(\controlUnit_inst|register_wr~q ),
	.datab(gnd),
	.datac(\registerFile_inst|reg0 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~8 .lut_mask = 16'h5050;
defparam \registerFile_inst|readData[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N29
dffeas \registerFile_inst|out_readData[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\registerFile_inst|readData[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[1] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Equal0~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Equal0~1_combout  = (!\registerFile_inst|out_readData [2] & (!\registerFile_inst|out_readData [4] & (!\registerFile_inst|out_readData [3] & !\registerFile_inst|out_readData [1])))

	.dataa(\registerFile_inst|out_readData [2]),
	.datab(\registerFile_inst|out_readData [4]),
	.datac(\registerFile_inst|out_readData [3]),
	.datad(\registerFile_inst|out_readData [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \full_print_module_inst|printModule_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|next.AGUARDO~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|next.AGUARDO~0_combout  = (\registerFile_inst|out_readData [0] & (\full_print_module_inst|printModule_inst|Equal0~0_combout  & (\full_print_module_inst|printModule_inst|state.PROCESSA~q  & 
// \full_print_module_inst|printModule_inst|Equal0~1_combout )))

	.dataa(\registerFile_inst|out_readData [0]),
	.datab(\full_print_module_inst|printModule_inst|Equal0~0_combout ),
	.datac(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datad(\full_print_module_inst|printModule_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|next.AGUARDO~0 .lut_mask = 16'h8000;
defparam \full_print_module_inst|printModule_inst|next.AGUARDO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \full_print_module_inst|printModule_inst|state.AGUARDO (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.AGUARDO .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.AGUARDO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout  = \full_print_module_inst|printModule_inst|state.AGUARDO~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \full_print_module_inst|printModule_inst|state.AGUARDO_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.AGUARDO_2 .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.AGUARDO_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector0~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector0~0_combout  = (\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ) # ((\full_print_module_inst|printModule_inst|state.SPRITE~q  & 
// \full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ))

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datac(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector0~0 .lut_mask = 16'hFCF0;
defparam \full_print_module_inst|printModule_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \VGA_sync_inst|video_enable~1 (
// Equation(s):
// \VGA_sync_inst|video_enable~1_combout  = ((!\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|pixel_x [7])) # (!\VGA_sync_inst|pixel_x [9])

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [8]),
	.datac(\VGA_sync_inst|pixel_x [7]),
	.datad(\VGA_sync_inst|pixel_x [9]),
	.cin(gnd),
	.combout(\VGA_sync_inst|video_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|video_enable~1 .lut_mask = 16'h03FF;
defparam \VGA_sync_inst|video_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector0~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector0~1_combout  = (!\full_print_module_inst|printModule_inst|Selector0~0_combout  & ((\full_print_module_inst|printModule_inst|state.RECEBE~q ) # ((!\VGA_sync_inst|LessThan1~0_combout  & 
// \VGA_sync_inst|video_enable~1_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.datab(\VGA_sync_inst|LessThan1~0_combout ),
	.datac(\full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datad(\VGA_sync_inst|video_enable~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector0~1 .lut_mask = 16'h5150;
defparam \full_print_module_inst|printModule_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \full_print_module_inst|printModule_inst|state.RECEBE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.RECEBE .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.RECEBE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|next.PROCESSA~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|next.PROCESSA~0_combout  = (!\full_print_module_inst|printModule_inst|state.RECEBE~q  & (!\VGA_sync_inst|LessThan1~0_combout  & \VGA_sync_inst|video_enable~1_combout ))

	.dataa(\full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datab(gnd),
	.datac(\VGA_sync_inst|LessThan1~0_combout ),
	.datad(\VGA_sync_inst|video_enable~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|next.PROCESSA~0 .lut_mask = 16'h0500;
defparam \full_print_module_inst|printModule_inst|next.PROCESSA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \full_print_module_inst|printModule_inst|state.PROCESSA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.PROCESSA .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.PROCESSA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector1~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector1~0_combout  = (\full_print_module_inst|printModule_inst|state.PROCESSA~q  & (((!\full_print_module_inst|printModule_inst|Equal0~1_combout ) # (!\full_print_module_inst|printModule_inst|Equal0~0_combout )) 
// # (!\registerFile_inst|out_readData [0])))

	.dataa(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datab(\registerFile_inst|out_readData [0]),
	.datac(\full_print_module_inst|printModule_inst|Equal0~0_combout ),
	.datad(\full_print_module_inst|printModule_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector1~0 .lut_mask = 16'h2AAA;
defparam \full_print_module_inst|printModule_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector35~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector35~0_combout  = (\full_print_module_inst|printModule_inst|state.PROCESSA~q ) # ((\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ) # ((\full_print_module_inst|printModule_inst|state.SPRITE~q  & 
// !\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q )))

	.dataa(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datab(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datac(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector35~0 .lut_mask = 16'hEEFE;
defparam \full_print_module_inst|printModule_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector35~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector35~1_combout  = (\full_print_module_inst|printModule_inst|Selector1~0_combout ) # ((\full_print_module_inst|printModule_inst|out_sprite_on~q  & ((\full_print_module_inst|printModule_inst|state.AGUARDO~q ) # 
// (\full_print_module_inst|printModule_inst|Selector35~0_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.datab(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\full_print_module_inst|printModule_inst|Selector35~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector35~1 .lut_mask = 16'hFAEA;
defparam \full_print_module_inst|printModule_inst|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_sprite_on~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_sprite_on~feeder_combout  = \full_print_module_inst|printModule_inst|Selector35~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|Selector35~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_sprite_on~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_on~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_sprite_on~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \full_print_module_inst|printModule_inst|out_sprite_on (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_sprite_on~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_on .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \full_print_module_inst|memory_address[10]~0 (
// Equation(s):
// \full_print_module_inst|memory_address[10]~0_combout  = !\full_print_module_inst|printModule_inst|out_sprite_on~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|memory_address[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|memory_address[10]~0 .lut_mask = 16'h00FF;
defparam \full_print_module_inst|memory_address[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \full_print_module_inst|memory_address[10]~feeder (
// Equation(s):
// \full_print_module_inst|memory_address[10]~feeder_combout  = \full_print_module_inst|memory_address[10]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|memory_address[10]~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|memory_address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|memory_address[10]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|memory_address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \full_print_module_inst|memory_address[10] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|memory_address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[10] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~0_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [0] & (\full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout  $ (VCC))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [0] & (\full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|Add2~1  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [0] & \full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout ))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|next[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~0_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~1 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~0 .lut_mask = 16'h6688;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~0_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [0]))

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|Add2~0_combout ),
	.datad(\VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0 .lut_mask = 16'hF0CC;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[0] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[0]~0 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[0]~0_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [0]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[0]~0 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \full_print_module_inst|memory_address[0] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|multiplexador_inst|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~2_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [1] & ((\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  & 
// (\full_print_module_inst|sprite_line_counter_inst|Add2~1  & VCC)) # (!\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  & (!\full_print_module_inst|sprite_line_counter_inst|Add2~1 )))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [1] & ((\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  & (!\full_print_module_inst|sprite_line_counter_inst|Add2~1 )) # 
// (!\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  & ((\full_print_module_inst|sprite_line_counter_inst|Add2~1 ) # (GND)))))
// \full_print_module_inst|sprite_line_counter_inst|Add2~3  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [1] & (!\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout  & 
// !\full_print_module_inst|sprite_line_counter_inst|Add2~1 )) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [1] & ((!\full_print_module_inst|sprite_line_counter_inst|Add2~1 ) # 
// (!\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|next[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~1 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~2_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~3 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~2 .lut_mask = 16'h9617;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~2_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [1]))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|Add2~2_combout ),
	.datad(\VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1 .lut_mask = 16'hF0AA;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[1] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[1]~1 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[1]~1_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [1]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[1]~1 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \full_print_module_inst|memory_address[1] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~4 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~4_combout  = ((\full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout  $ (\full_print_module_inst|printModule_inst|out_sprite_datas [2] $ 
// (!\full_print_module_inst|sprite_line_counter_inst|Add2~3 )))) # (GND)
// \full_print_module_inst|sprite_line_counter_inst|Add2~5  = CARRY((\full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout  & ((\full_print_module_inst|printModule_inst|out_sprite_datas [2]) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Add2~3 ))) # (!\full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout  & (\full_print_module_inst|printModule_inst|out_sprite_datas [2] & 
// !\full_print_module_inst|sprite_line_counter_inst|Add2~3 )))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|next[2]~3_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~3 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~4_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~5 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~4 .lut_mask = 16'h698E;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~4_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [2]))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2 .lut_mask = 16'hFA50;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[2] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[2]~2 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[2]~2_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [2]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[2]~2 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \full_print_module_inst|memory_address[2] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~6 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~6_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [3] & ((\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  & 
// (\full_print_module_inst|sprite_line_counter_inst|Add2~5  & VCC)) # (!\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  & (!\full_print_module_inst|sprite_line_counter_inst|Add2~5 )))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [3] & ((\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  & (!\full_print_module_inst|sprite_line_counter_inst|Add2~5 )) # 
// (!\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  & ((\full_print_module_inst|sprite_line_counter_inst|Add2~5 ) # (GND)))))
// \full_print_module_inst|sprite_line_counter_inst|Add2~7  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [3] & (!\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout  & 
// !\full_print_module_inst|sprite_line_counter_inst|Add2~5 )) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [3] & ((!\full_print_module_inst|sprite_line_counter_inst|Add2~5 ) # 
// (!\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|next[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~5 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~6_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~7 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~6 .lut_mask = 16'h9617;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~6_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [3]))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|Add2~6_combout ),
	.datad(\VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3 .lut_mask = 16'hF0AA;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[3] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[3]~3 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[3]~3_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [3]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [3]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[3]~3 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \full_print_module_inst|memory_address[3] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~8_combout  = ((\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout  $ (\full_print_module_inst|printModule_inst|out_sprite_datas [4] $ 
// (!\full_print_module_inst|sprite_line_counter_inst|Add2~7 )))) # (GND)
// \full_print_module_inst|sprite_line_counter_inst|Add2~9  = CARRY((\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout  & ((\full_print_module_inst|printModule_inst|out_sprite_datas [4]) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Add2~7 ))) # (!\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout  & (\full_print_module_inst|printModule_inst|out_sprite_datas [4] & 
// !\full_print_module_inst|sprite_line_counter_inst|Add2~7 )))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|next[4]~6_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~7 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~8_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~9 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~8 .lut_mask = 16'h698E;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~8_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [4]))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4 .lut_mask = 16'hFA50;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[4]~4 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[4]~4_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [4]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [4]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[4]~4 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \full_print_module_inst|memory_address[4] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~10 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~10_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [5] & (!\full_print_module_inst|sprite_line_counter_inst|Add2~9 )) # (!\full_print_module_inst|printModule_inst|out_sprite_datas 
// [5] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~9 ) # (GND)))
// \full_print_module_inst|sprite_line_counter_inst|Add2~11  = CARRY((!\full_print_module_inst|sprite_line_counter_inst|Add2~9 ) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [5]))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~9 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~10_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~11 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~10_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [5]))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5 .lut_mask = 16'hFA50;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[5]~5 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[5]~5_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [5]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [5]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[5]~5 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \full_print_module_inst|memory_address[5] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~12 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~12_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [6] & (\full_print_module_inst|sprite_line_counter_inst|Add2~11  $ (GND))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [6] & (!\full_print_module_inst|sprite_line_counter_inst|Add2~11  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|Add2~13  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [6] & !\full_print_module_inst|sprite_line_counter_inst|Add2~11 ))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~11 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~12_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~13 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~12_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [6]))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [6]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6 .lut_mask = 16'hFA50;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[6]~6 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[6]~6_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [6]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [6]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[6]~6 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \full_print_module_inst|memory_address[6] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~14 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~14_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [7] & (!\full_print_module_inst|sprite_line_counter_inst|Add2~13 )) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [7] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~13 ) # (GND)))
// \full_print_module_inst|sprite_line_counter_inst|Add2~15  = CARRY((!\full_print_module_inst|sprite_line_counter_inst|Add2~13 ) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [7]))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~13 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~14_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~15 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~14_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [7]))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7 .lut_mask = 16'hFA50;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[7]~7 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[7]~7_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [7]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [7]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[7]~7 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \full_print_module_inst|memory_address[7] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~16 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~16_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [8] & (\full_print_module_inst|sprite_line_counter_inst|Add2~15  $ (GND))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [8] & (!\full_print_module_inst|sprite_line_counter_inst|Add2~15  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|Add2~17  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [8] & !\full_print_module_inst|sprite_line_counter_inst|Add2~15 ))

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~15 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~16_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Add2~17 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8_combout  = (\VGA_sync_inst|pixel_x [0] & ((\full_print_module_inst|sprite_line_counter_inst|Add2~16_combout ))) # (!\VGA_sync_inst|pixel_x [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [8]))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [8]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8 .lut_mask = 16'hFA50;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[8]~8 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[8]~8_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [8]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [8]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[8]~8 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \full_print_module_inst|memory_address[8] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Add2~18 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Add2~18_combout  = \full_print_module_inst|sprite_line_counter_inst|Add2~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Add2~17 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~18 .lut_mask = 16'hF0F0;
defparam \full_print_module_inst|sprite_line_counter_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[9] (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address [9] = (\full_print_module_inst|sprite_line_counter_inst|Add2~18_combout  & \VGA_sync_inst|pixel_x [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|Add2~18_combout ),
	.datad(\VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address [9]),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[9] .lut_mask = 16'hF000;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[9]~9 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[9]~9_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [9]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [9]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[9]~9 .lut_mask = 16'hFF33;
defparam \full_print_module_inst|multiplexador_inst|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \full_print_module_inst|memory_address[9] (
	.clk(!\clk_pixel~inputclkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[9] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \full_print_module_inst|memory_address [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|memory_address [10]),
	.cin(gnd),
	.combout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \multiplexador_inst_color|out[0]~0 (
// Equation(s):
// \multiplexador_inst_color|out[0]~0_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\VGA_sync_inst|video_enable~0_combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[0]~0 .lut_mask = 16'hC0A0;
defparam \multiplexador_inst_color|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \multiplexador_inst_color|out[1]~1 (
// Equation(s):
// \multiplexador_inst_color|out[1]~1_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\VGA_sync_inst|video_enable~0_combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[1]~1 .lut_mask = 16'hA0C0;
defparam \multiplexador_inst_color|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \multiplexador_inst_color|out[2]~2 (
// Equation(s):
// \multiplexador_inst_color|out[2]~2_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\VGA_sync_inst|video_enable~0_combout ),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[2]~2 .lut_mask = 16'hC088;
defparam \multiplexador_inst_color|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \multiplexador_inst_color|out[3]~3 (
// Equation(s):
// \multiplexador_inst_color|out[3]~3_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\VGA_sync_inst|video_enable~0_combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[3]~3 .lut_mask = 16'hC0A0;
defparam \multiplexador_inst_color|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \multiplexador_inst_color|out[4]~4 (
// Equation(s):
// \multiplexador_inst_color|out[4]~4_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\VGA_sync_inst|video_enable~0_combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[4]~4 .lut_mask = 16'hE020;
defparam \multiplexador_inst_color|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneive_lcell_comb \multiplexador_inst_color|out[5]~5 (
// Equation(s):
// \multiplexador_inst_color|out[5]~5_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\VGA_sync_inst|video_enable~0_combout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[5]~5 .lut_mask = 16'h88A0;
defparam \multiplexador_inst_color|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \multiplexador_inst_color|out[6]~6 (
// Equation(s):
// \multiplexador_inst_color|out[6]~6_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\VGA_sync_inst|video_enable~0_combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[6]~6 .lut_mask = 16'hA0C0;
defparam \multiplexador_inst_color|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \multiplexador_inst_color|out[7]~7 (
// Equation(s):
// \multiplexador_inst_color|out[7]~7_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\VGA_sync_inst|video_enable~0_combout ),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[7]~7 .lut_mask = 16'hC088;
defparam \multiplexador_inst_color|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\full_print_module_inst|memory_address [10]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [10],\full_print_module_inst|memory_address [9],\full_print_module_inst|memory_address [8],\full_print_module_inst|memory_address [7],
\full_print_module_inst|memory_address [6],\full_print_module_inst|memory_address [5],\full_print_module_inst|memory_address [4],\full_print_module_inst|memory_address [3],\full_print_module_inst|memory_address [2],\full_print_module_inst|memory_address [1],
\full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \multiplexador_inst_color|out[8]~8 (
// Equation(s):
// \multiplexador_inst_color|out[8]~8_combout  = (\VGA_sync_inst|video_enable~0_combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\VGA_sync_inst|video_enable~0_combout ),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[8]~8 .lut_mask = 16'h88C0;
defparam \multiplexador_inst_color|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
cycloneive_lcell_comb \out_printtingScreen~reg0feeder (
// Equation(s):
// \out_printtingScreen~reg0feeder_combout  = \full_print_module_inst|printtingScreen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printtingScreen~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_printtingScreen~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_printtingScreen~reg0feeder .lut_mask = 16'hF0F0;
defparam \out_printtingScreen~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N27
dffeas \out_printtingScreen~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\out_printtingScreen~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_printtingScreen~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_printtingScreen~reg0 .is_wysiwyg = "true";
defparam \out_printtingScreen~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \VGA_sync_inst|Equal0~1 (
// Equation(s):
// \VGA_sync_inst|Equal0~1_combout  = (\VGA_sync_inst|pixel_x [7] & (!\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|pixel_x [4]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [7]),
	.datac(\VGA_sync_inst|pixel_x [8]),
	.datad(\VGA_sync_inst|pixel_x [4]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal0~1 .lut_mask = 16'h000C;
defparam \VGA_sync_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \VGA_sync_inst|Equal0~2 (
// Equation(s):
// \VGA_sync_inst|Equal0~2_combout  = (\VGA_sync_inst|pixel_x [0] & (\VGA_sync_inst|Equal0~0_combout  & \VGA_sync_inst|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [0]),
	.datac(\VGA_sync_inst|Equal0~0_combout ),
	.datad(\VGA_sync_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal0~2 .lut_mask = 16'hC000;
defparam \VGA_sync_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \VGA_sync_inst|hsync~0 (
// Equation(s):
// \VGA_sync_inst|hsync~0_combout  = (\VGA_sync_inst|pixel_x [5] & (\VGA_sync_inst|hsync~q  & ((!\VGA_sync_inst|pixel_x [6]) # (!\VGA_sync_inst|Equal0~2_combout )))) # (!\VGA_sync_inst|pixel_x [5] & ((\VGA_sync_inst|hsync~q ) # 
// ((\VGA_sync_inst|Equal0~2_combout  & !\VGA_sync_inst|pixel_x [6]))))

	.dataa(\VGA_sync_inst|pixel_x [5]),
	.datab(\VGA_sync_inst|Equal0~2_combout ),
	.datac(\VGA_sync_inst|hsync~q ),
	.datad(\VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\VGA_sync_inst|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|hsync~0 .lut_mask = 16'h70F4;
defparam \VGA_sync_inst|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N9
dffeas \VGA_sync_inst|hsync (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|hsync~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|hsync .is_wysiwyg = "true";
defparam \VGA_sync_inst|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \VGA_sync_inst|always3~0 (
// Equation(s):
// \VGA_sync_inst|always3~0_combout  = (\VGA_sync_inst|pixel_y [3] & (!\VGA_sync_inst|pixel_y [4] & !\VGA_sync_inst|pixel_y [0]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [3]),
	.datac(\VGA_sync_inst|pixel_y [4]),
	.datad(\VGA_sync_inst|pixel_y [0]),
	.cin(gnd),
	.combout(\VGA_sync_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|always3~0 .lut_mask = 16'h000C;
defparam \VGA_sync_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \VGA_sync_inst|always3~1 (
// Equation(s):
// \VGA_sync_inst|always3~1_combout  = (\VGA_sync_inst|Equal4~1_combout  & (\VGA_sync_inst|LessThan1~0_combout  & \VGA_sync_inst|always3~0_combout ))

	.dataa(\VGA_sync_inst|Equal4~1_combout ),
	.datab(gnd),
	.datac(\VGA_sync_inst|LessThan1~0_combout ),
	.datad(\VGA_sync_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|always3~1 .lut_mask = 16'hA000;
defparam \VGA_sync_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \VGA_sync_inst|vsync~0 (
// Equation(s):
// \VGA_sync_inst|vsync~0_combout  = (\VGA_sync_inst|always3~1_combout  & ((\VGA_sync_inst|pixel_y [1] & ((\VGA_sync_inst|vsync~q ) # (!\VGA_sync_inst|pixel_y [2]))) # (!\VGA_sync_inst|pixel_y [1] & (\VGA_sync_inst|vsync~q  & !\VGA_sync_inst|pixel_y [2])))) 
// # (!\VGA_sync_inst|always3~1_combout  & (((\VGA_sync_inst|vsync~q ))))

	.dataa(\VGA_sync_inst|always3~1_combout ),
	.datab(\VGA_sync_inst|pixel_y [1]),
	.datac(\VGA_sync_inst|vsync~q ),
	.datad(\VGA_sync_inst|pixel_y [2]),
	.cin(gnd),
	.combout(\VGA_sync_inst|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|vsync~0 .lut_mask = 16'hD0F8;
defparam \VGA_sync_inst|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \VGA_sync_inst|vsync (
	.clk(\clk_pixel~inputclkctrl_outclk ),
	.d(\VGA_sync_inst|vsync~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|vsync .is_wysiwyg = "true";
defparam \VGA_sync_inst|vsync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \clk_en~input (
	.i(clk_en),
	.ibar(gnd),
	.o(\clk_en~input_o ));
// synopsys translate_off
defparam \clk_en~input .bus_hold = "false";
defparam \clk_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \dataA[14]~input (
	.i(dataA[14]),
	.ibar(gnd),
	.o(\dataA[14]~input_o ));
// synopsys translate_off
defparam \dataA[14]~input .bus_hold = "false";
defparam \dataA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \dataA[15]~input (
	.i(dataA[15]),
	.ibar(gnd),
	.o(\dataA[15]~input_o ));
// synopsys translate_off
defparam \dataA[15]~input .bus_hold = "false";
defparam \dataA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \dataA[16]~input (
	.i(dataA[16]),
	.ibar(gnd),
	.o(\dataA[16]~input_o ));
// synopsys translate_off
defparam \dataA[16]~input .bus_hold = "false";
defparam \dataA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \dataA[17]~input (
	.i(dataA[17]),
	.ibar(gnd),
	.o(\dataA[17]~input_o ));
// synopsys translate_off
defparam \dataA[17]~input .bus_hold = "false";
defparam \dataA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \dataA[18]~input (
	.i(dataA[18]),
	.ibar(gnd),
	.o(\dataA[18]~input_o ));
// synopsys translate_off
defparam \dataA[18]~input .bus_hold = "false";
defparam \dataA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \dataA[19]~input (
	.i(dataA[19]),
	.ibar(gnd),
	.o(\dataA[19]~input_o ));
// synopsys translate_off
defparam \dataA[19]~input .bus_hold = "false";
defparam \dataA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \dataA[20]~input (
	.i(dataA[20]),
	.ibar(gnd),
	.o(\dataA[20]~input_o ));
// synopsys translate_off
defparam \dataA[20]~input .bus_hold = "false";
defparam \dataA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \dataA[21]~input (
	.i(dataA[21]),
	.ibar(gnd),
	.o(\dataA[21]~input_o ));
// synopsys translate_off
defparam \dataA[21]~input .bus_hold = "false";
defparam \dataA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \dataA[22]~input (
	.i(dataA[22]),
	.ibar(gnd),
	.o(\dataA[22]~input_o ));
// synopsys translate_off
defparam \dataA[22]~input .bus_hold = "false";
defparam \dataA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \dataA[23]~input (
	.i(dataA[23]),
	.ibar(gnd),
	.o(\dataA[23]~input_o ));
// synopsys translate_off
defparam \dataA[23]~input .bus_hold = "false";
defparam \dataA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \dataA[24]~input (
	.i(dataA[24]),
	.ibar(gnd),
	.o(\dataA[24]~input_o ));
// synopsys translate_off
defparam \dataA[24]~input .bus_hold = "false";
defparam \dataA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \dataA[25]~input (
	.i(dataA[25]),
	.ibar(gnd),
	.o(\dataA[25]~input_o ));
// synopsys translate_off
defparam \dataA[25]~input .bus_hold = "false";
defparam \dataA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \dataA[26]~input (
	.i(dataA[26]),
	.ibar(gnd),
	.o(\dataA[26]~input_o ));
// synopsys translate_off
defparam \dataA[26]~input .bus_hold = "false";
defparam \dataA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \dataA[27]~input (
	.i(dataA[27]),
	.ibar(gnd),
	.o(\dataA[27]~input_o ));
// synopsys translate_off
defparam \dataA[27]~input .bus_hold = "false";
defparam \dataA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \dataA[28]~input (
	.i(dataA[28]),
	.ibar(gnd),
	.o(\dataA[28]~input_o ));
// synopsys translate_off
defparam \dataA[28]~input .bus_hold = "false";
defparam \dataA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \dataA[29]~input (
	.i(dataA[29]),
	.ibar(gnd),
	.o(\dataA[29]~input_o ));
// synopsys translate_off
defparam \dataA[29]~input .bus_hold = "false";
defparam \dataA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \dataA[30]~input (
	.i(dataA[30]),
	.ibar(gnd),
	.o(\dataA[30]~input_o ));
// synopsys translate_off
defparam \dataA[30]~input .bus_hold = "false";
defparam \dataA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \dataA[31]~input (
	.i(dataA[31]),
	.ibar(gnd),
	.o(\dataA[31]~input_o ));
// synopsys translate_off
defparam \dataA[31]~input .bus_hold = "false";
defparam \dataA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \dataB[9]~input (
	.i(dataB[9]),
	.ibar(gnd),
	.o(\dataB[9]~input_o ));
// synopsys translate_off
defparam \dataB[9]~input .bus_hold = "false";
defparam \dataB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \dataB[10]~input (
	.i(dataB[10]),
	.ibar(gnd),
	.o(\dataB[10]~input_o ));
// synopsys translate_off
defparam \dataB[10]~input .bus_hold = "false";
defparam \dataB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \dataB[11]~input (
	.i(dataB[11]),
	.ibar(gnd),
	.o(\dataB[11]~input_o ));
// synopsys translate_off
defparam \dataB[11]~input .bus_hold = "false";
defparam \dataB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \dataB[12]~input (
	.i(dataB[12]),
	.ibar(gnd),
	.o(\dataB[12]~input_o ));
// synopsys translate_off
defparam \dataB[12]~input .bus_hold = "false";
defparam \dataB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \dataB[13]~input (
	.i(dataB[13]),
	.ibar(gnd),
	.o(\dataB[13]~input_o ));
// synopsys translate_off
defparam \dataB[13]~input .bus_hold = "false";
defparam \dataB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \dataB[14]~input (
	.i(dataB[14]),
	.ibar(gnd),
	.o(\dataB[14]~input_o ));
// synopsys translate_off
defparam \dataB[14]~input .bus_hold = "false";
defparam \dataB[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \dataB[15]~input (
	.i(dataB[15]),
	.ibar(gnd),
	.o(\dataB[15]~input_o ));
// synopsys translate_off
defparam \dataB[15]~input .bus_hold = "false";
defparam \dataB[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \dataB[16]~input (
	.i(dataB[16]),
	.ibar(gnd),
	.o(\dataB[16]~input_o ));
// synopsys translate_off
defparam \dataB[16]~input .bus_hold = "false";
defparam \dataB[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \dataB[17]~input (
	.i(dataB[17]),
	.ibar(gnd),
	.o(\dataB[17]~input_o ));
// synopsys translate_off
defparam \dataB[17]~input .bus_hold = "false";
defparam \dataB[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \dataB[18]~input (
	.i(dataB[18]),
	.ibar(gnd),
	.o(\dataB[18]~input_o ));
// synopsys translate_off
defparam \dataB[18]~input .bus_hold = "false";
defparam \dataB[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \dataB[19]~input (
	.i(dataB[19]),
	.ibar(gnd),
	.o(\dataB[19]~input_o ));
// synopsys translate_off
defparam \dataB[19]~input .bus_hold = "false";
defparam \dataB[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \dataB[20]~input (
	.i(dataB[20]),
	.ibar(gnd),
	.o(\dataB[20]~input_o ));
// synopsys translate_off
defparam \dataB[20]~input .bus_hold = "false";
defparam \dataB[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \dataB[21]~input (
	.i(dataB[21]),
	.ibar(gnd),
	.o(\dataB[21]~input_o ));
// synopsys translate_off
defparam \dataB[21]~input .bus_hold = "false";
defparam \dataB[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \dataB[22]~input (
	.i(dataB[22]),
	.ibar(gnd),
	.o(\dataB[22]~input_o ));
// synopsys translate_off
defparam \dataB[22]~input .bus_hold = "false";
defparam \dataB[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \dataB[23]~input (
	.i(dataB[23]),
	.ibar(gnd),
	.o(\dataB[23]~input_o ));
// synopsys translate_off
defparam \dataB[23]~input .bus_hold = "false";
defparam \dataB[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \dataB[24]~input (
	.i(dataB[24]),
	.ibar(gnd),
	.o(\dataB[24]~input_o ));
// synopsys translate_off
defparam \dataB[24]~input .bus_hold = "false";
defparam \dataB[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \dataB[25]~input (
	.i(dataB[25]),
	.ibar(gnd),
	.o(\dataB[25]~input_o ));
// synopsys translate_off
defparam \dataB[25]~input .bus_hold = "false";
defparam \dataB[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \dataB[26]~input (
	.i(dataB[26]),
	.ibar(gnd),
	.o(\dataB[26]~input_o ));
// synopsys translate_off
defparam \dataB[26]~input .bus_hold = "false";
defparam \dataB[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \dataB[27]~input (
	.i(dataB[27]),
	.ibar(gnd),
	.o(\dataB[27]~input_o ));
// synopsys translate_off
defparam \dataB[27]~input .bus_hold = "false";
defparam \dataB[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \dataB[28]~input (
	.i(dataB[28]),
	.ibar(gnd),
	.o(\dataB[28]~input_o ));
// synopsys translate_off
defparam \dataB[28]~input .bus_hold = "false";
defparam \dataB[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \dataB[29]~input (
	.i(dataB[29]),
	.ibar(gnd),
	.o(\dataB[29]~input_o ));
// synopsys translate_off
defparam \dataB[29]~input .bus_hold = "false";
defparam \dataB[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \dataB[30]~input (
	.i(dataB[30]),
	.ibar(gnd),
	.o(\dataB[30]~input_o ));
// synopsys translate_off
defparam \dataB[30]~input .bus_hold = "false";
defparam \dataB[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \dataB[31]~input (
	.i(dataB[31]),
	.ibar(gnd),
	.o(\dataB[31]~input_o ));
// synopsys translate_off
defparam \dataB[31]~input .bus_hold = "false";
defparam \dataB[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \dataA[13]~input (
	.i(dataA[13]),
	.ibar(gnd),
	.o(\dataA[13]~input_o ));
// synopsys translate_off
defparam \dataA[13]~input .bus_hold = "false";
defparam \dataA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \dataA[9]~input (
	.i(dataA[9]),
	.ibar(gnd),
	.o(\dataA[9]~input_o ));
// synopsys translate_off
defparam \dataA[9]~input .bus_hold = "false";
defparam \dataA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \dataA[10]~input (
	.i(dataA[10]),
	.ibar(gnd),
	.o(\dataA[10]~input_o ));
// synopsys translate_off
defparam \dataA[10]~input .bus_hold = "false";
defparam \dataA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \dataA[11]~input (
	.i(dataA[11]),
	.ibar(gnd),
	.o(\dataA[11]~input_o ));
// synopsys translate_off
defparam \dataA[11]~input .bus_hold = "false";
defparam \dataA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \dataA[12]~input (
	.i(dataA[12]),
	.ibar(gnd),
	.o(\dataA[12]~input_o ));
// synopsys translate_off
defparam \dataA[12]~input .bus_hold = "false";
defparam \dataA[12]~input .simulate_z_as = "z";
// synopsys translate_on

assign R[0] = \R[0]~output_o ;

assign R[1] = \R[1]~output_o ;

assign R[2] = \R[2]~output_o ;

assign G[0] = \G[0]~output_o ;

assign G[1] = \G[1]~output_o ;

assign G[2] = \G[2]~output_o ;

assign B[0] = \B[0]~output_o ;

assign B[1] = \B[1]~output_o ;

assign B[2] = \B[2]~output_o ;

assign out_printtingScreen = \out_printtingScreen~output_o ;

assign out_hsync = \out_hsync~output_o ;

assign out_vsync = \out_vsync~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
