{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487926494774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487926494774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 03:54:54 2017 " "Processing started: Fri Feb 24 03:54:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487926494774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487926494774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment1_frame -c assignment1_frame " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment1_frame -c assignment1_frame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487926494775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487926495174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487926495225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487926495225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment1_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file assignment1_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 assignment1_frame " "Found entity 1: assignment1_frame" {  } { { "assignment1_frame.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/assignment1_frame.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487926495228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487926495228 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Verilog1.v(9) " "Verilog HDL Event Control warning at Verilog1.v(9): Event Control contains a complex event expression" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 9 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1487926495230 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" Verilog1.v(11) " "Verilog HDL syntax error at Verilog1.v(11) near text \"<=\";  expecting \"=\"" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487926495230 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Verilog1.v(16) " "Verilog HDL Event Control warning at Verilog1.v(16): Event Control contains a complex event expression" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 16 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1487926495230 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" Verilog1.v(19) " "Verilog HDL syntax error at Verilog1.v(19) near text \"<=\";  expecting \"=\"" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487926495230 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Verilog1.v(24) " "Verilog HDL Event Control warning at Verilog1.v(24): Event Control contains a complex event expression" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1487926495230 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" Verilog1.v(27) " "Verilog HDL syntax error at Verilog1.v(27) near text \"<=\";  expecting \"=\"" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487926495231 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "xmax Verilog1.v(1) " "Ignored design unit \"xmax\" at Verilog1.v(1) due to previous errors" {  } { { "Verilog1.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 1/assignment1_restored/Verilog1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1487926495231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487926495231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487926495287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 24 03:54:55 2017 " "Processing ended: Fri Feb 24 03:54:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487926495287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487926495287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487926495287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487926495287 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487926495859 ""}
