# wb_ram_bus_mux
Tiny Wishbone MUX for two memory blocks (OpenRAM + HyperRAM)
