// Seed: 4131614044
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  type_4(
      id_1, 1, id_1, id_0
  );
  reg id_3 = id_2 + 1;
  always @(posedge id_0 or posedge 1) begin
    if (id_2 || id_1) id_3 <= id_0;
    else id_3 = 1;
  end
endmodule
