// -----------------------------------------------------------------------------
// Simulation: HW3_ipdc
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
../testbench/testbench.v
/usr/cad/designkit/digital/T13/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v

// memory file
// -----------------------------------------------------------------------------
../sram_256x8/sram_256x8.v
../sram_512x8/sram_512x8.v
../sram_4096x8/sram_4096x8.v


// design files
// -----------------------------------------------------------------------------
../SYN/Netlist/SpMDV_syn.v