
Efinity Interface Designer Report
Version: 2019.3.272
Date: 2020-02-05 15:53

Copyright (C) 2017 - 2019 Efinix Inc. All rights reserved.

Device: T20F256
Project: DEMO

Package: 256-ball FBGA (final)
Timing Model: C4 (final)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. GPIO Usage Summary
   7. PLL Usage Summary
   8. LVDS Rx Usage Summary
   9. LVDS Tx Usage Summary
   10. Clock Mux Usage Summary
   11. Configuration Control Usage Summary
   12. JTAG Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
clkmux: 2 / 2 (100.0%)
control: 0 / 1 (0.0%)
gpio: 4 / 141 (2.84%)
jtag: 1 / 2 (50.0%)
lvds_bg: 0 / 1 (0.0%)
lvds_rx: 0 / 14 (0.0%)
lvds_tx: 0 / 13 (0.0%)
pll: 1 / 5 (20.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: DEMO.interface.csv
Peripheral Block Configuration: DEMO.lpf
Pinout Report: DEMO.pinout.csv
Timing Report: DEMO.pt_timing.rpt
Timing SDC Template: DEMO.pt.sdc
Verilog Template: DEMO_template.v
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+-----------+----------------------+
|  I/O Bank |     I/O Standard     |
+-----------+----------------------+
|     1A    | 3.3 V LVTTL / LVCMOS |
|   1B_1C   | 3.3 V LVTTL / LVCMOS |
|   1D_1E   | 3.3 V LVTTL / LVCMOS |
|  3A_3B_3C | 3.3 V LVTTL / LVCMOS |
|   3D_3E   | 3.3 V LVTTL / LVCMOS |
|     4A    | 3.3 V LVTTL / LVCMOS |
|     4B    | 3.3 V LVTTL / LVCMOS |
| BR_CORNER |        1.2 V         |
| TL_CORNER |        1.2 V         |
| TR_CORNER |        1.2 V         |
+-----------+----------------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+----------+-----------------+------+
| Pin Name |     Resource    | Type |
+----------+-----------------+------+
|   clk    | PLL_BR0.CLKOUT0 | GCLK |
+----------+-----------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      B       |      1/16      |
|      L0      |      0/4       |
|      L1      |      0/4       |
|      L2      |      0/4       |
|      R0      |      0/4       |
|      R1      |      0/4       |
|      R2      |      0/4       |
|      T       |      0/16      |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------+-----------+-------+----------+--------------+----------+-----------------+-------------+
| Instance Name |  Resource |  Mode | Register | Clock Region | I/O Bank |     Pad Name    | Package Pin |
+---------------+-----------+-------+----------+--------------+----------+-----------------+-------------+
|     mosi_i    |  GPIOL_46 | input |          |              |  1D_1E   |     GPIOL_46    |      D3     |
|     pll_in    | GPIOR_157 | input |          |              |  3D_3E   | GPIOR_157_PLLIN |     L13     |
|   spi_clk_i   |  GPIOL_44 | input |          |              |  1D_1E   |     GPIOL_44    |      B1     |
|    spi_ss_i   |  GPIOL_48 | input |          |              |  1D_1E   |     GPIOL_48    |      C3     |
+---------------+-----------+-------+----------+--------------+----------+-----------------+-------------+


Input GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+--------------+-----------------+------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger | DDIO |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------+
|     mosi_i    |   mosi_i  |                     |                 |     none     |     Disable     | none |
|     pll_in    |           |        pll_in       |                 |     none     |     Disable     | none |
|   spi_clk_i   | spi_clk_i |                     |                 |     none     |     Disable     | none |
|    spi_ss_i   |  spi_ss_i |                     |                 |     none     |     Disable     | none |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------+

---------- GPIO Usage Summary (end) ----------

---------- 7. PLL Usage Summary (begin) ----------

+---------------+----------+--------------+----------------+-----------------+---------------+----------------+---------+---------+---------+
| Instance Name | Resource | Clock Region | Ref Clock Mode | Reference Clock | Feedback Mode | Feedback Clock | Clkout0 | Clkout1 | Clkout2 |
+---------------+----------+--------------+----------------+-----------------+---------------+----------------+---------+---------+---------+
|   pll_inst1   | PLL_BR0  |              |    external    |      pll_in     |    internal   |      clk       |   clk   |         |         |
+---------------+----------+--------------+----------------+-----------------+---------------+----------------+---------+---------+---------+

Instance Name                 : pll_inst1
Resource                      : PLL_BR0
Locked Pin Name               : rstn
Reference Clock Mode          : external
Reference Clock Resource      : GPIOR_157
Reference Clock               : pll_in
Feedback Mode                 : internal

Reference Clock Frequency     : 50.00 MHz
Reference Clock Period        : 20.00 ns
Multiplier (M)                : 30
Pre-Divider (N)               : 1
VCO Frequency                 : 1500.00 MHz
Post-Divider (O)              : 1
PLL Frequency                 : 1500.00 MHz

Output Clock 0
Clock Pin Name                : clk
Output Divider                : 150
Output Phase Shift            : 0
Output Frequency              : 10.00 MHz
Output Period                 : 100.00 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 50.00 MHz * (30/1)
	    = 1500.00 MHz
	PLL = VCO / O
	    = 1500.00 MHz / 1
	    = 1500.00 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 1500.00 MHz / 150
	        = 10.00 MHz

SDC Constraints:
	create_clock -period 100.00 clk

---------- PLL Usage Summary (end) ----------

---------- 8. LVDS Rx Usage Summary (begin) ----------

No LVDS Rx was configured

---------- LVDS Rx Usage Summary (end) ----------

---------- 9. LVDS Tx Usage Summary (begin) ----------

No LVDS Tx was configured

---------- LVDS Tx Usage Summary (end) ----------

---------- 10. Clock Mux Usage Summary (begin) ----------

+----------+-----------------+
| Resource | Output Assigned |
+----------+-----------------+
| CLKMUX_R |        1        |
+----------+-----------------+

Resource: CLKMUX_R

Clock mux assignment:

+-----------------+-----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+
|  Input Resource | Clock Pin |  Status  | RCLK[0] | RCLK[1] | RCLK[2] | RCLK[3] | RCLK[4] | RCLK[5] | RCLK[6] | RCLK[7] |
+-----------------+-----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+
|                 |           | Selected |   clk   |         |         |         |         |         |         |         |
|   GPIOR_127.IN  |           |          |    -    |         |         |         |    O    |         |         |         |
|   GPIOR_126.IN  |           |          |         |    O    |         |         |         |    O    |         |         |
|   GPIOR_125.IN  |           |          |         |         |    O    |         |         |         |    O    |         |
|   GPIOR_124.IN  |           |          |         |         |         |    O    |         |         |         |    O    |
|   GPIOR_123.IN  |           |          |    -    |         |         |         |    O    |         |         |         |
|   GPIOR_122.IN  |           |          |         |    O    |         |         |         |    O    |         |         |
|   GPIOR_121.IN  |           |          |         |         |    O    |         |         |         |    O    |         |
|   GPIOR_120.IN  |           |          |         |         |         |    O    |         |         |         |    O    |
| PLL_TR0.CLKOUT0 |           |          |    -    |         |         |         |         |         |    O    |         |
| PLL_TR0.CLKOUT1 |           |          |         |    O    |    O    |         |         |         |         |         |
| PLL_TR0.CLKOUT2 |           |          |         |    O    |    O    |         |         |         |         |         |
| PLL_TR1.CLKOUT0 |           |          |         |         |         |    O    |         |         |         |    O    |
| PLL_TR1.CLKOUT1 |           |          |         |         |         |         |    O    |    O    |         |         |
| PLL_TR1.CLKOUT2 |           |          |         |         |         |         |    O    |    O    |         |         |
| PLL_BR0.CLKOUT0 |    clk    |  Routed  |    ^    |         |         |         |         |         |         |    O    |
| PLL_BR0.CLKOUT1 |           |          |         |    O    |    O    |         |         |         |         |         |
| PLL_BR0.CLKOUT2 |           |          |         |    O    |    O    |         |         |         |         |         |
+-----------------+-----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+

*NOTE
 : No connection from input to mux output
O: Available input to mux output connection
^: Input assigned to mux output
-: Unavailable (used) input to mux output connection

---------- Clock Mux Usage Summary (end) ----------

---------- 11. Configuration Control Usage Summary (begin) ----------

No Configuration Control was configured

---------- Configuration Control Usage Summary (end) ----------

---------- 12. JTAG Usage Summary (begin) ----------

Instance Name                                     : jtag_inst1

Resource                                          : JTAG_USER1

Capture Pin Name                                  : jtag_inst1_CAPTURE
Gated Test Clock Pin Name                         : jtag_inst1_DRCK
Reset Pin Name                                    : jtag_inst1_RESET
Run Test Pin Name                                 : jtag_inst1_RUNTEST
User Instruction Active Pin Name                  : jtag_inst1_SEL
Shift Pin Name                                    : jtag_inst1_SHIFT
Test Clock Pin Name                               : jtag_inst1_TCK
Test Data Pin Name                                : jtag_inst1_TDI
Test Data Pin Name                                : jtag_inst1_TDO
Test Mode Select Pin Name                         : jtag_inst1_TMS
Update Pin Name                                   : jtag_inst1_UPDATE

---------- JTAG Usage Summary (end) ----------
