`include "defines.v"

module i_bitRam(
input reset,
input clk,
input bitRamEn,
input bitRamRw,
input bitRamIn,
input [`bitRamAddrLen-1:0] bitRamAddr,
input bitRamOut,
input bitRam [`bitRamDepth-1:0]
);

assert property(@(posedge clk) (bitRamEn & bitRamRw) |-> (bitRamOut == bitRam[bitRamAddr]));assert property(@(posedge clk) (bitRamEn & ~bitRamRw) |-> (bitRam[bitRamAddr] == bitRamIn));assert property(@(posedge clk) (~bitRamEn) |-> (bitRamOut == 1'bZ));assert property(@(posedge clk) (bitRamOut) |-> (bitRam[bitRamAddr]));
endmodule