// Seed: 1826919062
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  ;
  assign id_4[1] = 1;
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    input  uwire id_2
    , id_11,
    output tri0  id_3,
    input  wand  id_4,
    output uwire id_5,
    output uwire id_6,
    output wor   id_7,
    input  tri   id_8,
    input  wire  id_9
);
  wire id_12;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
