{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579907817826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579907817827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 18:16:57 2020 " "Processing started: Fri Jan 24 18:16:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579907817827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907817827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newServo -c newServo " "Command: quartus_map --read_settings_files=on --write_settings_files=off newServo -c newServo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907817827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579907818261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579907818261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador24seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador24seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador24seg-solution " "Found design unit 1: contador24seg-solution" {  } { { "contador24seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador24seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828401 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador24seg " "Found entity 1: contador24seg" {  } { { "contador24seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador24seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-intensidad " "Found design unit 1: comparador-intensidad" {  } { { "comparador.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/comparador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828403 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWM " "Found design unit 1: PWM-PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828405 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828408 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KK " "Found entity 1: KK" {  } { { "KK.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_3seg-sol " "Found design unit 1: contador_3seg-sol" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828411 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_3seg " "Found entity 1: contador_3seg" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907828411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KK " "Elaborating entity \"KK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579907828446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst4 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst4\"" {  } { { "KK.bdf" "inst4" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 232 536 712 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907828448 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWM PWM.vhd(33) " "VHDL Process Statement warning at PWM.vhd(33): inferring latch(es) for signal or variable \"PWM\", which holds its previous value in one or more paths through the process" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579907828448 "|KK|PWM:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWM PWM.vhd(33) " "Inferred latch for \"PWM\" at PWM.vhd(33)" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828448 "|KK|PWM:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3seg contador_3seg:inst6 " "Elaborating entity \"contador_3seg\" for hierarchy \"contador_3seg:inst6\"" {  } { { "KK.bdf" "inst6" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 400 848 1008 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907828449 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tres_seg contador_3seg.vhd(15) " "VHDL Process Statement warning at contador_3seg.vhd(15): inferring latch(es) for signal or variable \"tres_seg\", which holds its previous value in one or more paths through the process" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579907828450 "|KK|contador_3seg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tres_seg contador_3seg.vhd(15) " "Inferred latch for \"tres_seg\" at contador_3seg.vhd(15)" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907828450 "|KK|contador_3seg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst3 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst3\"" {  } { { "KK.bdf" "inst3" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 312 408 648 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907828450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst7 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst7\"" {  } { { "KK.bdf" "inst7" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 208 1280 1440 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907828451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador24seg contador24seg:inst " "Elaborating entity \"contador24seg\" for hierarchy \"contador24seg:inst\"" {  } { { "KK.bdf" "inst" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 208 1024 1216 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907828452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PWM:inst4\|PWM " "Latch PWM:inst4\|PWM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_3seg:inst6\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_3seg:inst6\|Q\[2\]" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579907828883 ""}  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579907828883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579907828998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579907829513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907829513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579907829564 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579907829564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579907829564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579907829564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579907829582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 18:17:09 2020 " "Processing ended: Fri Jan 24 18:17:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579907829582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579907829582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579907829582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907829582 ""}
