

================================================================
== Vivado HLS Report for 'ANN'
================================================================
* Date:           Sun May  6 22:50:51 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       FULL-OPT
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|      6.56|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- neuronLoop_resultNeuronLoop  |   28|   28|        21|          1|          1|     9|    yes   |
        |- resultNeuronLoop             |   21|   21|         7|          -|          -|     3|    no    |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1142|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     16|   1481|   1763|
|Memory           |        6|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    287|
|Register         |        0|      -|   1746|    256|
+-----------------+---------+-------+-------+-------+
|Total            |        6|     16|   3227|   3448|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        5|     20|      9|     19|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |TOPANN_dcmp_64ns_bkb_U1  |TOPANN_dcmp_64ns_bkb  |        0|      0|  130|  469|
    |TOPANN_dcmp_64ns_bkb_U2  |TOPANN_dcmp_64ns_bkb  |        0|      0|  130|  469|
    |TOPANN_mul_10ns_3eOg_U5  |TOPANN_mul_10ns_3eOg  |        0|      4|  170|   51|
    |TOPANN_mul_10ns_3eOg_U7  |TOPANN_mul_10ns_3eOg  |        0|      4|  170|   51|
    |TOPANN_mul_32s_26fYi_U6  |TOPANN_mul_32s_26fYi  |        0|      4|  166|   49|
    |TOPANN_mul_32s_32dEe_U4  |TOPANN_mul_32s_32dEe  |        0|      4|  166|   49|
    |TOPANN_sitodp_32ncud_U3  |TOPANN_sitodp_32ncud  |        0|      0|  549|  625|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1481| 1763|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |coeTanSig_V_U  |ANN_coeTanSig_V  |        6|  0|   0|  4096|   25|     1|       102400|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total          |                 |        6|  0|   0|  4096|   25|     1|       102400|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |exp_V_1_fu_582_p2              |     +    |      0|  0|  18|           6|          11|
    |exp_V_s_fu_879_p2              |     +    |      0|  0|  18|           6|          11|
    |i_1_fu_346_p2                  |     +    |      0|  0|  10|           1|           2|
    |i_fu_692_p2                    |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_312_p2  |     +    |      0|  0|  13|           4|           1|
    |neuronIndex_1_fu_318_p2        |     +    |      0|  0|  10|           1|           2|
    |p_Val2_10_fu_482_p2            |     +    |      0|  0|  39|          32|          32|
    |p_Val2_1_fu_488_p2             |     +    |      0|  0|  39|          32|          32|
    |p_Val2_2_fu_704_p2             |     +    |      0|  0|  39|          32|          32|
    |p_Val2_4_fu_737_p2             |     +    |      0|  0|  65|          58|          58|
    |p_Val2_7_fu_434_p2             |     +    |      0|  0|  71|          64|          64|
    |p_Val2_s_48_fu_785_p2          |     +    |      0|  0|  39|          32|          32|
    |r_V_2_fu_502_p2                |     +    |      0|  0|  40|          27|          33|
    |r_V_fu_799_p2                  |     +    |      0|  0|  40|          27|          33|
    |ret_V_1_fu_843_p2              |     +    |      0|  0|  27|           1|          20|
    |ret_V_4_fu_546_p2              |     +    |      0|  0|  27|           1|          20|
    |tmp_4_fu_379_p2                |     +    |      0|  0|   8|           5|           5|
    |tmp_5_fu_366_p2                |     -    |      0|  0|   8|           5|           5|
    |qb_assign_1_fu_775_p2          |    and   |      0|  0|   8|           1|           1|
    |qb_assign_3_fu_472_p2          |    and   |      0|  0|   8|           1|           1|
    |sel_tmp9_fu_948_p2             |    and   |      0|  0|   8|           1|           1|
    |sel_tmp_fu_651_p2              |    and   |      0|  0|   8|           1|           1|
    |tmp_20_fu_928_p2               |    and   |      0|  0|   8|           1|           1|
    |tmp_25_fu_938_p2               |    and   |      0|  0|   8|           1|           1|
    |tmp_30_fu_631_p2               |    and   |      0|  0|   8|           1|           1|
    |tmp_33_fu_641_p2               |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_fu_306_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_i1_fu_686_p2          |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i7_fu_324_p2          |   icmp   |      0|  0|   8|           2|           2|
    |ifzero_fu_390_p2               |   icmp   |      0|  0|   8|           2|           2|
    |notlhs8_fu_901_p2              |   icmp   |      0|  0|  13|          11|           2|
    |notlhs_fu_604_p2               |   icmp   |      0|  0|  13|          11|           2|
    |notrhs9_fu_907_p2              |   icmp   |      0|  0|  29|          52|           1|
    |notrhs_fu_610_p2               |   icmp   |      0|  0|  29|          52|           1|
    |r_4_fu_742_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |r_fu_439_p2                    |   icmp   |      0|  0|  18|          23|           1|
    |tmp_13_fu_838_p2               |   icmp   |      0|  0|  18|          24|           1|
    |tmp_16_fu_541_p2               |   icmp   |      0|  0|  18|          24|           1|
    |tmp_7_fu_494_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_791_p2                |   icmp   |      0|  0|  18|          32|           1|
    |r_i_i_i_i1_fu_770_p2           |    or    |      0|  0|   8|           1|           1|
    |r_i_i_i_i_fu_467_p2            |    or    |      0|  0|   8|           1|           1|
    |sel_tmp14_demorgan_fu_970_p2   |    or    |      0|  0|   8|           1|           1|
    |sel_tmp1_fu_657_p2             |    or    |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_954_p2             |    or    |      0|  0|   8|           1|           1|
    |sel_tmp5_demorgan_fu_673_p2    |    or    |      0|  0|   8|           1|           1|
    |tmp_17_fu_913_p2               |    or    |      0|  0|   8|           1|           1|
    |tmp_28_fu_616_p2               |    or    |      0|  0|   8|           1|           1|
    |ap_return                      |  select  |      0|  0|  26|           1|          26|
    |i_0_i_mid2_fu_330_p3           |  select  |      0|  0|   2|           1|           1|
    |layerResult_0_V_d0             |  select  |      0|  0|  26|           1|          26|
    |p_0_0_i1_fu_857_p3             |  select  |      0|  0|  20|           1|          20|
    |p_0_0_i_fu_560_p3              |  select  |      0|  0|  20|           1|          20|
    |p_i1_fu_849_p3                 |  select  |      0|  0|  20|           1|          20|
    |p_i_fu_552_p3                  |  select  |      0|  0|  20|           1|          20|
    |sel_tmp2_fu_662_p3             |  select  |      0|  0|  26|           1|          25|
    |sel_tmp4_fu_959_p3             |  select  |      0|  0|  26|           1|          25|
    |tmp_11_fu_415_p3               |  select  |      0|  0|  32|           1|           1|
    |tmp_4_mid2_v_fu_338_p3         |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   8|           2|           1|
    |tmp_21_fu_932_p2               |    xor   |      0|  0|   8|           1|           2|
    |tmp_26_fu_942_p2               |    xor   |      0|  0|   8|           1|           2|
    |tmp_31_fu_635_p2               |    xor   |      0|  0|   8|           1|           2|
    |tmp_34_fu_645_p2               |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1142|         664|         629|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20              |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i_phi_fu_259_p4        |    9|          2|    2|          4|
    |ap_phi_mux_neuronIndex_phi_fu_236_p4  |    9|          2|    2|          4|
    |ap_phi_mux_p_Val2_8_phi_fu_247_p4     |    9|          2|   32|         64|
    |coeTanSig_V_address0                  |   15|          3|   12|         36|
    |grp_fu_289_p0                         |   15|          3|   64|        192|
    |grp_fu_294_p0                         |   15|          3|   64|        192|
    |grp_fu_299_p0                         |   15|          3|   32|         96|
    |i_0_i1_reg_278                        |    9|          2|    2|          4|
    |i_0_i_reg_255                         |    9|          2|    2|          4|
    |indvar_flatten_reg_221                |    9|          2|    4|          8|
    |layerResult_0_V_address0              |   15|          3|    2|          6|
    |neuronIndex_reg_232                   |    9|          2|    2|          4|
    |p_Val2_8_reg_243                      |    9|          2|   32|         64|
    |p_Val2_s_reg_266                      |    9|          2|   32|         64|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  287|         61|  287|        770|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_reg_pp0_iter6_p_Val2_6_reg_1051  |  64|   0|   64|          0|
    |coeTanSig_V_load_reg_1323           |  25|   0|   25|          0|
    |exitcond_flatten_reg_983            |   1|   0|    1|          0|
    |exitcond_i7_reg_992                 |   1|   0|    1|          0|
    |i_0_i1_reg_278                      |   2|   0|    2|          0|
    |i_0_i_mid2_reg_997                  |   2|   0|    2|          0|
    |i_0_i_reg_255                       |   2|   0|    2|          0|
    |i_1_reg_1011                        |   2|   0|    2|          0|
    |i_reg_1186                          |   2|   0|    2|          0|
    |ifzero_reg_1027                     |   1|   0|    1|          0|
    |indvar_flatten_reg_221              |   4|   0|    4|          0|
    |inputs_V_load_reg_1036              |  32|   0|   32|          0|
    |layerResult_0_V_loa_reg_1213        |  26|   0|   26|          0|
    |layerWeigth_V_load_reg_1031         |  32|   0|   32|          0|
    |neuronIndex_reg_232                 |   2|   0|    2|          0|
    |outputLayerBias_V_lo_reg_1178       |  32|   0|   32|          0|
    |outputLayerWeigth_V_1_reg_1208      |  32|   0|   32|          0|
    |p_0_0_i1_reg_1286                   |  20|   0|   20|          0|
    |p_0_0_i_reg_1126                    |  20|   0|   20|          0|
    |p_Result_5_reg_1131                 |  64|   0|   64|          0|
    |p_Result_s_reg_1291                 |  64|   0|   64|          0|
    |p_Val2_1_reg_1088                   |  32|   0|   32|          0|
    |p_Val2_2_reg_1201                   |  32|   0|   32|          0|
    |p_Val2_3_reg_1228                   |  58|   0|   58|          0|
    |p_Val2_4_reg_1239                   |  58|   0|   58|          0|
    |p_Val2_6_reg_1051                   |  64|   0|   64|          0|
    |p_Val2_7_reg_1072                   |  64|   0|   64|          0|
    |p_Val2_8_reg_243                    |  32|   0|   32|          0|
    |p_Val2_s_reg_266                    |  32|   0|   32|          0|
    |r_4_reg_1245                        |   1|   0|    1|          0|
    |r_V_2_reg_1101                      |  33|   0|   33|          0|
    |r_V_6_reg_1111                      |  43|   0|   43|          0|
    |r_V_8_reg_1271                      |  43|   0|   43|          0|
    |r_V_reg_1261                        |  33|   0|   33|          0|
    |r_reg_1078                          |   1|   0|    1|          0|
    |reg_302                             |  64|   0|   64|          0|
    |sel_tmp2_reg_1168                   |  25|   0|   25|          0|
    |tmp_17_reg_1296                     |   1|   0|    1|          0|
    |tmp_19_reg_1313                     |   1|   0|    1|          0|
    |tmp_22_reg_1057                     |  23|   0|   23|          0|
    |tmp_24_reg_1318                     |   1|   0|    1|          0|
    |tmp_27_reg_1276                     |  19|   0|   19|          0|
    |tmp_28_reg_1136                     |   1|   0|    1|          0|
    |tmp_29_reg_1148                     |   1|   0|    1|          0|
    |tmp_31_reg_1163                     |   1|   0|    1|          0|
    |tmp_32_reg_1153                     |   1|   0|    1|          0|
    |tmp_35_reg_1116                     |  19|   0|   19|          0|
    |tmp_38_reg_1121                     |  24|   0|   24|          0|
    |tmp_41_reg_1281                     |  24|   0|   24|          0|
    |tmp_43_reg_1234                     |  23|   0|   23|          0|
    |tmp_4_mid2_reg_1062                 |   2|   0|   64|         62|
    |tmp_4_mid2_v_reg_1003               |   2|   0|    2|          0|
    |tmp_7_reg_1095                      |   1|   0|    1|          0|
    |tmp_s_reg_1255                      |   1|   0|    1|          0|
    |exitcond_flatten_reg_983            |  64|  32|    1|          0|
    |exitcond_i7_reg_992                 |  64|  32|    1|          0|
    |ifzero_reg_1027                     |  64|  32|    1|          0|
    |p_0_0_i_reg_1126                    |  64|  32|   20|          0|
    |tmp_28_reg_1136                     |  64|  32|    1|          0|
    |tmp_4_mid2_reg_1062                 |  64|  32|   64|         62|
    |tmp_4_mid2_v_reg_1003               |  64|  32|    2|          0|
    |tmp_7_reg_1095                      |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1746| 256| 1387|        124|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |         ANN         | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |         ANN         | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |         ANN         | return value |
|ap_done                       | out |    1| ap_ctrl_hs |         ANN         | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |         ANN         | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |         ANN         | return value |
|ap_return                     | out |   26| ap_ctrl_hs |         ANN         | return value |
|inputs_V_address0             | out |    2|  ap_memory |       inputs_V      |     array    |
|inputs_V_ce0                  | out |    1|  ap_memory |       inputs_V      |     array    |
|inputs_V_q0                   |  in |   32|  ap_memory |       inputs_V      |     array    |
|layerWeigth_V_address0        | out |    4|  ap_memory |    layerWeigth_V    |     array    |
|layerWeigth_V_ce0             | out |    1|  ap_memory |    layerWeigth_V    |     array    |
|layerWeigth_V_q0              |  in |   32|  ap_memory |    layerWeigth_V    |     array    |
|bias_V_address0               | out |    2|  ap_memory |        bias_V       |     array    |
|bias_V_ce0                    | out |    1|  ap_memory |        bias_V       |     array    |
|bias_V_q0                     |  in |   32|  ap_memory |        bias_V       |     array    |
|outputLayerWeigth_V_address0  | out |    2|  ap_memory | outputLayerWeigth_V |     array    |
|outputLayerWeigth_V_ce0       | out |    1|  ap_memory | outputLayerWeigth_V |     array    |
|outputLayerWeigth_V_q0        |  in |   32|  ap_memory | outputLayerWeigth_V |     array    |
|outputLayerBias_V_address0    | out |    1|  ap_memory |  outputLayerBias_V  |     array    |
|outputLayerBias_V_ce0         | out |    1|  ap_memory |  outputLayerBias_V  |     array    |
|outputLayerBias_V_q0          |  in |   32|  ap_memory |  outputLayerBias_V  |     array    |
|layerResult_0_V_address0      | out |    2|  ap_memory |   layerResult_0_V   |     array    |
|layerResult_0_V_ce0           | out |    1|  ap_memory |   layerResult_0_V   |     array    |
|layerResult_0_V_we0           | out |    1|  ap_memory |   layerResult_0_V   |     array    |
|layerResult_0_V_d0            | out |   26|  ap_memory |   layerResult_0_V   |     array    |
|layerResult_0_V_q0            |  in |   26|  ap_memory |   layerResult_0_V   |     array    |
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	23  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	2  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond_i1)
	32  / (exitcond_i1)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	25  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %layerWeigth_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %inputs_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [ANN/ANN.cpp:17]
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [ANN/ANN.cpp:18]

 <State 2> : 3.89ns
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifFalse ]"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%neuronIndex = phi i2 [ 0, %0 ], [ %tmp_4_mid2_v, %ifFalse ]" [ANN/ANN.cpp:22]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i32 [ 0, %0 ], [ %p_Val2_10, %ifFalse ]" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ 0, %0 ], [ %i_1, %ifFalse ]" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:20]
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %_ifconv"
ST_2 : Operation 59 [1/1] (1.56ns)   --->   "%neuronIndex_1 = add i2 1, %neuronIndex" [ANN/ANN.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.95ns)   --->   "%exitcond_i7 = icmp eq i2 %i_0_i, -1" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.37ns)   --->   "%i_0_i_mid2 = select i1 %exitcond_i7, i2 0, i2 %i_0_i" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.37ns)   --->   "%tmp_4_mid2_v = select i1 %exitcond_i7, i2 %neuronIndex_1, i2 %neuronIndex" [ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.56ns)   --->   "%i_1 = add i2 1, %i_0_i_mid2" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %1"

 <State 3> : 5.73ns
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4_mid2_cast = zext i2 %tmp_4_mid2_v to i5" [ANN/ANN.cpp:22]
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_4_mid2_v, i2 0)" [ANN/ANN.cpp:22]
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_2 to i5" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_5 = sub i5 %p_shl_cast, %tmp_4_mid2_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_8 = zext i2 %i_0_i_mid2 to i64" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i2 %i_0_i_mid2 to i5" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_3 : Operation 71 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_4 = add i5 %tmp_8_cast, %tmp_5" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i5 %tmp_4 to i64" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layerWeigth_V_addr = getelementptr [9 x i32]* %layerWeigth_V, i64 0, i64 %tmp_11_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%inputs_V_addr = getelementptr [3 x i32]* %inputs_V, i64 0, i64 %tmp_8" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%inputs_V_load = load i32* %inputs_V_addr, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 77 [1/1] (0.95ns)   --->   "%ifzero = icmp eq i2 %i_1, -1" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]

 <State 4> : 2.32ns
ST_4 : Operation 79 [1/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%inputs_V_load = load i32* %inputs_V_addr, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

 <State 5> : 5.75ns
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %layerWeigth_V_load to i64" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %inputs_V_load to i64" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_5 : Operation 83 [3/3] (5.74ns)   --->   "%p_Val2_6 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.75ns
ST_6 : Operation 84 [2/3] (5.74ns)   --->   "%p_Val2_6 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.75ns
ST_7 : Operation 85 [1/3] (5.74ns)   --->   "%p_Val2_6 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i64 %p_Val2_6 to i23" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]

 <State 8> : 3.52ns
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4_mid2 = zext i2 %tmp_4_mid2_v to i64" [ANN/ANN.cpp:22]
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp_4_mid2" [ANN/ANN.cpp:22]
ST_8 : Operation 89 [2/2] (2.32ns)   --->   "%bias_V_load = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_11 = select i1 %exitcond_i7, i32 0, i32 %p_Val2_8" [ANN/ANN.cpp:46->ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_10 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %tmp_11, i24 0)" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_21_cast = sext i56 %tmp_10 to i64" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_8 : Operation 93 [1/1] (3.52ns) (out node of the LUT)   --->   "%p_Val2_7 = add i64 %p_Val2_6, %tmp_21_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (2.44ns)   --->   "%r = icmp ne i23 %tmp_22, 0" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.10ns
ST_9 : Operation 95 [1/2] (2.32ns)   --->   "%bias_V_load = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Val2_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_7, i32 24, i32 55)" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 23)" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 24)" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%r_i_i_i_i = or i1 %tmp_23, %r" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%qb_assign_3 = and i1 %r_i_i_i_i, %tmp_14" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_12 = zext i1 %qb_assign_3 to i32" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]
ST_9 : Operation 102 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_10 = add nsw i32 %p_Val2_9, %tmp_12" [ANN/ANN.cpp:48->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (2.55ns)   --->   "%p_Val2_1 = add i32 %bias_V_load, %p_Val2_10" [ANN/ANN.cpp:54->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 6.56ns
ST_10 : Operation 104 [1/1] (2.47ns)   --->   "%tmp_7 = icmp eq i32 %p_Val2_1, 0" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [8/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_50_cast = sext i32 %p_Val2_1 to i33" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_10 : Operation 107 [1/1] (2.55ns)   --->   "%r_V_2 = add i33 83886080, %tmp_50_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 6.56ns
ST_11 : Operation 108 [7/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i33 %r_V_2 to i43" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_11 : Operation 110 [3/3] (5.74ns)   --->   "%r_V_6 = mul i43 409, %OP1_V_4_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 6.56ns
ST_12 : Operation 111 [6/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 112 [2/3] (5.74ns)   --->   "%r_V_6 = mul i43 409, %OP1_V_4_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 6.56ns
ST_13 : Operation 113 [5/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 114 [1/3] (5.74ns)   --->   "%r_V_6 = mul i43 409, %OP1_V_4_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_35 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_6, i32 24, i32 42)" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i43 %r_V_6 to i24" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]

 <State 14> : 6.56ns
ST_14 : Operation 117 [4/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_11_cast = sext i19 %tmp_35 to i20" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_14 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_0_0_i)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %r_V_6, i32 42)" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_14 : Operation 120 [1/1] (2.45ns)   --->   "%tmp_16 = icmp eq i24 %tmp_38, 0" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (2.16ns)   --->   "%ret_V_4 = add i20 1, %p_Result_11_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_0_0_i)   --->   "%p_i = select i1 %tmp_16, i20 %p_Result_11_cast, i20 %ret_V_4" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0_0_i = select i1 %tmp_37, i20 %p_i, i20 %p_Result_11_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 15> : 6.56ns
ST_15 : Operation 124 [3/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 16> : 6.56ns
ST_16 : Operation 125 [2/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 17> : 6.56ns
ST_17 : Operation 126 [1/8] (6.56ns)   --->   "%dp_1 = sitofp i32 %p_Val2_1 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 18> : 4.79ns
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%res_V = bitcast double %dp_1 to i64" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V, i32 52, i32 62)" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]
ST_18 : Operation 129 [1/1] (1.97ns)   --->   "%exp_V_1 = add i11 -24, %p_Result_2" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V, i11 %exp_V_1, i32 52, i32 62) nounwind" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %res_V to i52" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]
ST_18 : Operation 132 [1/1] (1.88ns)   --->   "%notlhs = icmp ne i11 %exp_V_1, -1" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (2.89ns)   --->   "%notrhs = icmp eq i52 %tmp_36, 0" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.93ns)   --->   "%tmp_28 = or i1 %notrhs, %notlhs" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 5.46ns
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%dp_2 = bitcast i64 %p_Result_5 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]
ST_19 : Operation 136 [2/2] (5.46ns)   --->   "%tmp_29 = fcmp oge double %dp_2, 5.000000e+00" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [2/2] (5.46ns)   --->   "%tmp_32 = fcmp ole double %dp_2, -5.000000e+00" [ANN/ANN.cpp:60->ANN/ANN.cpp:22]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.46ns
ST_20 : Operation 138 [1/2] (5.46ns)   --->   "%tmp_29 = fcmp oge double %dp_2, 5.000000e+00" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/2] (5.46ns)   --->   "%tmp_32 = fcmp ole double %dp_2, -5.000000e+00" [ANN/ANN.cpp:60->ANN/ANN.cpp:22]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_18 = sext i20 %p_0_0_i to i64" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_18" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]
ST_20 : Operation 142 [2/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 21> : 4.62ns
ST_21 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_30 = and i1 %tmp_28, %tmp_29" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_31 = xor i1 %tmp_30, true" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_33 = and i1 %tmp_28, %tmp_32" [ANN/ANN.cpp:60->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_34 = xor i1 %tmp_33, true" [ANN/ANN.cpp:60->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:72->ANN/ANN.cpp:22]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_21 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp = and i1 %tmp_31, %tmp_34" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = or i1 %tmp_7, %sel_tmp" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp2 = select i1 %sel_tmp1, i25 %coeTanSig_V_load_1, i25 -16777216" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 22> : 3.69ns
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:20]
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @neuronLoop_resultNeu)"
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:20]
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str8) nounwind" [ANN/ANN.cpp:47->ANN/ANN.cpp:22]
ST_22 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node this_assign_6)   --->   "%sel_tmp2_cast = sext i25 %sel_tmp2 to i26" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]
ST_22 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node this_assign_6)   --->   "%sel_tmp5_demorgan = or i1 %tmp_7, %tmp_31" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (1.37ns) (out node of the LUT)   --->   "%this_assign_6 = select i1 %sel_tmp5_demorgan, i26 %sel_tmp2_cast, i26 16777216" [ANN/ANN.cpp:56->ANN/ANN.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%layerResult_0_V_add = getelementptr [3 x i26]* %layerResult_0_V, i64 0, i64 %tmp_4_mid2" [ANN/ANN.cpp:22]
ST_22 : Operation 160 [1/1] (2.32ns)   --->   "store i26 %this_assign_6, i26* %layerResult_0_V_add, align 4" [ANN/ANN.cpp:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "br label %ifFalse"

 <State 23> : 2.32ns
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0" [ANN/ANN.cpp:38]
ST_23 : Operation 163 [2/2] (2.32ns)   --->   "%outputLayerBias_V_lo = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:38]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

 <State 24> : 2.32ns
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)" [ANN/ANN.cpp:33]
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [ANN/ANN.cpp:35]
ST_24 : Operation 166 [1/2] (2.32ns)   --->   "%outputLayerBias_V_lo = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:38]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 167 [1/1] (1.76ns)   --->   "br label %2" [ANN/ANN.cpp:46->ANN/ANN.cpp:38]

 <State 25> : 2.55ns
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %.preheader.preheader ], [ %p_Val2_s_48, %"ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0" ]" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i2 [ 0, %.preheader.preheader ], [ %i, %"ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0" ]" [ANN/ANN.cpp:46->ANN/ANN.cpp:38]
ST_25 : Operation 170 [1/1] (0.95ns)   --->   "%exitcond_i1 = icmp eq i2 %i_0_i1, -1" [ANN/ANN.cpp:46->ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_25 : Operation 172 [1/1] (1.56ns)   --->   "%i = add i2 %i_0_i1, 1" [ANN/ANN.cpp:46->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %_ifconv7, label %"ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0"" [ANN/ANN.cpp:46->ANN/ANN.cpp:38]
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_3 = zext i2 %i_0_i1 to i64" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_3" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_25 : Operation 176 [2/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%layerResult_0_V_add_1 = getelementptr [3 x i26]* %layerResult_0_V, i64 0, i64 %tmp_3" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_25 : Operation 178 [2/2] (2.32ns)   --->   "%layerResult_0_V_loa = load i26* %layerResult_0_V_add_1, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_25 : Operation 179 [1/1] (2.55ns)   --->   "%p_Val2_2 = add i32 %outputLayerBias_V_lo, %p_Val2_s" [ANN/ANN.cpp:54->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 2.32ns
ST_26 : Operation 180 [1/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_26 : Operation 181 [1/2] (2.32ns)   --->   "%layerResult_0_V_loa = load i26* %layerResult_0_V_add_1, align 4" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 27> : 5.75ns
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %outputLayerWeigth_V_1 to i58" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i26 %layerResult_0_V_loa to i58" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_27 : Operation 184 [3/3] (5.74ns)   --->   "%p_Val2_3 = mul i58 %OP1_V_cast, %OP2_V_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 5.75ns
ST_28 : Operation 185 [2/3] (5.74ns)   --->   "%p_Val2_3 = mul i58 %OP1_V_cast, %OP2_V_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 5.75ns
ST_29 : Operation 186 [1/3] (5.74ns)   --->   "%p_Val2_3 = mul i58 %OP1_V_cast, %OP2_V_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i58 %p_Val2_3 to i23" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]

 <State 30> : 3.37ns
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_9 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %p_Val2_s, i24 0)" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9_cast_cast = sext i56 %tmp_9 to i58" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_30 : Operation 190 [1/1] (3.36ns)   --->   "%p_Val2_4 = add i58 %p_Val2_3, %tmp_9_cast_cast" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [1/1] (2.44ns)   --->   "%r_4 = icmp ne i23 %tmp_43, 0" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 2.55ns
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str8) nounwind" [ANN/ANN.cpp:47->ANN/ANN.cpp:38]
ST_31 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_48)   --->   "%p_Val2_5 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_4, i32 24, i32 55)" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_31 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_48)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3, i32 23)" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_31 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_48)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_4, i32 24)" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_31 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_48)   --->   "%r_i_i_i_i1 = or i1 %tmp_44, %r_4" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_48)   --->   "%qb_assign_1 = and i1 %r_i_i_i_i1, %tmp_42" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_48)   --->   "%tmp_6 = zext i1 %qb_assign_1 to i32" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]
ST_31 : Operation 199 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_s_48 = add nsw i32 %p_Val2_5, %tmp_6" [ANN/ANN.cpp:48->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "br label %2" [ANN/ANN.cpp:46->ANN/ANN.cpp:38]

 <State 32> : 6.56ns
ST_32 : Operation 201 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %p_Val2_2, 0" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [8/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i32 %p_Val2_2 to i33" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_32 : Operation 204 [1/1] (2.55ns)   --->   "%r_V = add i33 83886080, %tmp_43_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 6.56ns
ST_33 : Operation 205 [7/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i33 %r_V to i43" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_33 : Operation 207 [3/3] (5.74ns)   --->   "%r_V_8 = mul i43 409, %OP1_V_3_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 6.56ns
ST_34 : Operation 208 [6/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 209 [2/3] (5.74ns)   --->   "%r_V_8 = mul i43 409, %OP1_V_3_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 6.56ns
ST_35 : Operation 210 [5/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 211 [1/3] (5.74ns)   --->   "%r_V_8 = mul i43 409, %OP1_V_3_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_27 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_8, i32 24, i32 42)" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i43 %r_V_8 to i24" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]

 <State 36> : 6.56ns
ST_36 : Operation 214 [4/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_8_cast = sext i19 %tmp_27 to i20" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_36 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_0_0_i1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %r_V_8, i32 42)" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_36 : Operation 217 [1/1] (2.45ns)   --->   "%tmp_13 = icmp eq i24 %tmp_41, 0" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 218 [1/1] (2.16ns)   --->   "%ret_V_1 = add i20 1, %p_Result_8_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_0_0_i1)   --->   "%p_i1 = select i1 %tmp_13, i20 %p_Result_8_cast, i20 %ret_V_1" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 220 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0_0_i1 = select i1 %tmp_40, i20 %p_i1, i20 %p_Result_8_cast" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 37> : 6.56ns
ST_37 : Operation 221 [3/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 38> : 6.56ns
ST_38 : Operation 222 [2/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 39> : 6.56ns
ST_39 : Operation 223 [1/8] (6.56ns)   --->   "%dp_s = sitofp i32 %p_Val2_2 to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 116 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 40> : 4.79ns
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%res_V_s = bitcast double %dp_s to i64" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_s, i32 52, i32 62)" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]
ST_40 : Operation 226 [1/1] (1.97ns)   --->   "%exp_V_s = add i11 -24, %p_Result_4" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V_s, i11 %exp_V_s, i32 52, i32 62) nounwind" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]
ST_40 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i64 %res_V_s to i52" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]
ST_40 : Operation 229 [1/1] (1.88ns)   --->   "%notlhs8 = icmp ne i11 %exp_V_s, -1" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 230 [1/1] (2.89ns)   --->   "%notrhs9 = icmp eq i52 %tmp_39, 0" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (0.93ns)   --->   "%tmp_17 = or i1 %notrhs9, %notlhs8" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.46ns
ST_41 : Operation 232 [1/1] (0.00ns)   --->   "%dp = bitcast i64 %p_Result_s to double" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]
ST_41 : Operation 233 [2/2] (5.46ns)   --->   "%tmp_19 = fcmp oge double %dp, 5.000000e+00" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 234 [2/2] (5.46ns)   --->   "%tmp_24 = fcmp ole double %dp, -5.000000e+00" [ANN/ANN.cpp:60->ANN/ANN.cpp:38]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_15 = sext i20 %p_0_0_i1 to i64" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_15" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]
ST_41 : Operation 237 [2/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 42> : 5.46ns
ST_42 : Operation 238 [1/2] (5.46ns)   --->   "%tmp_19 = fcmp oge double %dp, 5.000000e+00" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 239 [1/2] (5.46ns)   --->   "%tmp_24 = fcmp ole double %dp, -5.000000e+00" [ANN/ANN.cpp:60->ANN/ANN.cpp:38]   --->   Core 114 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [1/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:72->ANN/ANN.cpp:38]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 43> : 3.67ns
ST_43 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_20 = and i1 %tmp_17, %tmp_19" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 242 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_21 = xor i1 %tmp_20, true" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_25 = and i1 %tmp_17, %tmp_24" [ANN/ANN.cpp:60->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_26 = xor i1 %tmp_25, true" [ANN/ANN.cpp:60->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp9 = and i1 %tmp_21, %tmp_26" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = or i1 %tmp_s, %sel_tmp9" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 247 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i25 %coeTanSig_V_load, i25 -16777216" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_0_V_s)   --->   "%sel_tmp11_cast = sext i25 %sel_tmp4 to i26" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]
ST_43 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_0_V_s)   --->   "%sel_tmp14_demorgan = or i1 %tmp_s, %tmp_21" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 250 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_1_0_V_s = select i1 %sel_tmp14_demorgan, i26 %sel_tmp11_cast, i26 16777216" [ANN/ANN.cpp:56->ANN/ANN.cpp:38]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_1)" [ANN/ANN.cpp:40]
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "ret i26 %layerResult_1_0_V_s" [ANN/ANN.cpp:41]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerBias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerResult_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coeTanSig_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specmemcore      ) [ 00000000000000000000000000000000000000000000]
empty_40              (specmemcore      ) [ 00000000000000000000000000000000000000000000]
empty_41              (specmemcore      ) [ 00000000000000000000000000000000000000000000]
empty_42              (specmemcore      ) [ 00000000000000000000000000000000000000000000]
empty_43              (specmemcore      ) [ 00000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 00111111111111111111111110000000000000000000]
StgValue_50           (br               ) [ 01111111111111111111111000000000000000000000]
indvar_flatten        (phi              ) [ 00111111111111111111111000000000000000000000]
neuronIndex           (phi              ) [ 00111111111111111111111000000000000000000000]
p_Val2_8              (phi              ) [ 00111111101111111111111000000000000000000000]
i_0_i                 (phi              ) [ 00111111111111111111111000000000000000000000]
StgValue_55           (specpipeline     ) [ 00000000000000000000000000000000000000000000]
exitcond_flatten      (icmp             ) [ 00111111111111111111111000000000000000000000]
indvar_flatten_next   (add              ) [ 01111111111111111111111000000000000000000000]
StgValue_58           (br               ) [ 00000000000000000000000000000000000000000000]
neuronIndex_1         (add              ) [ 00000000000000000000000000000000000000000000]
exitcond_i7           (icmp             ) [ 00111111100000000000000000000000000000000000]
i_0_i_mid2            (select           ) [ 00110000000000000000000000000000000000000000]
tmp_4_mid2_v          (select           ) [ 01111111111111111111111000000000000000000000]
i_1                   (add              ) [ 01111111111111111111111000000000000000000000]
StgValue_64           (br               ) [ 01111111111111111111111000000000000000000000]
tmp_4_mid2_cast       (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
p_shl_cast            (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_5                 (sub              ) [ 00000000000000000000000000000000000000000000]
tmp_8                 (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_8_cast            (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_4                 (add              ) [ 00000000000000000000000000000000000000000000]
tmp_11_cast           (zext             ) [ 00000000000000000000000000000000000000000000]
layerWeigth_V_addr    (getelementptr    ) [ 00101000000000000000000000000000000000000000]
inputs_V_addr         (getelementptr    ) [ 00101000000000000000000000000000000000000000]
ifzero                (icmp             ) [ 00101111111111111111111000000000000000000000]
StgValue_78           (br               ) [ 00000000000000000000000000000000000000000000]
layerWeigth_V_load    (load             ) [ 00100100000000000000000000000000000000000000]
inputs_V_load         (load             ) [ 00100100000000000000000000000000000000000000]
OP1_V_1               (sext             ) [ 00100011000000000000000000000000000000000000]
OP2_V_1               (sext             ) [ 00100011000000000000000000000000000000000000]
p_Val2_6              (mul              ) [ 00100000110000000000000000000000000000000000]
tmp_22                (trunc            ) [ 00100000100000000000000000000000000000000000]
tmp_4_mid2            (zext             ) [ 00100000011111111111111000000000000000000000]
bias_V_addr           (getelementptr    ) [ 00100000010000000000000000000000000000000000]
tmp_11                (select           ) [ 00000000000000000000000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
tmp_21_cast           (sext             ) [ 00000000000000000000000000000000000000000000]
p_Val2_7              (add              ) [ 00100000010000000000000000000000000000000000]
r                     (icmp             ) [ 00100000010000000000000000000000000000000000]
bias_V_load           (load             ) [ 00000000000000000000000000000000000000000000]
p_Val2_9              (partselect       ) [ 00000000000000000000000000000000000000000000]
tmp_14                (bitselect        ) [ 00000000000000000000000000000000000000000000]
tmp_23                (bitselect        ) [ 00000000000000000000000000000000000000000000]
r_i_i_i_i             (or               ) [ 00000000000000000000000000000000000000000000]
qb_assign_3           (and              ) [ 00000000000000000000000000000000000000000000]
tmp_12                (zext             ) [ 00000000000000000000000000000000000000000000]
p_Val2_10             (add              ) [ 01100000001111111111111000000000000000000000]
p_Val2_1              (add              ) [ 00100000001111111100000000000000000000000000]
tmp_7                 (icmp             ) [ 00100000000111111111111000000000000000000000]
tmp_50_cast           (sext             ) [ 00000000000000000000000000000000000000000000]
r_V_2                 (add              ) [ 00100000000100000000000000000000000000000000]
OP1_V_4_cast          (sext             ) [ 00100000000011000000000000000000000000000000]
r_V_6                 (mul              ) [ 00100000000000100000000000000000000000000000]
tmp_35                (partselect       ) [ 00100000000000100000000000000000000000000000]
tmp_38                (trunc            ) [ 00100000000000100000000000000000000000000000]
p_Result_11_cast      (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_37                (bitselect        ) [ 00000000000000000000000000000000000000000000]
tmp_16                (icmp             ) [ 00000000000000000000000000000000000000000000]
ret_V_4               (add              ) [ 00000000000000000000000000000000000000000000]
p_i                   (select           ) [ 00000000000000000000000000000000000000000000]
p_0_0_i               (select           ) [ 00100000000000011111100000000000000000000000]
dp_1                  (sitodp           ) [ 00100000000000000010000000000000000000000000]
res_V                 (bitcast          ) [ 00000000000000000000000000000000000000000000]
p_Result_2            (partselect       ) [ 00000000000000000000000000000000000000000000]
exp_V_1               (add              ) [ 00000000000000000000000000000000000000000000]
p_Result_5            (partset          ) [ 00100000000000000001000000000000000000000000]
tmp_36                (trunc            ) [ 00000000000000000000000000000000000000000000]
notlhs                (icmp             ) [ 00000000000000000000000000000000000000000000]
notrhs                (icmp             ) [ 00000000000000000000000000000000000000000000]
tmp_28                (or               ) [ 00100000000000000001110000000000000000000000]
dp_2                  (bitcast          ) [ 00100000000000000000100000000000000000000000]
tmp_29                (dcmp             ) [ 00100000000000000000010000000000000000000000]
tmp_32                (dcmp             ) [ 00100000000000000000010000000000000000000000]
tmp_18                (sext             ) [ 00000000000000000000000000000000000000000000]
coeTanSig_V_addr_1    (getelementptr    ) [ 00100000000000000000010000000000000000000000]
tmp_30                (and              ) [ 00000000000000000000000000000000000000000000]
tmp_31                (xor              ) [ 00100000000000000000001000000000000000000000]
tmp_33                (and              ) [ 00000000000000000000000000000000000000000000]
tmp_34                (xor              ) [ 00000000000000000000000000000000000000000000]
coeTanSig_V_load_1    (load             ) [ 00000000000000000000000000000000000000000000]
sel_tmp               (and              ) [ 00000000000000000000000000000000000000000000]
sel_tmp1              (or               ) [ 00000000000000000000000000000000000000000000]
sel_tmp2              (select           ) [ 00100000000000000000001000000000000000000000]
StgValue_151          (specpipeline     ) [ 00000000000000000000000000000000000000000000]
StgValue_152          (specloopname     ) [ 00000000000000000000000000000000000000000000]
empty_45              (speclooptripcount) [ 00000000000000000000000000000000000000000000]
StgValue_154          (specpipeline     ) [ 00000000000000000000000000000000000000000000]
StgValue_155          (specloopname     ) [ 00000000000000000000000000000000000000000000]
sel_tmp2_cast         (sext             ) [ 00000000000000000000000000000000000000000000]
sel_tmp5_demorgan     (or               ) [ 00000000000000000000000000000000000000000000]
this_assign_6         (select           ) [ 00000000000000000000000000000000000000000000]
layerResult_0_V_add   (getelementptr    ) [ 00000000000000000000000000000000000000000000]
StgValue_160          (store            ) [ 00000000000000000000000000000000000000000000]
StgValue_161          (br               ) [ 00000000000000000000000000000000000000000000]
outputLayerBias_V_ad  (getelementptr    ) [ 00000000000000000000000010000000000000000000]
empty_44              (specregionend    ) [ 00000000000000000000000000000000000000000000]
tmp_1                 (specregionbegin  ) [ 00000000000000000000000001111111111111111111]
outputLayerBias_V_lo  (load             ) [ 00000000000000000000000001111111000000000000]
StgValue_167          (br               ) [ 00000000000000000000000011111111000000000000]
p_Val2_s              (phi              ) [ 00000000000000000000000001111110000000000000]
i_0_i1                (phi              ) [ 00000000000000000000000001000000000000000000]
exitcond_i1           (icmp             ) [ 00000000000000000000000001111111000000000000]
empty_47              (speclooptripcount) [ 00000000000000000000000000000000000000000000]
i                     (add              ) [ 00000000000000000000000011111111000000000000]
StgValue_173          (br               ) [ 00000000000000000000000000000000000000000000]
tmp_3                 (zext             ) [ 00000000000000000000000000000000000000000000]
outputLayerWeigth_V_s (getelementptr    ) [ 00000000000000000000000000100000000000000000]
layerResult_0_V_add_1 (getelementptr    ) [ 00000000000000000000000000100000000000000000]
p_Val2_2              (add              ) [ 00000000000000000000000000000000111111110000]
outputLayerWeigth_V_1 (load             ) [ 00000000000000000000000000010000000000000000]
layerResult_0_V_loa   (load             ) [ 00000000000000000000000000010000000000000000]
OP1_V_cast            (sext             ) [ 00000000000000000000000000001100000000000000]
OP2_V_cast            (sext             ) [ 00000000000000000000000000001100000000000000]
p_Val2_3              (mul              ) [ 00000000000000000000000000000011000000000000]
tmp_43                (trunc            ) [ 00000000000000000000000000000010000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
tmp_9_cast_cast       (sext             ) [ 00000000000000000000000000000000000000000000]
p_Val2_4              (add              ) [ 00000000000000000000000000000001000000000000]
r_4                   (icmp             ) [ 00000000000000000000000000000001000000000000]
StgValue_192          (specloopname     ) [ 00000000000000000000000000000000000000000000]
p_Val2_5              (partselect       ) [ 00000000000000000000000000000000000000000000]
tmp_42                (bitselect        ) [ 00000000000000000000000000000000000000000000]
tmp_44                (bitselect        ) [ 00000000000000000000000000000000000000000000]
r_i_i_i_i1            (or               ) [ 00000000000000000000000000000000000000000000]
qb_assign_1           (and              ) [ 00000000000000000000000000000000000000000000]
tmp_6                 (zext             ) [ 00000000000000000000000000000000000000000000]
p_Val2_s_48           (add              ) [ 00000000000000000000000011111111000000000000]
StgValue_200          (br               ) [ 00000000000000000000000011111111000000000000]
tmp_s                 (icmp             ) [ 00000000000000000000000000000000011111111111]
tmp_43_cast           (sext             ) [ 00000000000000000000000000000000000000000000]
r_V                   (add              ) [ 00000000000000000000000000000000010000000000]
OP1_V_3_cast          (sext             ) [ 00000000000000000000000000000000001100000000]
r_V_8                 (mul              ) [ 00000000000000000000000000000000000010000000]
tmp_27                (partselect       ) [ 00000000000000000000000000000000000010000000]
tmp_41                (trunc            ) [ 00000000000000000000000000000000000010000000]
p_Result_8_cast       (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_40                (bitselect        ) [ 00000000000000000000000000000000000000000000]
tmp_13                (icmp             ) [ 00000000000000000000000000000000000000000000]
ret_V_1               (add              ) [ 00000000000000000000000000000000000000000000]
p_i1                  (select           ) [ 00000000000000000000000000000000000000000000]
p_0_0_i1              (select           ) [ 00000000000000000000000000000000000001111100]
dp_s                  (sitodp           ) [ 00000000000000000000000000000000000000001000]
res_V_s               (bitcast          ) [ 00000000000000000000000000000000000000000000]
p_Result_4            (partselect       ) [ 00000000000000000000000000000000000000000000]
exp_V_s               (add              ) [ 00000000000000000000000000000000000000000000]
p_Result_s            (partset          ) [ 00000000000000000000000000000000000000000100]
tmp_39                (trunc            ) [ 00000000000000000000000000000000000000000000]
notlhs8               (icmp             ) [ 00000000000000000000000000000000000000000000]
notrhs9               (icmp             ) [ 00000000000000000000000000000000000000000000]
tmp_17                (or               ) [ 00000000000000000000000000000000000000000111]
dp                    (bitcast          ) [ 00000000000000000000000000000000000000000010]
tmp_15                (sext             ) [ 00000000000000000000000000000000000000000000]
coeTanSig_V_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000010]
tmp_19                (dcmp             ) [ 00000000000000000000000000000000000000000001]
tmp_24                (dcmp             ) [ 00000000000000000000000000000000000000000001]
coeTanSig_V_load      (load             ) [ 00000000000000000000000000000000000000000001]
tmp_20                (and              ) [ 00000000000000000000000000000000000000000000]
tmp_21                (xor              ) [ 00000000000000000000000000000000000000000000]
tmp_25                (and              ) [ 00000000000000000000000000000000000000000000]
tmp_26                (xor              ) [ 00000000000000000000000000000000000000000000]
sel_tmp9              (and              ) [ 00000000000000000000000000000000000000000000]
sel_tmp3              (or               ) [ 00000000000000000000000000000000000000000000]
sel_tmp4              (select           ) [ 00000000000000000000000000000000000000000000]
sel_tmp11_cast        (sext             ) [ 00000000000000000000000000000000000000000000]
sel_tmp14_demorgan    (or               ) [ 00000000000000000000000000000000000000000000]
layerResult_1_0_V_s   (select           ) [ 00000000000000000000000000000000000000000000]
empty_46              (specregionend    ) [ 00000000000000000000000000000000000000000000]
StgValue_252          (ret              ) [ 00000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layerWeigth_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputLayerWeigth_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outputLayerBias_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerBias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layerResult_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerResult_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="coeTanSig_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeTanSig_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i32.i24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuronLoop_resultNeu"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="layerWeigth_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_V_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_V_load/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inputs_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_V_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputs_V_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bias_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="coeTanSig_V_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="25" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="20" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr_1/20 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeTanSig_V_load_1/20 coeTanSig_V_load/41 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layerResult_0_V_add_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="26" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="2" slack="14"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_0_V_add/22 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="26" slack="0"/>
<pin id="178" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_160/22 layerResult_0_V_loa/25 "/>
</bind>
</comp>

<comp id="180" class="1004" name="outputLayerBias_V_ad_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerBias_V_ad/23 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerBias_V_lo/23 "/>
</bind>
</comp>

<comp id="193" class="1004" name="outputLayerWeigth_V_s_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_V_s/25 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_V_1/25 "/>
</bind>
</comp>

<comp id="205" class="1004" name="layerResult_0_V_add_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="26" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_0_V_add_1/25 "/>
</bind>
</comp>

<comp id="213" class="1004" name="coeTanSig_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="20" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr/41 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="neuronIndex_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neuronIndex (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="neuronIndex_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuronIndex/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_Val2_8_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_8_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_0_i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="1"/>
<pin id="257" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_0_i_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="2" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_Val2_s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_s_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/25 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_0_i1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_0_i1_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/25 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_29/19 tmp_19/41 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_32/19 tmp_24/41 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dp_1/10 dp_s/32 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_1 dp_s "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond_flatten_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvar_flatten_next_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="neuronIndex_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuronIndex_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exitcond_i7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_0_i_mid2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="0" index="2" bw="2" slack="0"/>
<pin id="334" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_0_i_mid2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_4_mid2_v_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="0" index="2" bw="2" slack="0"/>
<pin id="342" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_4_mid2_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2_cast/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_8_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="1"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_11_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ifzero_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="1"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="OP1_V_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="OP2_V_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_22_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_4_mid2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="6"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_11_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="6"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="6"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_10_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="56" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_21_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="56" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Val2_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="0" index="1" bw="56" slack="0"/>
<pin id="437" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="23" slack="1"/>
<pin id="441" dir="0" index="1" bw="23" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Val2_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="1"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="0" index="3" bw="7" slack="0"/>
<pin id="449" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_14_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="2"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_23_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="1"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="r_i_i_i_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="qb_assign_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Val2_10_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Val2_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_50_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50_cast/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="r_V_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="28" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="OP1_V_4_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="33" slack="1"/>
<pin id="510" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_cast/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="33" slack="0"/>
<pin id="514" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_35_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="0"/>
<pin id="519" dir="0" index="1" bw="43" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="7" slack="0"/>
<pin id="522" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_38_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="43" slack="0"/>
<pin id="529" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Result_11_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="19" slack="1"/>
<pin id="533" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Result_11_cast/14 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_37_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="43" slack="1"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/14 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_16_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="24" slack="1"/>
<pin id="543" dir="0" index="1" bw="24" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="546" class="1004" name="ret_V_4_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="19" slack="0"/>
<pin id="549" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="20" slack="0"/>
<pin id="555" dir="0" index="2" bw="20" slack="0"/>
<pin id="556" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/14 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_0_0_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="20" slack="0"/>
<pin id="563" dir="0" index="2" bw="20" slack="0"/>
<pin id="564" dir="1" index="3" bw="20" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_0_i/14 "/>
</bind>
</comp>

<comp id="568" class="1004" name="res_V_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V/18 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="exp_V_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="0" index="1" bw="11" slack="0"/>
<pin id="585" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_1/18 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Result_5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="0" index="2" bw="11" slack="0"/>
<pin id="592" dir="0" index="3" bw="7" slack="0"/>
<pin id="593" dir="0" index="4" bw="7" slack="0"/>
<pin id="594" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/18 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="notlhs_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/18 "/>
</bind>
</comp>

<comp id="610" class="1004" name="notrhs_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="52" slack="0"/>
<pin id="612" dir="0" index="1" bw="52" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/18 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_28_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_28/18 "/>
</bind>
</comp>

<comp id="622" class="1004" name="dp_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp_2/19 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_18_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="20" slack="6"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/20 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_30_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="3"/>
<pin id="633" dir="0" index="1" bw="1" slack="1"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/21 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_31_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31/21 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_33_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="3"/>
<pin id="643" dir="0" index="1" bw="1" slack="1"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33/21 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_34_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/21 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sel_tmp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/21 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sel_tmp1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="11"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/21 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sel_tmp2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="25" slack="0"/>
<pin id="665" dir="0" index="2" bw="25" slack="0"/>
<pin id="666" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/21 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sel_tmp2_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="25" slack="1"/>
<pin id="672" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp2_cast/22 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sel_tmp5_demorgan_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="12"/>
<pin id="675" dir="0" index="1" bw="1" slack="1"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/22 "/>
</bind>
</comp>

<comp id="677" class="1004" name="this_assign_6_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="26" slack="0"/>
<pin id="680" dir="0" index="2" bw="26" slack="0"/>
<pin id="681" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_6/22 "/>
</bind>
</comp>

<comp id="686" class="1004" name="exitcond_i1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/25 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_Val2_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/25 "/>
</bind>
</comp>

<comp id="709" class="1004" name="OP1_V_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/27 "/>
</bind>
</comp>

<comp id="712" class="1004" name="OP2_V_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="26" slack="1"/>
<pin id="714" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/27 "/>
</bind>
</comp>

<comp id="715" class="1004" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="26" slack="0"/>
<pin id="718" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/27 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_43_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="58" slack="0"/>
<pin id="723" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/29 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="56" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="5"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/30 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_9_cast_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="56" slack="0"/>
<pin id="735" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast_cast/30 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_Val2_4_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="58" slack="1"/>
<pin id="739" dir="0" index="1" bw="56" slack="0"/>
<pin id="740" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/30 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="23" slack="1"/>
<pin id="744" dir="0" index="1" bw="23" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_4/30 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Val2_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="58" slack="1"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/31 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_42_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="58" slack="2"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/31 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_44_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="58" slack="1"/>
<pin id="766" dir="0" index="2" bw="6" slack="0"/>
<pin id="767" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/31 "/>
</bind>
</comp>

<comp id="770" class="1004" name="r_i_i_i_i1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="1"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_i_i1/31 "/>
</bind>
</comp>

<comp id="775" class="1004" name="qb_assign_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/31 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_6_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/31 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_Val2_s_48_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_48/31 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_s_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/32 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_43_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/32 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_V_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="28" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/32 "/>
</bind>
</comp>

<comp id="805" class="1004" name="OP1_V_3_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="33" slack="1"/>
<pin id="807" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3_cast/33 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="0"/>
<pin id="810" dir="0" index="1" bw="33" slack="0"/>
<pin id="811" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/33 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_27_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="19" slack="0"/>
<pin id="816" dir="0" index="1" bw="43" slack="0"/>
<pin id="817" dir="0" index="2" bw="6" slack="0"/>
<pin id="818" dir="0" index="3" bw="7" slack="0"/>
<pin id="819" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/35 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_41_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="43" slack="0"/>
<pin id="826" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/35 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_Result_8_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="19" slack="1"/>
<pin id="830" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Result_8_cast/36 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_40_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="43" slack="1"/>
<pin id="834" dir="0" index="2" bw="7" slack="0"/>
<pin id="835" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/36 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_13_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="1"/>
<pin id="840" dir="0" index="1" bw="24" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/36 "/>
</bind>
</comp>

<comp id="843" class="1004" name="ret_V_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="19" slack="0"/>
<pin id="846" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/36 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_i1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="20" slack="0"/>
<pin id="852" dir="0" index="2" bw="20" slack="0"/>
<pin id="853" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i1/36 "/>
</bind>
</comp>

<comp id="857" class="1004" name="p_0_0_i1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="20" slack="0"/>
<pin id="860" dir="0" index="2" bw="20" slack="0"/>
<pin id="861" dir="1" index="3" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_0_i1/36 "/>
</bind>
</comp>

<comp id="865" class="1004" name="res_V_s_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_s/40 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_Result_4_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="0"/>
<pin id="871" dir="0" index="1" bw="64" slack="0"/>
<pin id="872" dir="0" index="2" bw="7" slack="0"/>
<pin id="873" dir="0" index="3" bw="7" slack="0"/>
<pin id="874" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/40 "/>
</bind>
</comp>

<comp id="879" class="1004" name="exp_V_s_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="0"/>
<pin id="881" dir="0" index="1" bw="11" slack="0"/>
<pin id="882" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_s/40 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Result_s_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="0"/>
<pin id="887" dir="0" index="1" bw="64" slack="0"/>
<pin id="888" dir="0" index="2" bw="11" slack="0"/>
<pin id="889" dir="0" index="3" bw="7" slack="0"/>
<pin id="890" dir="0" index="4" bw="7" slack="0"/>
<pin id="891" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/40 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_39_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="0"/>
<pin id="899" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/40 "/>
</bind>
</comp>

<comp id="901" class="1004" name="notlhs8_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="0"/>
<pin id="903" dir="0" index="1" bw="11" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/40 "/>
</bind>
</comp>

<comp id="907" class="1004" name="notrhs9_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="52" slack="0"/>
<pin id="909" dir="0" index="1" bw="52" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/40 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_17_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/40 "/>
</bind>
</comp>

<comp id="919" class="1004" name="dp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="64" slack="1"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/41 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_15_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="20" slack="5"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/41 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_20_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="3"/>
<pin id="930" dir="0" index="1" bw="1" slack="1"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/43 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_21_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21/43 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_25_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="3"/>
<pin id="940" dir="0" index="1" bw="1" slack="1"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/43 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_26_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/43 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sel_tmp9_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/43 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sel_tmp3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="11"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3/43 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sel_tmp4_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="25" slack="1"/>
<pin id="962" dir="0" index="2" bw="25" slack="0"/>
<pin id="963" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/43 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sel_tmp11_cast_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="25" slack="0"/>
<pin id="968" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp11_cast/43 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sel_tmp14_demorgan_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="11"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14_demorgan/43 "/>
</bind>
</comp>

<comp id="975" class="1004" name="layerResult_1_0_V_s_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="26" slack="0"/>
<pin id="978" dir="0" index="2" bw="26" slack="0"/>
<pin id="979" dir="1" index="3" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_0_V_s/43 "/>
</bind>
</comp>

<comp id="983" class="1005" name="exitcond_flatten_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="987" class="1005" name="indvar_flatten_next_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="0"/>
<pin id="989" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="992" class="1005" name="exitcond_i7_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="6"/>
<pin id="994" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="exitcond_i7 "/>
</bind>
</comp>

<comp id="997" class="1005" name="i_0_i_mid2_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="2" slack="1"/>
<pin id="999" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_mid2 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_4_mid2_v_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="2" slack="0"/>
<pin id="1005" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2_v "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="2" slack="0"/>
<pin id="1013" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="layerWeigth_V_addr_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="4" slack="1"/>
<pin id="1019" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_addr "/>
</bind>
</comp>

<comp id="1022" class="1005" name="inputs_V_addr_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="2" slack="1"/>
<pin id="1024" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V_addr "/>
</bind>
</comp>

<comp id="1027" class="1005" name="ifzero_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="6"/>
<pin id="1029" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="1031" class="1005" name="layerWeigth_V_load_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_load "/>
</bind>
</comp>

<comp id="1036" class="1005" name="inputs_V_load_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V_load "/>
</bind>
</comp>

<comp id="1041" class="1005" name="OP1_V_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="64" slack="1"/>
<pin id="1043" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="OP2_V_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="1"/>
<pin id="1048" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="p_Val2_6_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="1"/>
<pin id="1053" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_22_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="23" slack="1"/>
<pin id="1059" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_4_mid2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="14"/>
<pin id="1064" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="tmp_4_mid2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="bias_V_addr_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="2" slack="1"/>
<pin id="1069" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1072" class="1005" name="p_Val2_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="64" slack="1"/>
<pin id="1074" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="r_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="1"/>
<pin id="1080" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1083" class="1005" name="p_Val2_10_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="p_Val2_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_7_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="11"/>
<pin id="1097" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="r_V_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="33" slack="1"/>
<pin id="1103" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="OP1_V_4_cast_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="43" slack="1"/>
<pin id="1108" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_4_cast "/>
</bind>
</comp>

<comp id="1111" class="1005" name="r_V_6_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="43" slack="1"/>
<pin id="1113" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_35_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="19" slack="1"/>
<pin id="1118" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_38_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="24" slack="1"/>
<pin id="1123" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="p_0_0_i_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="20" slack="6"/>
<pin id="1128" dir="1" index="1" bw="20" slack="6"/>
</pin_list>
<bind>
<opset="p_0_0_i "/>
</bind>
</comp>

<comp id="1131" class="1005" name="p_Result_5_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="1"/>
<pin id="1133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_28_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="3"/>
<pin id="1138" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="dp_2_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_29_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_32_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="coeTanSig_V_addr_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="12" slack="1"/>
<pin id="1160" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="tmp_31_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="1"/>
<pin id="1165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="sel_tmp2_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="25" slack="1"/>
<pin id="1170" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="outputLayerBias_V_ad_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerBias_V_ad "/>
</bind>
</comp>

<comp id="1178" class="1005" name="outputLayerBias_V_lo_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerBias_V_lo "/>
</bind>
</comp>

<comp id="1186" class="1005" name="i_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="2" slack="0"/>
<pin id="1188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1191" class="1005" name="outputLayerWeigth_V_s_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="2" slack="1"/>
<pin id="1193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_s "/>
</bind>
</comp>

<comp id="1196" class="1005" name="layerResult_0_V_add_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="2" slack="1"/>
<pin id="1198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_0_V_add_1 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="p_Val2_2_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="outputLayerWeigth_V_1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_1 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="layerResult_0_V_loa_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="26" slack="1"/>
<pin id="1215" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_0_V_loa "/>
</bind>
</comp>

<comp id="1218" class="1005" name="OP1_V_cast_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="58" slack="1"/>
<pin id="1220" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="1223" class="1005" name="OP2_V_cast_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="58" slack="1"/>
<pin id="1225" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="1228" class="1005" name="p_Val2_3_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="58" slack="1"/>
<pin id="1230" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="tmp_43_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="23" slack="1"/>
<pin id="1236" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="p_Val2_4_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="58" slack="1"/>
<pin id="1241" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="r_4_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="p_Val2_s_48_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_48 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_s_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="11"/>
<pin id="1257" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1261" class="1005" name="r_V_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="33" slack="1"/>
<pin id="1263" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1266" class="1005" name="OP1_V_3_cast_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="43" slack="1"/>
<pin id="1268" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_3_cast "/>
</bind>
</comp>

<comp id="1271" class="1005" name="r_V_8_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="43" slack="1"/>
<pin id="1273" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_27_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="19" slack="1"/>
<pin id="1278" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_41_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="24" slack="1"/>
<pin id="1283" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="p_0_0_i1_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="20" slack="5"/>
<pin id="1288" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="p_0_0_i1 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="p_Result_s_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="1"/>
<pin id="1293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_17_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="3"/>
<pin id="1298" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="dp_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="64" slack="1"/>
<pin id="1304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp "/>
</bind>
</comp>

<comp id="1308" class="1005" name="coeTanSig_V_addr_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="12" slack="1"/>
<pin id="1310" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_19_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_24_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="coeTanSig_V_load_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="25" slack="1"/>
<pin id="1325" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="90" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="92" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="225" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="225" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="236" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="259" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="259" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="324" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="318" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="236" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="330" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="352" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="366" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="395" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="243" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="458"><net_src comp="60" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="453" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="444" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="151" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="515"><net_src comp="66" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="511" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="50" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="531" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="541" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="531" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="534" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="531" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="302" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="76" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="78" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="82" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="572" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="595"><net_src comp="84" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="568" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="582" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="599"><net_src comp="80" pin="0"/><net_sink comp="588" pin=4"/></net>

<net id="603"><net_src comp="568" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="582" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="86" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="600" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="88" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="604" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="94" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="94" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="635" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="163" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="96" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="670" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="108" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="685"><net_src comp="677" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="690"><net_src comp="282" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="42" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="282" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="282" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="708"><net_src comp="270" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="48" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="266" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="50" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="116" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="56" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="755"><net_src comp="58" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="761"><net_src comp="118" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="62" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="118" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="56" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="763" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="756" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="747" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="30" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="64" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="812"><net_src comp="66" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="820"><net_src comp="68" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="56" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="70" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="827"><net_src comp="808" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="836"><net_src comp="72" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="70" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="842"><net_src comp="50" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="74" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="828" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="854"><net_src comp="838" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="828" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="843" pin="2"/><net_sink comp="849" pin=2"/></net>

<net id="862"><net_src comp="831" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="849" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="828" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="868"><net_src comp="302" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="875"><net_src comp="76" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="78" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="80" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="883"><net_src comp="82" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="869" pin="4"/><net_sink comp="879" pin=1"/></net>

<net id="892"><net_src comp="84" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="865" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="879" pin="2"/><net_sink comp="885" pin=2"/></net>

<net id="895"><net_src comp="78" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="896"><net_src comp="80" pin="0"/><net_sink comp="885" pin=4"/></net>

<net id="900"><net_src comp="865" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="879" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="86" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="897" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="88" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="901" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="919" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="927"><net_src comp="924" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="936"><net_src comp="928" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="94" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="946"><net_src comp="938" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="94" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="932" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="954" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="96" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="969"><net_src comp="959" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="932" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="970" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="966" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="108" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="986"><net_src comp="306" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="312" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="995"><net_src comp="324" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1000"><net_src comp="330" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1006"><net_src comp="338" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1010"><net_src comp="1003" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1014"><net_src comp="346" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1020"><net_src comp="120" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1025"><net_src comp="132" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1030"><net_src comp="390" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="127" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1039"><net_src comp="139" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1044"><net_src comp="395" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1049"><net_src comp="398" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1054"><net_src comp="401" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1060"><net_src comp="407" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1065"><net_src comp="411" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1070"><net_src comp="144" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1075"><net_src comp="434" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1081"><net_src comp="439" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1086"><net_src comp="482" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1091"><net_src comp="488" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1094"><net_src comp="1088" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1098"><net_src comp="494" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1104"><net_src comp="502" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1109"><net_src comp="508" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1114"><net_src comp="511" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1119"><net_src comp="517" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1124"><net_src comp="527" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1129"><net_src comp="560" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1134"><net_src comp="588" pin="5"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1139"><net_src comp="616" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1145"><net_src comp="622" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1151"><net_src comp="289" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1156"><net_src comp="294" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1161"><net_src comp="156" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1166"><net_src comp="635" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1171"><net_src comp="662" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1176"><net_src comp="180" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1181"><net_src comp="188" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1189"><net_src comp="692" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1194"><net_src comp="193" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1199"><net_src comp="205" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1204"><net_src comp="704" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1207"><net_src comp="1201" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1211"><net_src comp="200" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1216"><net_src comp="175" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1221"><net_src comp="709" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1226"><net_src comp="712" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1231"><net_src comp="715" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1237"><net_src comp="721" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1242"><net_src comp="737" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1248"><net_src comp="742" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1253"><net_src comp="785" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1258"><net_src comp="791" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1264"><net_src comp="799" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1269"><net_src comp="805" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1274"><net_src comp="808" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1279"><net_src comp="814" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1284"><net_src comp="824" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1289"><net_src comp="857" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1294"><net_src comp="885" pin="5"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1299"><net_src comp="913" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1305"><net_src comp="919" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1311"><net_src comp="213" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1316"><net_src comp="289" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1321"><net_src comp="294" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1326"><net_src comp="163" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="959" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs_V | {}
	Port: layerWeigth_V | {}
	Port: bias_V | {}
	Port: outputLayerWeigth_V | {}
	Port: outputLayerBias_V | {}
	Port: layerResult_0_V | {22 }
	Port: coeTanSig_V | {}
 - Input state : 
	Port: ANN : inputs_V | {3 4 }
	Port: ANN : layerWeigth_V | {3 4 }
	Port: ANN : bias_V | {8 9 }
	Port: ANN : outputLayerWeigth_V | {25 26 }
	Port: ANN : outputLayerBias_V | {23 24 }
	Port: ANN : layerResult_0_V | {25 26 }
	Port: ANN : coeTanSig_V | {20 21 41 42 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_58 : 2
		neuronIndex_1 : 1
		exitcond_i7 : 1
		i_0_i_mid2 : 2
		tmp_4_mid2_v : 2
		i_1 : 3
	State 3
		p_shl_cast : 1
		tmp_5 : 2
		tmp_4 : 3
		tmp_11_cast : 4
		layerWeigth_V_addr : 5
		layerWeigth_V_load : 6
		inputs_V_addr : 1
		inputs_V_load : 2
		StgValue_78 : 1
	State 4
	State 5
		p_Val2_6 : 1
	State 6
	State 7
		tmp_22 : 1
	State 8
		bias_V_addr : 1
		bias_V_load : 2
		tmp_10 : 1
		tmp_21_cast : 2
		p_Val2_7 : 3
	State 9
		r_i_i_i_i : 1
		qb_assign_3 : 1
		tmp_12 : 1
		p_Val2_10 : 2
		p_Val2_1 : 3
	State 10
		r_V_2 : 1
	State 11
		r_V_6 : 1
	State 12
	State 13
		tmp_35 : 1
		tmp_38 : 1
	State 14
		ret_V_4 : 1
		p_i : 2
		p_0_0_i : 3
	State 15
	State 16
	State 17
	State 18
		p_Result_2 : 1
		exp_V_1 : 2
		p_Result_5 : 3
		tmp_36 : 1
		notlhs : 3
		notrhs : 2
		tmp_28 : 4
	State 19
		tmp_29 : 1
		tmp_32 : 1
	State 20
		coeTanSig_V_addr_1 : 1
		coeTanSig_V_load_1 : 2
	State 21
	State 22
		StgValue_160 : 1
	State 23
		outputLayerBias_V_lo : 1
	State 24
	State 25
		exitcond_i1 : 1
		i : 1
		StgValue_173 : 2
		tmp_3 : 1
		outputLayerWeigth_V_s : 2
		outputLayerWeigth_V_1 : 3
		layerResult_0_V_add_1 : 2
		layerResult_0_V_loa : 3
		p_Val2_2 : 1
	State 26
	State 27
		p_Val2_3 : 1
	State 28
	State 29
		tmp_43 : 1
	State 30
		tmp_9_cast_cast : 1
		p_Val2_4 : 2
	State 31
		r_i_i_i_i1 : 1
		qb_assign_1 : 1
		tmp_6 : 1
		p_Val2_s_48 : 2
	State 32
		r_V : 1
	State 33
		r_V_8 : 1
	State 34
	State 35
		tmp_27 : 1
		tmp_41 : 1
	State 36
		ret_V_1 : 1
		p_i1 : 2
		p_0_0_i1 : 3
	State 37
	State 38
	State 39
	State 40
		p_Result_4 : 1
		exp_V_s : 2
		p_Result_s : 3
		tmp_39 : 1
		notlhs8 : 3
		notrhs9 : 2
		tmp_17 : 4
	State 41
		tmp_19 : 1
		tmp_24 : 1
		coeTanSig_V_addr : 1
		coeTanSig_V_load : 2
	State 42
	State 43
		sel_tmp11_cast : 1
		layerResult_1_0_V_s : 2
		StgValue_252 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   dcmp   |         grp_fu_289         |    0    |   130   |   469   |
|          |         grp_fu_294         |    0    |   130   |   469   |
|----------|----------------------------|---------|---------|---------|
|  sitodp  |         grp_fu_299         |    0    |   549   |   625   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_401         |    4    |   166   |    49   |
|    mul   |         grp_fu_511         |    4    |   170   |    51   |
|          |         grp_fu_715         |    4    |   166   |    49   |
|          |         grp_fu_808         |    4    |   170   |    51   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_312 |    0    |    0    |    13   |
|          |    neuronIndex_1_fu_318    |    0    |    0    |    10   |
|          |         i_1_fu_346         |    0    |    0    |    10   |
|          |        tmp_4_fu_379        |    0    |    0    |    8    |
|          |       p_Val2_7_fu_434      |    0    |    0    |    71   |
|          |      p_Val2_10_fu_482      |    0    |    0    |    39   |
|          |       p_Val2_1_fu_488      |    0    |    0    |    39   |
|          |        r_V_2_fu_502        |    0    |    0    |    39   |
|    add   |       ret_V_4_fu_546       |    0    |    0    |    26   |
|          |       exp_V_1_fu_582       |    0    |    0    |    18   |
|          |          i_fu_692          |    0    |    0    |    10   |
|          |       p_Val2_2_fu_704      |    0    |    0    |    39   |
|          |       p_Val2_4_fu_737      |    0    |    0    |    65   |
|          |     p_Val2_s_48_fu_785     |    0    |    0    |    39   |
|          |         r_V_fu_799         |    0    |    0    |    39   |
|          |       ret_V_1_fu_843       |    0    |    0    |    26   |
|          |       exp_V_s_fu_879       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_306  |    0    |    0    |    9    |
|          |     exitcond_i7_fu_324     |    0    |    0    |    8    |
|          |        ifzero_fu_390       |    0    |    0    |    8    |
|          |          r_fu_439          |    0    |    0    |    18   |
|          |        tmp_7_fu_494        |    0    |    0    |    18   |
|          |        tmp_16_fu_541       |    0    |    0    |    18   |
|   icmp   |        notlhs_fu_604       |    0    |    0    |    13   |
|          |        notrhs_fu_610       |    0    |    0    |    29   |
|          |     exitcond_i1_fu_686     |    0    |    0    |    8    |
|          |         r_4_fu_742         |    0    |    0    |    18   |
|          |        tmp_s_fu_791        |    0    |    0    |    18   |
|          |        tmp_13_fu_838       |    0    |    0    |    18   |
|          |       notlhs8_fu_901       |    0    |    0    |    13   |
|          |       notrhs9_fu_907       |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|          |      i_0_i_mid2_fu_330     |    0    |    0    |    2    |
|          |     tmp_4_mid2_v_fu_338    |    0    |    0    |    2    |
|          |        tmp_11_fu_415       |    0    |    0    |    32   |
|          |         p_i_fu_552         |    0    |    0    |    20   |
|          |       p_0_0_i_fu_560       |    0    |    0    |    20   |
|  select  |       sel_tmp2_fu_662      |    0    |    0    |    25   |
|          |    this_assign_6_fu_677    |    0    |    0    |    26   |
|          |         p_i1_fu_849        |    0    |    0    |    20   |
|          |       p_0_0_i1_fu_857      |    0    |    0    |    20   |
|          |       sel_tmp4_fu_959      |    0    |    0    |    25   |
|          | layerResult_1_0_V_s_fu_975 |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|          |      r_i_i_i_i_fu_467      |    0    |    0    |    8    |
|          |        tmp_28_fu_616       |    0    |    0    |    8    |
|          |       sel_tmp1_fu_657      |    0    |    0    |    8    |
|    or    |  sel_tmp5_demorgan_fu_673  |    0    |    0    |    8    |
|          |      r_i_i_i_i1_fu_770     |    0    |    0    |    8    |
|          |        tmp_17_fu_913       |    0    |    0    |    8    |
|          |       sel_tmp3_fu_954      |    0    |    0    |    8    |
|          |  sel_tmp14_demorgan_fu_970 |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |     qb_assign_3_fu_472     |    0    |    0    |    8    |
|          |        tmp_30_fu_631       |    0    |    0    |    8    |
|          |        tmp_33_fu_641       |    0    |    0    |    8    |
|    and   |       sel_tmp_fu_651       |    0    |    0    |    8    |
|          |     qb_assign_1_fu_775     |    0    |    0    |    8    |
|          |        tmp_20_fu_928       |    0    |    0    |    8    |
|          |        tmp_25_fu_938       |    0    |    0    |    8    |
|          |       sel_tmp9_fu_948      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_31_fu_635       |    0    |    0    |    8    |
|    xor   |        tmp_34_fu_645       |    0    |    0    |    8    |
|          |        tmp_21_fu_932       |    0    |    0    |    8    |
|          |        tmp_26_fu_942       |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_5_fu_366        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |   tmp_4_mid2_cast_fu_352   |    0    |    0    |    0    |
|          |      p_shl_cast_fu_362     |    0    |    0    |    0    |
|          |        tmp_8_fu_372        |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_376     |    0    |    0    |    0    |
|   zext   |     tmp_11_cast_fu_385     |    0    |    0    |    0    |
|          |      tmp_4_mid2_fu_411     |    0    |    0    |    0    |
|          |        tmp_12_fu_478       |    0    |    0    |    0    |
|          |        tmp_3_fu_698        |    0    |    0    |    0    |
|          |        tmp_6_fu_781        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_355        |    0    |    0    |    0    |
|bitconcatenate|        tmp_10_fu_422       |    0    |    0    |    0    |
|          |        tmp_9_fu_725        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       OP1_V_1_fu_395       |    0    |    0    |    0    |
|          |       OP2_V_1_fu_398       |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_430     |    0    |    0    |    0    |
|          |     tmp_50_cast_fu_499     |    0    |    0    |    0    |
|          |     OP1_V_4_cast_fu_508    |    0    |    0    |    0    |
|          |   p_Result_11_cast_fu_531  |    0    |    0    |    0    |
|          |        tmp_18_fu_627       |    0    |    0    |    0    |
|   sext   |    sel_tmp2_cast_fu_670    |    0    |    0    |    0    |
|          |      OP1_V_cast_fu_709     |    0    |    0    |    0    |
|          |      OP2_V_cast_fu_712     |    0    |    0    |    0    |
|          |   tmp_9_cast_cast_fu_733   |    0    |    0    |    0    |
|          |     tmp_43_cast_fu_796     |    0    |    0    |    0    |
|          |     OP1_V_3_cast_fu_805    |    0    |    0    |    0    |
|          |   p_Result_8_cast_fu_828   |    0    |    0    |    0    |
|          |        tmp_15_fu_924       |    0    |    0    |    0    |
|          |    sel_tmp11_cast_fu_966   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_22_fu_407       |    0    |    0    |    0    |
|          |        tmp_38_fu_527       |    0    |    0    |    0    |
|   trunc  |        tmp_36_fu_600       |    0    |    0    |    0    |
|          |        tmp_43_fu_721       |    0    |    0    |    0    |
|          |        tmp_41_fu_824       |    0    |    0    |    0    |
|          |        tmp_39_fu_897       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       p_Val2_9_fu_444      |    0    |    0    |    0    |
|          |        tmp_35_fu_517       |    0    |    0    |    0    |
|partselect|      p_Result_2_fu_572     |    0    |    0    |    0    |
|          |       p_Val2_5_fu_747      |    0    |    0    |    0    |
|          |        tmp_27_fu_814       |    0    |    0    |    0    |
|          |      p_Result_4_fu_869     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_14_fu_453       |    0    |    0    |    0    |
|          |        tmp_23_fu_460       |    0    |    0    |    0    |
| bitselect|        tmp_37_fu_534       |    0    |    0    |    0    |
|          |        tmp_42_fu_756       |    0    |    0    |    0    |
|          |        tmp_44_fu_763       |    0    |    0    |    0    |
|          |        tmp_40_fu_831       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  partset |      p_Result_5_fu_588     |    0    |    0    |    0    |
|          |      p_Result_s_fu_885     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   1481  |   2883  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       OP1_V_1_reg_1041       |   64   |
|     OP1_V_3_cast_reg_1266    |   43   |
|     OP1_V_4_cast_reg_1106    |   43   |
|      OP1_V_cast_reg_1218     |   58   |
|       OP2_V_1_reg_1046       |   64   |
|      OP2_V_cast_reg_1223     |   58   |
|     bias_V_addr_reg_1067     |    2   |
|  coeTanSig_V_addr_1_reg_1158 |   12   |
|   coeTanSig_V_addr_reg_1308  |   12   |
|   coeTanSig_V_load_reg_1323  |   25   |
|         dp_2_reg_1142        |   64   |
|          dp_reg_1302         |   64   |
|   exitcond_flatten_reg_983   |    1   |
|      exitcond_i7_reg_992     |    1   |
|        i_0_i1_reg_278        |    2   |
|      i_0_i_mid2_reg_997      |    2   |
|         i_0_i_reg_255        |    2   |
|         i_1_reg_1011         |    2   |
|          i_reg_1186          |    2   |
|        ifzero_reg_1027       |    1   |
|  indvar_flatten_next_reg_987 |    4   |
|    indvar_flatten_reg_221    |    4   |
|    inputs_V_addr_reg_1022    |    2   |
|    inputs_V_load_reg_1036    |   32   |
|layerResult_0_V_add_1_reg_1196|    2   |
| layerResult_0_V_loa_reg_1213 |   26   |
|  layerWeigth_V_addr_reg_1017 |    4   |
|  layerWeigth_V_load_reg_1031 |   32   |
|      neuronIndex_reg_232     |    2   |
| outputLayerBias_V_ad_reg_1173|    1   |
| outputLayerBias_V_lo_reg_1178|   32   |
|outputLayerWeigth_V_1_reg_1208|   32   |
|outputLayerWeigth_V_s_reg_1191|    2   |
|       p_0_0_i1_reg_1286      |   20   |
|       p_0_0_i_reg_1126       |   20   |
|      p_Result_5_reg_1131     |   64   |
|      p_Result_s_reg_1291     |   64   |
|      p_Val2_10_reg_1083      |   32   |
|       p_Val2_1_reg_1088      |   32   |
|       p_Val2_2_reg_1201      |   32   |
|       p_Val2_3_reg_1228      |   58   |
|       p_Val2_4_reg_1239      |   58   |
|       p_Val2_6_reg_1051      |   64   |
|       p_Val2_7_reg_1072      |   64   |
|       p_Val2_8_reg_243       |   32   |
|     p_Val2_s_48_reg_1250     |   32   |
|       p_Val2_s_reg_266       |   32   |
|         r_4_reg_1245         |    1   |
|        r_V_2_reg_1101        |   33   |
|        r_V_6_reg_1111        |   43   |
|        r_V_8_reg_1271        |   43   |
|         r_V_reg_1261         |   33   |
|          r_reg_1078          |    1   |
|            reg_302           |   64   |
|       sel_tmp2_reg_1168      |   25   |
|        tmp_17_reg_1296       |    1   |
|        tmp_19_reg_1313       |    1   |
|        tmp_22_reg_1057       |   23   |
|        tmp_24_reg_1318       |    1   |
|        tmp_27_reg_1276       |   19   |
|        tmp_28_reg_1136       |    1   |
|        tmp_29_reg_1148       |    1   |
|        tmp_31_reg_1163       |    1   |
|        tmp_32_reg_1153       |    1   |
|        tmp_35_reg_1116       |   19   |
|        tmp_38_reg_1121       |   24   |
|        tmp_41_reg_1281       |   24   |
|        tmp_43_reg_1234       |   23   |
|      tmp_4_mid2_reg_1062     |   64   |
|     tmp_4_mid2_v_reg_1003    |    2   |
|        tmp_7_reg_1095        |    1   |
|        tmp_s_reg_1255        |    1   |
+------------------------------+--------+
|             Total            |  1751  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_163 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_175 |  p0  |   3  |   2  |    6   ||    15   |
| grp_access_fu_188 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   2  |    4   ||    9    |
|  p_Val2_8_reg_243 |  p0  |   2  |  32  |   64   ||    9    |
|  p_Val2_s_reg_266 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_289    |  p0  |   4  |  64  |   256  ||    21   |
|     grp_fu_294    |  p0  |   4  |  64  |   256  ||    21   |
|     grp_fu_299    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_401    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_401    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_511    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_715    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_715    |  p1  |   2  |  26  |   52   ||    9    |
|     grp_fu_808    |  p1  |   2  |  33  |   66   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1156  || 32.1622 ||   204   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1481  |  2883  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   204  |
|  Register |    -   |    -   |  1751  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   32   |  3232  |  3087  |
+-----------+--------+--------+--------+--------+
