// Seed: 955647266
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
    , id_16,
    input id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    output id_11,
    output id_12,
    output id_13,
    input logic id_14,
    output id_15
);
  logic id_17 = id_5;
  logic id_18;
  type_28(
      id_7, id_12, 1'b0
  );
  assign id_13 = 1;
  always @("" or posedge 1 * id_2) begin
    id_11 = 1;
  end
  assign id_7 = id_3;
endmodule
