<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>adder_subtracter32</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>adder_subtracter32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a917441d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>adder_subtracter32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a917441d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>adder_subtracter32_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b6de38ed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>v</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/full_adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/adder_subtracter32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_71aaf705</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/full_adder/src/full_adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/full_adder/src/adder_subtracter32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e4643e68</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/full_adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/adder_subtracter32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/full_adder/src/full_adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/full_adder/src/adder_subtracter32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/adder_subtracter32_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/full_adder/sim/adder_subtracter32_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/adder_subtracter32_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>adder_subtracter32_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">adder_subtracter32_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>adder_subtracter32</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-02-27T14:07:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55eaf4d3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73afb0be_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@589749c4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22900cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f610431_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ca199f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68b5e177_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f944c6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b144d2d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220a74bb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c210484_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0248a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421d0117_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e4fa48f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6afb13f7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f25ac04_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66aa0a4f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bcd67bb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77b830b9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d73fdbf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f4541c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d299a39_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2122fd3a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b9460b4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b42bdec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53f110e2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6856dd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@768cdf8d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ad13b23_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78dcacdf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@293bb0d1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@307a7a3b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69b78fe2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da65796_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7236c8a4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@213b273c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dfde3a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77fb2881_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52802ed4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ec446ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@207f1507_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13196004_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1612d24c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d072429_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d640c99_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/full_adder</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b0911f40"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="03acacac"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="76d40d4a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
