<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_pwr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__pwr_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_pwr.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__pwr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32H5xx_LL_PWR_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32H5xx_LL_PWR_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (PWR)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Wake-Up Pins PWR register offsets */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET    2UL</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK       0x7FU</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define LL_PWR_PMCR_CSSF       PWR_PMCR_CSSF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF1     PWR_WUSCR_CWUF1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF2     PWR_WUSCR_CWUF2 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF3     PWR_WUSCR_CWUF3 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF4     PWR_WUSCR_CWUF4 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF5     PWR_WUSCR_CWUF5 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF6     PWR_WUSCR_CWUF6 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF7     PWR_WUSCR_CWUF7 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF8     PWR_WUSCR_CWUF8 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define LL_PWR_WUSCR_CWUF_ALL  PWR_WUSCR_CWUF  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define LL_PWR_FLAG_VOSRDY    PWR_VOSR_VOSRDY     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define LL_PWR_FLAG_ACTVOSRDY PWR_VOSR_ACTOVSRDY  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define LL_PWR_FLAG_STOPF     PWR_PMSR_STOPF      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define LL_PWR_FLAG_SBF       PWR_PMSR_SBF        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define LL_PWR_FLAG_AVDO      PWR_VMSR_AVDO       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define LL_PWR_FLAG_VDDIO2RDY PWR_VMSR_VDDIO2RDY  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define LL_PWR_FLAG_PVDO      PWR_VMSR_PVDO       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define LL_PWR_FLAG_USB33RDY  PWR_VMSR_USB33RDY   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define LL_PWR_FLAG_TEMPH     PWR_BDSR_TEMPH      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define LL_PWR_FLAG_TEMPL     PWR_BDSR_TEMPL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define LL_PWR_FLAG_VBATH     PWR_BDSR_VBATH      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define LL_PWR_FLAG_VBATL     PWR_BDSR_VBATL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG1   PWR_WUSR_WUF1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG2   PWR_WUSR_WUF2       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG3   PWR_WUSR_WUF3       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG4   PWR_WUSR_WUF4       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG5   PWR_WUSR_WUF5       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG6   PWR_WUSR_WUF6       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG7   PWR_WUSR_WUF7       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define LL_PWR_WAKEUP_FLAG8   PWR_WUSR_WUF8       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define LL_PWR_STOP_MODE    (0U)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define LL_PWR_STANDBY_MODE PWR_PMCR_LPMS          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE0 PWR_VOSCR_VOS   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE1 PWR_VOSCR_VOS_1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE2 PWR_VOSCR_VOS_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE3 0x00000000U     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE5   PWR_PMCR_SVOS_0                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE4   PWR_PMCR_SVOS_1                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE3   (PWR_PMCR_SVOS_0 | PWR_PMCR_SVOS_1) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_0 0U                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_1 PWR_VMCR_PLS_0                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_2 PWR_VMCR_PLS_1                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_3 (PWR_VMCR_PLS_0 | PWR_VMCR_PLS_1)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_4 PWR_VMCR_PLS_2                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_5 (PWR_VMCR_PLS_0 | PWR_VMCR_PLS_2)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_6 (PWR_VMCR_PLS_1 | PWR_VMCR_PLS_2)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_PWR_PVDLEVEL_7 PWR_VMCR_PLS                                </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_PWR_AVDLEVEL_0   0U                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_PWR_AVDLEVEL_1   PWR_VMCR_ALS_0    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_PWR_AVDLEVEL_2   PWR_VMCR_ALS_1    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_PWR_AVDLEVEL_3   PWR_VMCR_ALS      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN1 PWR_WUCR_WUPEN1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN2 PWR_WUCR_WUPEN2 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN3 PWR_WUCR_WUPEN3 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN4 PWR_WUCR_WUPEN4 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN5 PWR_WUCR_WUPEN5 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN6 PWR_WUCR_WUPEN6 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN7 PWR_WUCR_WUPEN7 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN8 PWR_WUCR_WUPEN8 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN_NOPULL      0x00000000UL   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN_PULLUP      0x00000001UL   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN_PULLDOWN    0x00000002UL   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_PWR_EXTERNAL_SOURCE_SUPPLY PWR_SCCR_BYPASS   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_PWR_BATT_CHARG_RESISTOR_5K   0U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define LL_PWR_BATT_CHARG_RESISTOR_1_5K PWR_BDCR_VBRS  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN1_NSEC 0U                  </span><span class="comment">/* Wake up pin 1 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN1_SEC  PWR_SECCFGR_WUP1SEC </span><span class="comment">/* Wake up pin 1 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN2_NSEC 0U                  </span><span class="comment">/* Wake up pin 2 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN2_SEC  PWR_SECCFGR_WUP2SEC </span><span class="comment">/* Wake up pin 2 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN3_NSEC 0U                  </span><span class="comment">/* Wake up pin 3 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN3_SEC  PWR_SECCFGR_WUP3SEC </span><span class="comment">/* Wake up pin 3 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN4_NSEC 0U                  </span><span class="comment">/* Wake up pin 4 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN4_SEC  PWR_SECCFGR_WUP4SEC </span><span class="comment">/* Wake up pin 4 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN5_NSEC 0U                  </span><span class="comment">/* Wake up pin 5 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN5_SEC  PWR_SECCFGR_WUP5SEC </span><span class="comment">/* Wake up pin 5 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN6_NSEC 0U                  </span><span class="comment">/* Wake up pin 6 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN6_SEC  PWR_SECCFGR_WUP6SEC </span><span class="comment">/* Wake up pin 6 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN7_NSEC 0U                  </span><span class="comment">/* Wake up pin 7 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN7_SEC  PWR_SECCFGR_WUP7SEC </span><span class="comment">/* Wake up pin 7 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN8_NSEC 0U                  </span><span class="comment">/* Wake up pin 8 nsecure mode            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_PWR_WAKEUP_PIN8_SEC  PWR_SECCFGR_WUP8SEC </span><span class="comment">/* Wake up pin 8 secure mode             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_PWR_RET_NSEC 0U                  </span><span class="comment">/* Retention nsecure mode                        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_PWR_RET_SEC  PWR_SECCFGR_RETSEC  </span><span class="comment">/* Retention secure mode                         */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_PWR_LPM_NSEC 0U                  </span><span class="comment">/* Low-power modes nsecure mode                  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define LL_PWR_LPM_SEC  PWR_SECCFGR_LPMSEC  </span><span class="comment">/* Low-power modes secure mode                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_PWR_VDM_NSEC 0U                  </span><span class="comment">/* Voltage detection and monitoring nsecure mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define LL_PWR_VDM_SEC  PWR_SECCFGR_SCMSEC  </span><span class="comment">/* Voltage detection and monitoring secure mode  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define LL_PWR_VB_NSEC  0U                  </span><span class="comment">/* Backup domain nsecure mode                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define LL_PWR_VB_SEC   PWR_SECCFGR_VBSEC   </span><span class="comment">/* Backup domain secure mode                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_PWR_APC_NSEC 0U                  </span><span class="comment">/* Pull-up/pull-down nsecure mode                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_PWR_APC_SEC  PWR_SECCFGR_VUSBSEC </span><span class="comment">/* Pull-up/pull-down secure mode                 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define LL_PWR_ReadReg(__REG__) READ_REG(PWR-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetPowerMode(uint32_t Mode)</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>{</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf333da78fb25f14501f47edd8c82ef5c">PWR_PMCR_LPMS</a>, Mode);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>}</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetPowerMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>{</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf333da78fb25f14501f47edd8c82ef5c">PWR_PMCR_LPMS</a>));</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>}</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetStopModeRegulVoltageScaling(uint32_t VoltageScaling)</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>{</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga45b5fb9749b167105f5887ee338c100d">PWR_PMCR_SVOS</a>, VoltageScaling);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>}</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetStopModeRegulVoltageScaling(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>{</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga45b5fb9749b167105f5887ee338c100d">PWR_PMCR_SVOS</a>));</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>}</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableFlashPowerDown(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>{</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga176f0acd69907f7075a63d0401ba303a">PWR_PMCR_FLPS</a>);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>}</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableFlashPowerDown(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga176f0acd69907f7075a63d0401ba303a">PWR_PMCR_FLPS</a>);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>}</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledFlashPowerDown(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>{</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga176f0acd69907f7075a63d0401ba303a">PWR_PMCR_FLPS</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga176f0acd69907f7075a63d0401ba303a">PWR_PMCR_FLPS</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>}</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAnalogBooster(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>{</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff04a8dc176912b9b9be4b0ad155e94f">PWR_PMCR_BOOSTE</a>);</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>}</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAnalogBooster(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>{</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff04a8dc176912b9b9be4b0ad155e94f">PWR_PMCR_BOOSTE</a>);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>}</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAnalogBooster(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>{</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff04a8dc176912b9b9be4b0ad155e94f">PWR_PMCR_BOOSTE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff04a8dc176912b9b9be4b0ad155e94f">PWR_PMCR_BOOSTE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>}</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAnalogVoltageReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>{</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb063d0b52777d74ff0bc989bb4a2c87">PWR_PMCR_AVD_READY</a>);</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>}</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAnalogVoltageReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>{</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb063d0b52777d74ff0bc989bb4a2c87">PWR_PMCR_AVD_READY</a>);</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>}</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAnalogVoltageReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>{</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb063d0b52777d74ff0bc989bb4a2c87">PWR_PMCR_AVD_READY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb063d0b52777d74ff0bc989bb4a2c87">PWR_PMCR_AVD_READY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>}</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM1ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>{</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6faf37fd816c5a029bbc7acfc662414d">PWR_PMCR_SRAM1SO</a>);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>}</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM1ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>{</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6faf37fd816c5a029bbc7acfc662414d">PWR_PMCR_SRAM1SO</a>);</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>}</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM1ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>{</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6faf37fd816c5a029bbc7acfc662414d">PWR_PMCR_SRAM1SO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6faf37fd816c5a029bbc7acfc662414d">PWR_PMCR_SRAM1SO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>}</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#if defined (PWR_PMCR_SRAM2_48SO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM2_48K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>{</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf577c5383bc6d9963736f5babb508630">PWR_PMCR_SRAM2_48SO</a>);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>}</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM2_48K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>{</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf577c5383bc6d9963736f5babb508630">PWR_PMCR_SRAM2_48SO</a>);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>}</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM2_48K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>{</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf577c5383bc6d9963736f5babb508630">PWR_PMCR_SRAM2_48SO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf577c5383bc6d9963736f5babb508630">PWR_PMCR_SRAM2_48SO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>}</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_SRAM2_48SO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#if defined (PWR_PMCR_SRAM2_16SO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM2_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf671f574bd96f30136db8c863dc576a">PWR_PMCR_SRAM2_16SO</a>);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM2_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>{</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf671f574bd96f30136db8c863dc576a">PWR_PMCR_SRAM2_16SO</a>);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>}</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM2_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>{</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf671f574bd96f30136db8c863dc576a">PWR_PMCR_SRAM2_16SO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf671f574bd96f30136db8c863dc576a">PWR_PMCR_SRAM2_16SO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>}</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_SRAM2_16SO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#if defined(PWR_PMCR_SRAM2_16HSO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM2_High_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>{</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2_16HSO);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>}</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM2_High_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>{</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2_16HSO);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>}</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM2_High_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2_16HSO) == (PWR_PMCR_SRAM2_16HSO)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>}</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_SRAM2_16HSO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#if defined(PWR_PMCR_SRAM2_16LSO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM2_Low_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>{</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2_16LSO);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>}</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM2_Low_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>{</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2_16LSO);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>}</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM2_Low_16K_ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>{</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2_16LSO) == (PWR_PMCR_SRAM2_16LSO)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>}</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_SRAM2_16LSO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#if defined (PWR_PMCR_SRAM2SO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM2ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>{</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2SO);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>}</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM2ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>{</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2SO);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>}</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM2ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>{</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, PWR_PMCR_SRAM2SO) == (PWR_PMCR_SRAM2SO)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>}</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_SRAM2SO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#if defined (PWR_PMCR_SRAM3SO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAHBRAM3ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>{</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b83b7753c85892c1dc52f576e2151d8">PWR_PMCR_SRAM3SO</a>);</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>}</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAHBRAM3ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>{</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b83b7753c85892c1dc52f576e2151d8">PWR_PMCR_SRAM3SO</a>);</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>}</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAHBRAM3ShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>{</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b83b7753c85892c1dc52f576e2151d8">PWR_PMCR_SRAM3SO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b83b7753c85892c1dc52f576e2151d8">PWR_PMCR_SRAM3SO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>}</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_SRAM3SO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#if defined (PWR_PMCR_ETHERNETSO)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableETHERNETRAMShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>{</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8cb9132384d9e21aaedc2548c3bd93">PWR_PMCR_ETHERNETSO</a>);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>}</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableETHERNETRAMShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>{</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8cb9132384d9e21aaedc2548c3bd93">PWR_PMCR_ETHERNETSO</a>);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>}</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledETHERNETRAMShutOff(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>{</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8cb9132384d9e21aaedc2548c3bd93">PWR_PMCR_ETHERNETSO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8cb9132384d9e21aaedc2548c3bd93">PWR_PMCR_ETHERNETSO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>}</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PMCR_ETHERNETSO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>{</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VOSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga23e53b1c1b986820cf0b6948061254ff">PWR_VOSCR_VOS</a>, VoltageScaling);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>}</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetRegulVoltageScaling(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>{</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VOSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga23e53b1c1b986820cf0b6948061254ff">PWR_VOSCR_VOS</a>));</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>}</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetCurrentVOS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>{</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VOSSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7bcc080772dc01a82b8270cad5eb118">PWR_VOSSR_ACTVOS</a>));</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>}</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableBkUpRegulator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>{</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf8b6226a81d06f3508f4341250f9089">PWR_BDCR_BREN</a>);</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>}</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableBkUpRegulator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>{</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf8b6226a81d06f3508f4341250f9089">PWR_BDCR_BREN</a>);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>}</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledBkUpRegulator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>{</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf8b6226a81d06f3508f4341250f9089">PWR_BDCR_BREN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf8b6226a81d06f3508f4341250f9089">PWR_BDCR_BREN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>}</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableMonitoring(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>{</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5b9ab5efa294e72695b3b6f2bf3fa92">PWR_BDCR_MONEN</a>);</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>}</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableMonitoring(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>{</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5b9ab5efa294e72695b3b6f2bf3fa92">PWR_BDCR_MONEN</a>);</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>}</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledMonitoring(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>{</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5b9ab5efa294e72695b3b6f2bf3fa92">PWR_BDCR_MONEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5b9ab5efa294e72695b3b6f2bf3fa92">PWR_BDCR_MONEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>}</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableBatteryCharging(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>{</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8a89a055616ca9a3d1a813e7e9d3526">PWR_BDCR_VBE</a>);</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>}</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableBatteryCharging(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>{</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8a89a055616ca9a3d1a813e7e9d3526">PWR_BDCR_VBE</a>);</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>}</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledBatteryCharging(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>{</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8a89a055616ca9a3d1a813e7e9d3526">PWR_BDCR_VBE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8a89a055616ca9a3d1a813e7e9d3526">PWR_BDCR_VBE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>}</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetBattChargResistor(uint32_t Resistor)</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>{</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28198015eb8bed9f1119aecfcb23d5f9">PWR_BDCR_VBRS</a>, Resistor);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>}</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetBattChargResistor(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>{</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28198015eb8bed9f1119aecfcb23d5f9">PWR_BDCR_VBRS</a>));</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>}</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableBkUpAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>{</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;DBPCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f7da5c4b0dae9fb7c575f849c50c41">PWR_DBPCR_DBP</a>);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>}</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableBkUpAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>{</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;DBPCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f7da5c4b0dae9fb7c575f849c50c41">PWR_DBPCR_DBP</a>);</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>}</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledBkUpAccess(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>{</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;DBPCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f7da5c4b0dae9fb7c575f849c50c41">PWR_DBPCR_DBP</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f7da5c4b0dae9fb7c575f849c50c41">PWR_DBPCR_DBP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>}</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#if defined (PWR_UCPDR_UCPD_STBY)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableUCPDStandbyMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>{</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;UCPDR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga676535bf78604bb945a148c644ee65a8">PWR_UCPDR_UCPD_STBY</a>);</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>}</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableUCPDStandbyMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>{</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;UCPDR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga676535bf78604bb945a148c644ee65a8">PWR_UCPDR_UCPD_STBY</a>);</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>}</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledUCPDStandbyMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>{</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;UCPDR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga676535bf78604bb945a148c644ee65a8">PWR_UCPDR_UCPD_STBY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga676535bf78604bb945a148c644ee65a8">PWR_UCPDR_UCPD_STBY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>}</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_UCPDR_UCPD_STBY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#if defined (PWR_UCPDR_UCPD_DBDIS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableUCPDDeadBattery(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>{</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;UCPDR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga138a89b2580b6d8f108d5ab169b8f16d">PWR_UCPDR_UCPD_DBDIS</a>);</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>}</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableUCPDDeadBattery(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>{</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;UCPDR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga138a89b2580b6d8f108d5ab169b8f16d">PWR_UCPDR_UCPD_DBDIS</a>);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>}</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledUCPDDeadBattery(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>{</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;UCPDR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga138a89b2580b6d8f108d5ab169b8f16d">PWR_UCPDR_UCPD_DBDIS</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga138a89b2580b6d8f108d5ab169b8f16d">PWR_UCPDR_UCPD_DBDIS</a>)) ? 0UL : 1UL);</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>}</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_UCPDR_UCPD_DBDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ConfigSupply(uint32_t SupplySource)</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>{</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="comment">/* Set the power supply configuration */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;SCCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64ad33fdc7556c58cf63cc6c45ca43d9">PWR_SCCR_BYPASS</a>), SupplySource);</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>}</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetSupply(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>{</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#if defined (PWR_SCCR_SMPSEN)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="comment">/* Get the power supply configuration */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;SCCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ac53034c74adf20666fa7c67fd97ead">PWR_SCCR_SMPSEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3adb4b2baa450d022adc9d0fdbf6d9d">PWR_SCCR_LDOEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64ad33fdc7556c58cf63cc6c45ca43d9">PWR_SCCR_BYPASS</a>)));</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="comment">/* Get the power supply configuration */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;SCCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3adb4b2baa450d022adc9d0fdbf6d9d">PWR_SCCR_LDOEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64ad33fdc7556c58cf63cc6c45ca43d9">PWR_SCCR_BYPASS</a>)));</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_SCCR_SMPSEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>}</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnablePVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>{</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21c0652c7ea5be16fb66fea5cfade5cb">PWR_VMCR_PVDEN</a>);</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>}</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisablePVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>{</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21c0652c7ea5be16fb66fea5cfade5cb">PWR_VMCR_PVDEN</a>);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>}</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledPVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>{</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21c0652c7ea5be16fb66fea5cfade5cb">PWR_VMCR_PVDEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21c0652c7ea5be16fb66fea5cfade5cb">PWR_VMCR_PVDEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>}</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetPVDLevel(uint32_t PVDLevel)</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>{</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga80a7f18c52656316ad6b995de7658cfe">PWR_VMCR_PLS</a>, PVDLevel);</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>}</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetPVDLevel(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>{</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga80a7f18c52656316ad6b995de7658cfe">PWR_VMCR_PLS</a>));</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>}</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableAVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>{</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa47771d2fa90dc4cdfc8b8c13c6950c">PWR_VMCR_AVDEN</a>);</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>}</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableAVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>{</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa47771d2fa90dc4cdfc8b8c13c6950c">PWR_VMCR_AVDEN</a>);</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>}</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledAVD(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>{</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa47771d2fa90dc4cdfc8b8c13c6950c">PWR_VMCR_AVDEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa47771d2fa90dc4cdfc8b8c13c6950c">PWR_VMCR_AVDEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>}</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetAVDLevel(uint32_t AVDLevel)</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>{</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e1d5a10f782afd001e70d62f65343c">PWR_VMCR_ALS</a>, AVDLevel);</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>}</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetAVDLevel(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>{</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e1d5a10f782afd001e70d62f65343c">PWR_VMCR_ALS</a>));</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>}</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#if defined (PWR_USBSCR_USB33DEN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableUSBVoltageDetector(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>{</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;USBSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b15d352a97071039efed44c84b4283e">PWR_USBSCR_USB33DEN</a>);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>}</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableUSBVoltageDetector(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>{</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;USBSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b15d352a97071039efed44c84b4283e">PWR_USBSCR_USB33DEN</a>);</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>}</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledUSBVoltageDetector(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>{</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;USBSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b15d352a97071039efed44c84b4283e">PWR_USBSCR_USB33DEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b15d352a97071039efed44c84b4283e">PWR_USBSCR_USB33DEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>}</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableVddUSB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>{</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;USBSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1827f3f3538bc230e0f158207f0cf9c8">PWR_USBSCR_USB33SV</a>);</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>}</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define LL_PWR_EnableVDDUSB  LL_PWR_EnableVddUSB </span><span class="comment">/* for API backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableVddUSB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>{</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;USBSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1827f3f3538bc230e0f158207f0cf9c8">PWR_USBSCR_USB33SV</a>);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>}</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define LL_PWR_DisableVDDUSB  LL_PWR_DisableVddUSB </span><span class="comment">/* for API backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledVddUSB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>{</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;USBSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1827f3f3538bc230e0f158207f0cf9c8">PWR_USBSCR_USB33SV</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1827f3f3538bc230e0f158207f0cf9c8">PWR_USBSCR_USB33SV</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>}</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define LL_PWR_IsEnabledVDDUSB  LL_PWR_IsEnabledVddUSB </span><span class="comment">/* for API backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_USBSCR_USB33DEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>{</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, WakeUpPin);</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>}</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>{</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, WakeUpPin);</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>}</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>{</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>}</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>{</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, (WakeUpPin &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7735fb2a6f739fc04b1d57f44a1138a">PWR_WUCR_WUPP1_Pos</a>));</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>}</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>{</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, (WakeUpPin &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7735fb2a6f739fc04b1d57f44a1138a">PWR_WUCR_WUPP1_Pos</a>));</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>}</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>{</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, (WakeUpPin &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7735fb2a6f739fc04b1d57f44a1138a">PWR_WUCR_WUPP1_Pos</a>)) == (WakeUpPin &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7735fb2a6f739fc04b1d57f44a1138a">PWR_WUCR_WUPP1_Pos</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>}</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPullNone(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>{</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR,</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga585d9ce1a3b295c56f8aaeae98eb70a3">PWR_WUCR_WUPPUPD1</a> &lt;&lt; ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>                                    LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)),</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>             (LL_PWR_WAKEUP_PIN_NOPULL &lt;&lt; ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0bae4c119ad1156cc202358973f7925">PWR_WUCR_WUPPUPD1_Pos</a> + ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * \</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>                                                                      <a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin)) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                                           LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>}</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPullUp(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>{</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR,</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga585d9ce1a3b295c56f8aaeae98eb70a3">PWR_WUCR_WUPPUPD1</a> &lt;&lt; ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>                                    LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)),</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>             (LL_PWR_WAKEUP_PIN_PULLUP &lt;&lt; ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0bae4c119ad1156cc202358973f7925">PWR_WUCR_WUPPUPD1_Pos</a> + ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * \</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>                                                                      <a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin)) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>                                           LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>}</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPullDown(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>{</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR,</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga585d9ce1a3b295c56f8aaeae98eb70a3">PWR_WUCR_WUPPUPD1</a> &lt;&lt; ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>                                    LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)),</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>             (LL_PWR_WAKEUP_PIN_PULLDOWN &lt;&lt; ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0bae4c119ad1156cc202358973f7925">PWR_WUCR_WUPPUPD1_Pos</a> + ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * \</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>                                                                        <a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin)) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>                                             LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>}</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetWakeUpPinPull(uint32_t WakeUpPin)</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>{</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  uint32_t regValue = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga585d9ce1a3b295c56f8aaeae98eb70a3">PWR_WUCR_WUPPUPD1</a> &lt;&lt; ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * \</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>                                                                  (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(WakeUpPin) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>                                                                 LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span> </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  <span class="keywordflow">return</span> (uint32_t)(regValue &gt;&gt; ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0bae4c119ad1156cc202358973f7925">PWR_WUCR_WUPPUPD1_Pos</a> + ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * \</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>                                                            POSITION_VAL(WakeUpPin)) &amp; 0xFU)) &amp; \</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>                                 LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK));</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>}</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableIORetention(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>{</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;IORETR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56dfb9732cfc3b85df8b7cb4e4c7f75f">PWR_IORETR_IORETEN</a>);</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>}</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableIORetention(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>{</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;IORETR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56dfb9732cfc3b85df8b7cb4e4c7f75f">PWR_IORETR_IORETEN</a>);</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>}</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledIORetention(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>{</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;IORETR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56dfb9732cfc3b85df8b7cb4e4c7f75f">PWR_IORETR_IORETEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56dfb9732cfc3b85df8b7cb4e4c7f75f">PWR_IORETR_IORETEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>}</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableJTAGIORetention(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>{</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;IORETR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9459a2a99f00314950cd34e137dd3e84">PWR_IORETR_JTAGIORETEN</a>);</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>}</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableJTAGIORetention(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>{</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;IORETR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9459a2a99f00314950cd34e137dd3e84">PWR_IORETR_JTAGIORETEN</a>);</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>}</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledJTAGIORetention(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>{</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;IORETR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9459a2a99f00314950cd34e137dd3e84">PWR_IORETR_JTAGIORETEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9459a2a99f00314950cd34e137dd3e84">PWR_IORETR_JTAGIORETEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>}</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_VOS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>{</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VOSSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa7b5662b37789014beeee98d8b3f859d">PWR_VOSSR_VOSRDY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa7b5662b37789014beeee98d8b3f859d">PWR_VOSSR_VOSRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>}</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_SB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>{</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d20a30c2825d97e909ed690ae3405b5">PWR_PMSR_SBF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d20a30c2825d97e909ed690ae3405b5">PWR_PMSR_SBF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>}</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_STOP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>{</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa8a89f49a887b2b259ea9b2bf07bc82">PWR_PMSR_STOPF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa8a89f49a887b2b259ea9b2bf07bc82">PWR_PMSR_STOPF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>}</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_PVDO(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>{</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5da4c4075d487f6765a15d32e950d755">PWR_VMSR_PVDO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5da4c4075d487f6765a15d32e950d755">PWR_VMSR_PVDO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>}</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_AVDO(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>{</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5da4c4075d487f6765a15d32e950d755">PWR_VMSR_PVDO</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24d571f5ffb2d3a3ddaeae9c0edfa906">PWR_VMSR_AVDO</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>}</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_ACTVOS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>{</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VOSSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d8446697aaa22fd040c21537adeb71e">PWR_VOSSR_ACTVOSRDY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d8446697aaa22fd040c21537adeb71e">PWR_VOSSR_ACTVOSRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>}</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span> </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#if defined (PWR_VMSR_USB33RDY)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_VDDUSB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>{</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf2227e5a7c2b26dd41bf17630dcbcc">PWR_VMSR_USB33RDY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf2227e5a7c2b26dd41bf17630dcbcc">PWR_VMSR_USB33RDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>}</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_VMSR_USB33RDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_VDDIO2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>{</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;VMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadca9b4e94fcf75dde5e55dbf22b5714c">PWR_VMSR_VDDIO2RDY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadca9b4e94fcf75dde5e55dbf22b5714c">PWR_VMSR_VDDIO2RDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>}</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_BRR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>{</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3cd3f35d2b7b18b918490efcb0fe28a">PWR_BDSR_BRRDY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3cd3f35d2b7b18b918490efcb0fe28a">PWR_BDSR_BRRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>}</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_VBATL(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>{</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9fa99fc908b45118c2426a32a844b1e">PWR_BDSR_VBATL</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9fa99fc908b45118c2426a32a844b1e">PWR_BDSR_VBATL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>}</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_VBATH(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>{</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d3a038d504201afd981a3bb91b9e61">PWR_BDSR_VBATH</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d3a038d504201afd981a3bb91b9e61">PWR_BDSR_VBATH</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>}</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_TEMPL(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>{</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga291881e41f1aa30394a5b94927620f3a">PWR_BDSR_TEMPL</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga291881e41f1aa30394a5b94927620f3a">PWR_BDSR_TEMPL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>}</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_TEMPH(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>{</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;BDSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5bdd2422b59256b70564d91b9c15a20b">PWR_BDSR_TEMPH</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5bdd2422b59256b70564d91b9c15a20b">PWR_BDSR_TEMPH</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>}</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU1(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>{</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab44df01e14667854fffaa406a4695a62">PWR_WUSR_WUF1</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab44df01e14667854fffaa406a4695a62">PWR_WUSR_WUF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>}</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>{</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7be2ae9a3afa927aa5b0c69dafdc454">PWR_WUSR_WUF2</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7be2ae9a3afa927aa5b0c69dafdc454">PWR_WUSR_WUF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>}</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU3(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>{</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1dc21f89c52cf67af79cb078fd0857f6">PWR_WUSR_WUF3</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1dc21f89c52cf67af79cb078fd0857f6">PWR_WUSR_WUF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>}</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU4(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>{</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1847b137387960d590993c4cff77148d">PWR_WUSR_WUF4</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1847b137387960d590993c4cff77148d">PWR_WUSR_WUF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>}</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU5(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>{</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7625652e0f89db2ef13351abafd1b8c">PWR_WUSR_WUF5</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7625652e0f89db2ef13351abafd1b8c">PWR_WUSR_WUF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>}</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span> </div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#if defined (PWR_WUSR_WUF6)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU6(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>{</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga195c96982432b949d379d42dfd703f6c">PWR_WUSR_WUF6</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga195c96982432b949d379d42dfd703f6c">PWR_WUSR_WUF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>}</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_WUSR_WUF6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span> </div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#if defined (PWR_WUSR_WUF7)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU7(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>{</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0206bdfb9e89b70a4fd643e865fa39d">PWR_WUSR_WUF7</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0206bdfb9e89b70a4fd643e865fa39d">PWR_WUSR_WUF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>}</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_WUSR_WUF7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#if defined (PWR_WUSR_WUF8)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsActiveFlag_WU8(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>{</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52b19e93a816d363c76d276332425139">PWR_WUSR_WUF8</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52b19e93a816d363c76d276332425139">PWR_WUSR_WUF8</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>}</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_WUSR_WUF8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_STOP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>{</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54fe5c54fd2c1a91af0dc37750bc0803">PWR_PMCR_CSSF</a>);</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>}</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_SB(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>{</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PMCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54fe5c54fd2c1a91af0dc37750bc0803">PWR_PMCR_CSSF</a>);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>}</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU1(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>{</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d957cca0bab09f3e99a3ac5cb2dc871">PWR_WUSCR_CWUF1</a>);</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>}</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>{</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b2fdfdca832168c4f61f4c4ba04ac65">PWR_WUSCR_CWUF2</a>);</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>}</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU3(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>{</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa291aceb7a31c2cd36dfcad92584628e">PWR_WUSCR_CWUF3</a>);</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>}</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU4(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>{</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga973feb753171f929ec4044693eb00313">PWR_WUSCR_CWUF4</a>);</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>}</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU5(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>{</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca5381d37ff7f1fbce89e407e09ef511">PWR_WUSCR_CWUF5</a>);</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>}</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="preprocessor">#if defined (PWR_WUSCR_CWUF6)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU6(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>{</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf12ac4b119e0c101259e1561e9f2b9b">PWR_WUSCR_CWUF6</a>);</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>}</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_WUSCR_CWUF6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="preprocessor">#if defined (PWR_WUSCR_CWUF7)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU7(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>{</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae64a07639646e5347cd69331ef840">PWR_WUSCR_CWUF7</a>);</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>}</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_WUSCR_CWUF7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span> </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="preprocessor">#if defined (PWR_WUSCR_CWUF8)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU8(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>{</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb76a9705e5a7f44c4df10aa00a0c580">PWR_WUSCR_CWUF8</a>);</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>}</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_WUSCR_CWUF8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>{</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WUSCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga46853b43c570985daee07d52cf1fc518">PWR_WUSCR_CWUF</a>);</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>}</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="preprocessor">#if defined(PWR_PRIVCFGR_NSPRIV)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableNSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>{</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2e42c24b0c79a392faee9c2b5fd1c4">PWR_PRIVCFGR_NSPRIV</a>);</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>}</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableNSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>{</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2e42c24b0c79a392faee9c2b5fd1c4">PWR_PRIVCFGR_NSPRIV</a>);</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>}</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledNSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>{</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2e42c24b0c79a392faee9c2b5fd1c4">PWR_PRIVCFGR_NSPRIV</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2e42c24b0c79a392faee9c2b5fd1c4">PWR_PRIVCFGR_NSPRIV</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>}</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#else</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableNSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>{</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, PWR_PRIVCFGR_PRIV);</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>}</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableNSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>{</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, PWR_PRIVCFGR_PRIV);</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>}</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledNSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>{</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, PWR_PRIVCFGR_PRIV) == PWR_PRIVCFGR_PRIV) ? 1UL : 0UL);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>}</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PRIVCFGR_NSPRIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span> </div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp;  (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_EnableSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>{</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf2b61103cf93447af1cc9aecd855e593">PWR_PRIVCFGR_SPRIV</a>);</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>}</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_DisableSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>{</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf2b61103cf93447af1cc9aecd855e593">PWR_PRIVCFGR_SPRIV</a>);</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>}</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp;  (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#if defined (PWR_PRIVCFGR_SPRIV)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_IsEnabledSecurePrivilege(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>{</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf2b61103cf93447af1cc9aecd855e593">PWR_PRIVCFGR_SPRIV</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf2b61103cf93447af1cc9aecd855e593">PWR_PRIVCFGR_SPRIV</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>}</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_PRIVCFGR_SPRIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp;  (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_PWR_ConfigSecure(uint32_t SecureConfig)</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>{</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;SECCFGR, SecureConfig);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>}</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_PWR_GetConfigSecure(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>{</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;SECCFGR));</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>}</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp;  (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span> </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#if defined (USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_PWR_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">#endif </span><span class="comment">/* defined (USE_FULL_LL_DRIVER) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span> </div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">#endif </span><span class="comment">/* defined (PWR) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span> </div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>}</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H5xx_LL_PWR_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga47a8870d71d55cefb3df47cd8c815ec8"><div class="ttname"><a href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a></div><div class="ttdeci">#define POSITION_VAL(VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00222">stm32h5xx.h:222</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00163">stm32h5xx.h:163</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00139">stm32h5xx.h:140</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03170">stm32h563xx.h:3170</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0d8446697aaa22fd040c21537adeb71e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d8446697aaa22fd040c21537adeb71e">PWR_VOSSR_ACTVOSRDY</a></div><div class="ttdeci">#define PWR_VOSSR_ACTVOSRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14551">stm32h563xx.h:14551</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga138a89b2580b6d8f108d5ab169b8f16d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga138a89b2580b6d8f108d5ab169b8f16d">PWR_UCPDR_UCPD_DBDIS</a></div><div class="ttdeci">#define PWR_UCPDR_UCPD_DBDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14597">stm32h563xx.h:14597</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga176f0acd69907f7075a63d0401ba303a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga176f0acd69907f7075a63d0401ba303a">PWR_PMCR_FLPS</a></div><div class="ttdeci">#define PWR_PMCR_FLPS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14507">stm32h563xx.h:14507</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1827f3f3538bc230e0f158207f0cf9c8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1827f3f3538bc230e0f158207f0cf9c8">PWR_USBSCR_USB33SV</a></div><div class="ttdeci">#define PWR_USBSCR_USB33SV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14638">stm32h563xx.h:14638</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1847b137387960d590993c4cff77148d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1847b137387960d590993c4cff77148d">PWR_WUSR_WUF4</a></div><div class="ttdeci">#define PWR_WUSR_WUF4</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14695">stm32h563xx.h:14695</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga195c96982432b949d379d42dfd703f6c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga195c96982432b949d379d42dfd703f6c">PWR_WUSR_WUF6</a></div><div class="ttdeci">#define PWR_WUSR_WUF6</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14701">stm32h563xx.h:14701</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1b2fdfdca832168c4f61f4c4ba04ac65"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b2fdfdca832168c4f61f4c4ba04ac65">PWR_WUSCR_CWUF2</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14660">stm32h563xx.h:14660</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1dc21f89c52cf67af79cb078fd0857f6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1dc21f89c52cf67af79cb078fd0857f6">PWR_WUSR_WUF3</a></div><div class="ttdeci">#define PWR_WUSR_WUF3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14692">stm32h563xx.h:14692</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga21c0652c7ea5be16fb66fea5cfade5cb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21c0652c7ea5be16fb66fea5cfade5cb">PWR_VMCR_PVDEN</a></div><div class="ttdeci">#define PWR_VMCR_PVDEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14616">stm32h563xx.h:14616</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga23e53b1c1b986820cf0b6948061254ff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga23e53b1c1b986820cf0b6948061254ff">PWR_VOSCR_VOS</a></div><div class="ttdeci">#define PWR_VOSCR_VOS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14541">stm32h563xx.h:14541</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga24d571f5ffb2d3a3ddaeae9c0edfa906"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24d571f5ffb2d3a3ddaeae9c0edfa906">PWR_VMSR_AVDO</a></div><div class="ttdeci">#define PWR_VMSR_AVDO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14643">stm32h563xx.h:14643</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga28198015eb8bed9f1119aecfcb23d5f9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28198015eb8bed9f1119aecfcb23d5f9">PWR_BDCR_VBRS</a></div><div class="ttdeci">#define PWR_BDCR_VBRS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14570">stm32h563xx.h:14570</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga291881e41f1aa30394a5b94927620f3a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga291881e41f1aa30394a5b94927620f3a">PWR_BDSR_TEMPL</a></div><div class="ttdeci">#define PWR_BDSR_TEMPL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14589">stm32h563xx.h:14589</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2ac53034c74adf20666fa7c67fd97ead"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ac53034c74adf20666fa7c67fd97ead">PWR_SCCR_SMPSEN</a></div><div class="ttdeci">#define PWR_SCCR_SMPSEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14611">stm32h563xx.h:14611</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3d20a30c2825d97e909ed690ae3405b5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d20a30c2825d97e909ed690ae3405b5">PWR_PMSR_SBF</a></div><div class="ttdeci">#define PWR_PMSR_SBF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14536">stm32h563xx.h:14536</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga45b5fb9749b167105f5887ee338c100d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga45b5fb9749b167105f5887ee338c100d">PWR_PMCR_SVOS</a></div><div class="ttdeci">#define PWR_PMCR_SVOS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14499">stm32h563xx.h:14499</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga46853b43c570985daee07d52cf1fc518"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga46853b43c570985daee07d52cf1fc518">PWR_WUSCR_CWUF</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14681">stm32h563xx.h:14681</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga52b19e93a816d363c76d276332425139"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52b19e93a816d363c76d276332425139">PWR_WUSR_WUF8</a></div><div class="ttdeci">#define PWR_WUSR_WUF8</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14707">stm32h563xx.h:14707</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga54fe5c54fd2c1a91af0dc37750bc0803"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54fe5c54fd2c1a91af0dc37750bc0803">PWR_PMCR_CSSF</a></div><div class="ttdeci">#define PWR_PMCR_CSSF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14504">stm32h563xx.h:14504</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga56dfb9732cfc3b85df8b7cb4e4c7f75f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56dfb9732cfc3b85df8b7cb4e4c7f75f">PWR_IORETR_IORETEN</a></div><div class="ttdeci">#define PWR_IORETR_IORETEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14805">stm32h563xx.h:14805</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga585d9ce1a3b295c56f8aaeae98eb70a3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga585d9ce1a3b295c56f8aaeae98eb70a3">PWR_WUCR_WUPPUPD1</a></div><div class="ttdeci">#define PWR_WUCR_WUPPUPD1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14763">stm32h563xx.h:14763</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5bdd2422b59256b70564d91b9c15a20b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5bdd2422b59256b70564d91b9c15a20b">PWR_BDSR_TEMPH</a></div><div class="ttdeci">#define PWR_BDSR_TEMPH</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14592">stm32h563xx.h:14592</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5da4c4075d487f6765a15d32e950d755"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5da4c4075d487f6765a15d32e950d755">PWR_VMSR_PVDO</a></div><div class="ttdeci">#define PWR_VMSR_PVDO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14649">stm32h563xx.h:14649</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga64ad33fdc7556c58cf63cc6c45ca43d9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64ad33fdc7556c58cf63cc6c45ca43d9">PWR_SCCR_BYPASS</a></div><div class="ttdeci">#define PWR_SCCR_BYPASS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14605">stm32h563xx.h:14605</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga676535bf78604bb945a148c644ee65a8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga676535bf78604bb945a148c644ee65a8">PWR_UCPDR_UCPD_STBY</a></div><div class="ttdeci">#define PWR_UCPDR_UCPD_STBY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14600">stm32h563xx.h:14600</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6b15d352a97071039efed44c84b4283e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b15d352a97071039efed44c84b4283e">PWR_USBSCR_USB33DEN</a></div><div class="ttdeci">#define PWR_USBSCR_USB33DEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14635">stm32h563xx.h:14635</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6b8cb9132384d9e21aaedc2548c3bd93"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8cb9132384d9e21aaedc2548c3bd93">PWR_PMCR_ETHERNETSO</a></div><div class="ttdeci">#define PWR_PMCR_ETHERNETSO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14516">stm32h563xx.h:14516</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6d957cca0bab09f3e99a3ac5cb2dc871"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d957cca0bab09f3e99a3ac5cb2dc871">PWR_WUSCR_CWUF1</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14657">stm32h563xx.h:14657</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6faf37fd816c5a029bbc7acfc662414d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6faf37fd816c5a029bbc7acfc662414d">PWR_PMCR_SRAM1SO</a></div><div class="ttdeci">#define PWR_PMCR_SRAM1SO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14528">stm32h563xx.h:14528</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga80a7f18c52656316ad6b995de7658cfe"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga80a7f18c52656316ad6b995de7658cfe">PWR_VMCR_PLS</a></div><div class="ttdeci">#define PWR_VMCR_PLS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14619">stm32h563xx.h:14619</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8b83b7753c85892c1dc52f576e2151d8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b83b7753c85892c1dc52f576e2151d8">PWR_PMCR_SRAM3SO</a></div><div class="ttdeci">#define PWR_PMCR_SRAM3SO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14519">stm32h563xx.h:14519</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga93d3a038d504201afd981a3bb91b9e61"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d3a038d504201afd981a3bb91b9e61">PWR_BDSR_VBATH</a></div><div class="ttdeci">#define PWR_BDSR_VBATH</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14586">stm32h563xx.h:14586</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9459a2a99f00314950cd34e137dd3e84"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9459a2a99f00314950cd34e137dd3e84">PWR_IORETR_JTAGIORETEN</a></div><div class="ttdeci">#define PWR_IORETR_JTAGIORETEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14808">stm32h563xx.h:14808</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga973feb753171f929ec4044693eb00313"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga973feb753171f929ec4044693eb00313">PWR_WUSCR_CWUF4</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF4</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14666">stm32h563xx.h:14666</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa291aceb7a31c2cd36dfcad92584628e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa291aceb7a31c2cd36dfcad92584628e">PWR_WUSCR_CWUF3</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14663">stm32h563xx.h:14663</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa7b5662b37789014beeee98d8b3f859d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa7b5662b37789014beeee98d8b3f859d">PWR_VOSSR_VOSRDY</a></div><div class="ttdeci">#define PWR_VOSSR_VOSRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14548">stm32h563xx.h:14548</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9e1d5a10f782afd001e70d62f65343c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e1d5a10f782afd001e70d62f65343c">PWR_VMCR_ALS</a></div><div class="ttdeci">#define PWR_VMCR_ALS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14628">stm32h563xx.h:14628</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa47771d2fa90dc4cdfc8b8c13c6950c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa47771d2fa90dc4cdfc8b8c13c6950c">PWR_VMCR_AVDEN</a></div><div class="ttdeci">#define PWR_VMCR_AVDEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14625">stm32h563xx.h:14625</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa8a89f49a887b2b259ea9b2bf07bc82"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa8a89f49a887b2b259ea9b2bf07bc82">PWR_PMSR_STOPF</a></div><div class="ttdeci">#define PWR_PMSR_STOPF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14533">stm32h563xx.h:14533</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab44df01e14667854fffaa406a4695a62"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab44df01e14667854fffaa406a4695a62">PWR_WUSR_WUF1</a></div><div class="ttdeci">#define PWR_WUSR_WUF1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14686">stm32h563xx.h:14686</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab5b9ab5efa294e72695b3b6f2bf3fa92"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5b9ab5efa294e72695b3b6f2bf3fa92">PWR_BDCR_MONEN</a></div><div class="ttdeci">#define PWR_BDCR_MONEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14564">stm32h563xx.h:14564</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab8a89a055616ca9a3d1a813e7e9d3526"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8a89a055616ca9a3d1a813e7e9d3526">PWR_BDCR_VBE</a></div><div class="ttdeci">#define PWR_BDCR_VBE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14567">stm32h563xx.h:14567</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabdf2227e5a7c2b26dd41bf17630dcbcc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf2227e5a7c2b26dd41bf17630dcbcc">PWR_VMSR_USB33RDY</a></div><div class="ttdeci">#define PWR_VMSR_USB33RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14652">stm32h563xx.h:14652</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabf8b6226a81d06f3508f4341250f9089"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf8b6226a81d06f3508f4341250f9089">PWR_BDCR_BREN</a></div><div class="ttdeci">#define PWR_BDCR_BREN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14561">stm32h563xx.h:14561</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaca5381d37ff7f1fbce89e407e09ef511"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca5381d37ff7f1fbce89e407e09ef511">PWR_WUSCR_CWUF5</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF5</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14669">stm32h563xx.h:14669</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacb063d0b52777d74ff0bc989bb4a2c87"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb063d0b52777d74ff0bc989bb4a2c87">PWR_PMCR_AVD_READY</a></div><div class="ttdeci">#define PWR_PMCR_AVD_READY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14513">stm32h563xx.h:14513</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacf12ac4b119e0c101259e1561e9f2b9b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf12ac4b119e0c101259e1561e9f2b9b">PWR_WUSCR_CWUF6</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF6</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14672">stm32h563xx.h:14672</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad7735fb2a6f739fc04b1d57f44a1138a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7735fb2a6f739fc04b1d57f44a1138a">PWR_WUCR_WUPP1_Pos</a></div><div class="ttdeci">#define PWR_WUCR_WUPP1_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14737">stm32h563xx.h:14737</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad9fa99fc908b45118c2426a32a844b1e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9fa99fc908b45118c2426a32a844b1e">PWR_BDSR_VBATL</a></div><div class="ttdeci">#define PWR_BDSR_VBATL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14583">stm32h563xx.h:14583</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadca9b4e94fcf75dde5e55dbf22b5714c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadca9b4e94fcf75dde5e55dbf22b5714c">PWR_VMSR_VDDIO2RDY</a></div><div class="ttdeci">#define PWR_VMSR_VDDIO2RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14646">stm32h563xx.h:14646</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadf671f574bd96f30136db8c863dc576a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf671f574bd96f30136db8c863dc576a">PWR_PMCR_SRAM2_16SO</a></div><div class="ttdeci">#define PWR_PMCR_SRAM2_16SO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14522">stm32h563xx.h:14522</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae1f7da5c4b0dae9fb7c575f849c50c41"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f7da5c4b0dae9fb7c575f849c50c41">PWR_DBPCR_DBP</a></div><div class="ttdeci">#define PWR_DBPCR_DBP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14575">stm32h563xx.h:14575</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae7625652e0f89db2ef13351abafd1b8c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7625652e0f89db2ef13351abafd1b8c">PWR_WUSR_WUF5</a></div><div class="ttdeci">#define PWR_WUSR_WUF5</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14698">stm32h563xx.h:14698</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae8ae64a07639646e5347cd69331ef840"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae64a07639646e5347cd69331ef840">PWR_WUSCR_CWUF7</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF7</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14675">stm32h563xx.h:14675</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf0206bdfb9e89b70a4fd643e865fa39d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0206bdfb9e89b70a4fd643e865fa39d">PWR_WUSR_WUF7</a></div><div class="ttdeci">#define PWR_WUSR_WUF7</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14704">stm32h563xx.h:14704</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf0bae4c119ad1156cc202358973f7925"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0bae4c119ad1156cc202358973f7925">PWR_WUCR_WUPPUPD1_Pos</a></div><div class="ttdeci">#define PWR_WUCR_WUPPUPD1_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14761">stm32h563xx.h:14761</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf2b61103cf93447af1cc9aecd855e593"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf2b61103cf93447af1cc9aecd855e593">PWR_PRIVCFGR_SPRIV</a></div><div class="ttdeci">#define PWR_PRIVCFGR_SPRIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14854">stm32h563xx.h:14854</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf333da78fb25f14501f47edd8c82ef5c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf333da78fb25f14501f47edd8c82ef5c">PWR_PMCR_LPMS</a></div><div class="ttdeci">#define PWR_PMCR_LPMS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14496">stm32h563xx.h:14496</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf3adb4b2baa450d022adc9d0fdbf6d9d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3adb4b2baa450d022adc9d0fdbf6d9d">PWR_SCCR_LDOEN</a></div><div class="ttdeci">#define PWR_SCCR_LDOEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14608">stm32h563xx.h:14608</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf3cd3f35d2b7b18b918490efcb0fe28a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3cd3f35d2b7b18b918490efcb0fe28a">PWR_BDSR_BRRDY</a></div><div class="ttdeci">#define PWR_BDSR_BRRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14580">stm32h563xx.h:14580</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf577c5383bc6d9963736f5babb508630"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf577c5383bc6d9963736f5babb508630">PWR_PMCR_SRAM2_48SO</a></div><div class="ttdeci">#define PWR_PMCR_SRAM2_48SO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14525">stm32h563xx.h:14525</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf7bcc080772dc01a82b8270cad5eb118"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7bcc080772dc01a82b8270cad5eb118">PWR_VOSSR_ACTVOS</a></div><div class="ttdeci">#define PWR_VOSSR_ACTVOS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14554">stm32h563xx.h:14554</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf7be2ae9a3afa927aa5b0c69dafdc454"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7be2ae9a3afa927aa5b0c69dafdc454">PWR_WUSR_WUF2</a></div><div class="ttdeci">#define PWR_WUSR_WUF2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14689">stm32h563xx.h:14689</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafb76a9705e5a7f44c4df10aa00a0c580"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb76a9705e5a7f44c4df10aa00a0c580">PWR_WUSCR_CWUF8</a></div><div class="ttdeci">#define PWR_WUSCR_CWUF8</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14678">stm32h563xx.h:14678</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafd2e42c24b0c79a392faee9c2b5fd1c4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2e42c24b0c79a392faee9c2b5fd1c4">PWR_PRIVCFGR_NSPRIV</a></div><div class="ttdeci">#define PWR_PRIVCFGR_NSPRIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14857">stm32h563xx.h:14857</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaff04a8dc176912b9b9be4b0ad155e94f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff04a8dc176912b9b9be4b0ad155e94f">PWR_PMCR_BOOSTE</a></div><div class="ttdeci">#define PWR_PMCR_BOOSTE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l14510">stm32h563xx.h:14510</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__pwr_8h.html">stm32h5xx_ll_pwr.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
