

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI'
================================================================
* Date:           Sat Oct 15 10:48:53 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.967 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_927_2_VITIS_LOOP_929_3  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       73|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       14|      154|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_113_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln870_4_fu_125_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln870_5_fu_174_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln934_fu_163_p2         |         +|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_01001   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_11_fu_131_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1069_fu_107_p2       |      icmp|   0|  0|  10|           5|           6|
    |select_ln1069_11_fu_145_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln1069_fu_137_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  73|          26|          24|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_c5_V_load                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_c6_V_load                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten7_load       |   9|          2|    5|         10|
    |c5_V_fu_60                                  |   9|          2|    4|          8|
    |c6_V_fu_56                                  |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_193_blk_n  |   9|          2|    1|          2|
    |indvar_flatten7_fu_64                       |   9|          2|    5|         10|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  81|         18|   25|         50|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c5_V_fu_60               |  4|   0|    4|          0|
    |c6_V_fu_56               |  2|   0|    2|          0|
    |indvar_flatten7_fu_64    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_193_din     |  out|  128|     ap_fifo|                fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_193_full_n  |   in|    1|     ap_fifo|                fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_193_write   |  out|    1|     ap_fifo|                fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|local_C_V_address0                           |  out|    4|   ap_memory|                                           local_C_V|         array|
|local_C_V_ce0                                |  out|    1|   ap_memory|                                           local_C_V|         array|
|local_C_V_q0                                 |   in|  128|   ap_memory|                                           local_C_V|         array|
+---------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

