#![allow(clippy::needless_return, clippy::zero_prefixed_literal)]
pub(crate) mod card;

use anyhow::anyhow;
use log::{trace, debug, warn, error};

use crate::bus::prim::*;
use crate::bus::mmio::*;
use crate::bus::task::*;
use crate::bus::Bus;
use card::*;

#[derive(Debug)]
pub enum SDHCTask {
    RaiseInt,
    SendBufReadReady,
    SendBufWriteReady,
    IOPoll,
    DoDMARead,
    DoDMAWrite,
}

/// Identifies which SD Host Controller instance a task or interface belongs to.
#[derive(Debug, Copy, Clone, PartialEq, Eq)]
pub enum SDHCUnit {
    /// The "real" SD card slot.
    Sd0,
    /// The onboard SDIO slot wired to the BCM4318 WLAN card.
    /// No card is ever mapped here, so this always behaves as an empty slot.
    Sd1,
}

#[derive(Debug, Copy, Clone)]
enum SDRegisters {
    SystemAddress,
    BlockSize,
    BlockCount,
    Argument,
    TxMode,
    Command,
    Response,
    BufferDataPort,
    PresentState,
    HostControl,
    PowerControl,
    BlockGapControl,
    WakeupControl,
    ClockControl,
    TimeoutControl,
    SoftwareReset,
    NormalIntStatus,
    ErrorIntStatus,
    NormalIntStatusEnable,
    ErrorIntStatusEnable,
    NormalIntSignalEnable,
    ErrorIntSignalEnable,
    AutoCMD12ErrorStatus,
    Capabilities,
    MaxCurrentCapabilities,
    SlotIntStatus,
    HostControllerVersion,
}

impl SDRegisters {
    /// Writes are always 32 bit, but some registers are smaller than that
    /// So we need to shift and mask the old value with the new value to determine which registers are affected
    ///
    /// Returns Vec as up to 4 8 bit registers could be updated in a single shot, but this is unlikely to happen in practice
    /// Most Host Drivers only write to a single register at a time.
    fn get_affected_registers(off: usize, old: u32, new: u32) -> Vec<SDRegisters> {
        let mut ret = Vec::with_capacity(4);
        let mut shift = 0u32;
        for reg in (off..off+4).filter_map(Self::reg_from_offset) {
            // is this a large (32bit +) register?
            if reg.bytecount_of_reg() >= 4 {
                if old != new || reg.must_always_handle_writes() {
                    ret.push(reg);
                }
                return ret;
            }
            // Else, build a mask for the next register
            let mask: u32 = ((1 << (reg.bytecount_of_reg() * 8)) - 1) << shift;
            if reg.must_always_handle_writes() || old & mask != new & mask {
                ret.push(reg);
            }
            shift += reg.bytecount_of_reg() as u32 * 8;
            debug_assert!(shift <= 32);
        }
        ret
    }

    fn base_offset(&self) -> usize {
        match self {
            SDRegisters::SystemAddress => 0x0,
            SDRegisters::BlockSize => 0x4,
            SDRegisters::BlockCount => 0x6,
            SDRegisters::Argument => 0x8,
            SDRegisters::TxMode => 0xc,
            SDRegisters::Command => 0xe,
            SDRegisters::Response => 0x10,
            SDRegisters::BufferDataPort => 0x20,
            SDRegisters::PresentState => 0x24,
            SDRegisters::HostControl => 0x28,
            SDRegisters::PowerControl => 0x29,
            SDRegisters::BlockGapControl => 0x2a,
            SDRegisters::WakeupControl => 0x2b,
            SDRegisters::ClockControl => 0x2c,
            SDRegisters::TimeoutControl => 0x2e,
            SDRegisters::SoftwareReset => 0x2f,
            SDRegisters::NormalIntStatus => 0x30,
            SDRegisters::ErrorIntStatus => 0x32,
            SDRegisters::NormalIntStatusEnable => 0x34,
            SDRegisters::ErrorIntStatusEnable => 0x36,
            SDRegisters::NormalIntSignalEnable => 0x38,
            SDRegisters::ErrorIntSignalEnable => 0x3a,
            SDRegisters::AutoCMD12ErrorStatus => 0x3c,
            SDRegisters::Capabilities => 0x40,
            SDRegisters::MaxCurrentCapabilities => 0x48,
            SDRegisters::SlotIntStatus => 0xfc,
            SDRegisters::HostControllerVersion => 0xfe,
        }
    }
    fn reg_from_offset(off: usize) -> Option<Self> {
        Some(match off {
            0x0 => SDRegisters::SystemAddress,
            0x4 => SDRegisters::BlockSize,
            0x6 => SDRegisters::BlockCount,
            0x8 => SDRegisters::Argument,
            0xc => SDRegisters::TxMode,
            0xe => SDRegisters::Command,
            0x10 => SDRegisters::Response,
            0x20 => SDRegisters::BufferDataPort,
            0x24 => SDRegisters::PresentState,
            0x28 => SDRegisters::HostControl,
            0x29 => SDRegisters::PowerControl,
            0x2a => SDRegisters::BlockGapControl,
            0x2b => SDRegisters::WakeupControl,
            0x2c => SDRegisters::ClockControl,
            0x2e => SDRegisters::TimeoutControl,
            0x2f => SDRegisters::SoftwareReset,
            0x30 => SDRegisters::NormalIntStatus,
            0x32 => SDRegisters::ErrorIntStatus,
            0x34 => SDRegisters::NormalIntStatusEnable,
            0x36 => SDRegisters::ErrorIntStatusEnable,
            0x38 => SDRegisters::NormalIntSignalEnable,
            0x3a => SDRegisters::ErrorIntSignalEnable,
            0x3c => SDRegisters::AutoCMD12ErrorStatus,
            0x40 => SDRegisters::Capabilities,
            0x48 => SDRegisters::MaxCurrentCapabilities,
            0xfc => SDRegisters::SlotIntStatus,
            0xfe => SDRegisters::HostControllerVersion,
            _ => { return None; },
        })
    }
    fn bytecount_of_reg(&self) -> usize {
        match self {
            SDRegisters::SystemAddress => 4,
            SDRegisters::BlockSize => 2,
            SDRegisters::BlockCount => 2,
            SDRegisters::Argument => 4,
            SDRegisters::TxMode => 2,
            SDRegisters::Command => 2,
            SDRegisters::Response => 16,
            SDRegisters::BufferDataPort => 4,
            SDRegisters::PresentState => 4,
            SDRegisters::HostControl => 1,
            SDRegisters::PowerControl => 1,
            SDRegisters::BlockGapControl => 1,
            SDRegisters::WakeupControl => 1,
            SDRegisters::ClockControl => 2,
            SDRegisters::TimeoutControl => 1,
            SDRegisters::SoftwareReset => 1,
            SDRegisters::NormalIntStatus => 2,
            SDRegisters::ErrorIntStatus => 2,
            SDRegisters::NormalIntStatusEnable => 2,
            SDRegisters::ErrorIntStatusEnable => 2,
            SDRegisters::NormalIntSignalEnable => 2,
            SDRegisters::ErrorIntSignalEnable => 2,
            SDRegisters::AutoCMD12ErrorStatus => 2,
            SDRegisters::Capabilities => 8,
            SDRegisters::MaxCurrentCapabilities => 8,
            SDRegisters::SlotIntStatus => 2,
            SDRegisters::HostControllerVersion => 2,
        }
    }
    /// These registers have RW1C bits or additional logic that must run on any write, even if the register is ultimiately unchanged
    fn must_always_handle_writes(&self) -> bool {
        matches!(self,
            SDRegisters::BufferDataPort |
            SDRegisters::Command |
            SDRegisters::NormalIntStatus |
            SDRegisters::ErrorIntStatus |
            SDRegisters::SystemAddress
        )
    }
    fn run_write_handler(&self, iface: &mut SDInterface, old: u32, new: u32) -> Option<SDHCTask> {
        let shift: usize;
        let mask: u32;
        if self.bytecount_of_reg() >= 4 {
            shift = 0;
            mask = 0xffff_ffff;
        }
        else {
            // Calculate shift to move the register in question to the right most position
            shift = (self.base_offset() & 0x3) * 8;
            mask = (1 << (self.bytecount_of_reg() * 8)) - 1;
        }
        let old = (old >> shift) & mask;
        let mut new = (new >> shift) & mask;
        debug!(target: "SDHC", "write handler for {self:?} {old:x} {new:x}");
        match self {
            SDRegisters::Command => {
                let x = card::Command::from(new);
                debug!(target: "SDHC", "Command {:?}", &x);
                if let Some(response) = iface.card.issue(x, iface.raw_read(SDRegisters::Argument.base_offset())){
                    self.apply_response(iface, response);
                }
                if iface.cmd_complete() {
                    return Some(SDHCTask::RaiseInt);
                }
            }
            SDRegisters::NormalIntStatus => {
                const RW1C_MASK: u32 = 0x1ff; // mask of the bits that are rw1c, all others are reserved or ROC.
                // RW1C: writing 1 to a bit clears it if set; writing 1 to an already-clear
                // bit is a no-op. It must never *set* a bit — old & !(new & mask) is exactly that.
                let int_new = old & !(new & RW1C_MASK);
                debug!(target: "SDHC", "normalintstatus {old:b} {int_new:b}");
                iface.setreg(*self, int_new);
                // The host driver will write here to acknowledge a CMD complete
                // If there is a pending transfer that's supposed to be associated with that command
                // This is the time to kick it off.
                match iface.card.tx_status {
                    CardTXStatus::MultiReadPending => { // Multi Block Read
                        if new & 1 == 1 {
                            let use_dma = iface.raw_read(SDRegisters::TxMode.base_offset()) & 0x1 == 1;
                            if use_dma {
                                iface.card.tx_status = CardTXStatus::DMAReadInProgress;
                                return Some(SDHCTask::DoDMARead);
                            }
                            else {
                                iface.card.tx_status = CardTXStatus::MultiReadInProgress;
                                return Some(SDHCTask::SendBufReadReady);
                            }
                        }
                    },
                    CardTXStatus::MultiWritePending => {
                        if new & 1 == 1 {
                            let use_dma = iface.raw_read(SDRegisters::TxMode.base_offset()) & 0x1 == 1;
                            if use_dma {
                                iface.card.tx_status = CardTXStatus::DMAWriteInProgress;
                                return Some(SDHCTask::DoDMAWrite);
                            }
                            else {
                                iface.card.tx_status = CardTXStatus::MultiWriteInProgress;
                                return Some(SDHCTask::SendBufWriteReady);
                            }
                        }
                    },
                    CardTXStatus::None | CardTXStatus::MultiReadInProgress | CardTXStatus::MultiWriteInProgress | CardTXStatus::DMAReadInProgress | CardTXStatus::DMAWriteInProgress => { // No action taken here
                        return None;
                    },
                }
            },
            SDRegisters::ErrorIntStatus => {
                const RW1C_MASK: u32 = 0xf1ff; // mask of the bits that are rw1c, all others are reserved or ROC.
                // Same RW1C semantics as NormalIntStatus: writing 1 only clears an already-set
                // bit, it can never set one.
                let new = old & !(new & RW1C_MASK);
                iface.setreg(*self, new);
            },
            SDRegisters::NormalIntSignalEnable => {
                debug!(target: "SDHC", "Normal Int Signal Enable {new:b}");
                iface.setreg(*self, new);
                if iface.do_pending_ints() || iface.insert_card() || iface.first_ack() {
                    return Some(SDHCTask::RaiseInt);
                }
            },
            SDRegisters::NormalIntStatusEnable => {
                debug!(target: "SDHC", "Normal Int Status Enable {new:b}");
                iface.setreg(*self, new);
                if iface.do_pending_ints() || iface.insert_card() || iface.first_ack() {
                    return Some(SDHCTask::RaiseInt);
                }
            },
            SDRegisters::ClockControl => {
                // set internal clock stable (bit 1) based on internal clock enable (bit 0)
                match new & 0b1 {
                    0b0 => {
                        new &= 0xffff_fffc;
                    }
                    0b1 => {
                        new |= 0b10;
                    }
                    _=> {}
                }
                iface.setreg(*self, new);
            },
            SDRegisters::SoftwareReset => {
                if new & 0b001 != 0 {
                    iface.reset_all();
                }
                else {
                    if new & 0b010 != 0 {
                        iface.reset_cmd_line();
                    }
                    if new & 0b100 != 0 {
                        iface.reset_dat_line();
                    }
                }
            },
            SDRegisters::BufferDataPort => {
                match iface.card.tx_status {
                    CardTXStatus::None |
                    CardTXStatus::MultiReadPending |
                    CardTXStatus::MultiReadInProgress |
                    CardTXStatus::DMAReadInProgress |
                    CardTXStatus::DMAWriteInProgress |
                    CardTXStatus::MultiWritePending => {
                        error!(target: "SDHC", "Software wrote to the BufferDataPort but there is no non-DMA write transaction.");
                        // intentionally drop the write here
                    }
                    CardTXStatus::MultiWriteInProgress => {
                        let index = iface.card.rw_index.load(std::sync::atomic::Ordering::Relaxed);
                        {
                            let mut v = iface.card.backing_mem.lock();
                            if v.data.len() < index+4 || index+4 > iface.card.rw_stop {
                                return None;
                            }
                            iface.card.rw_index.store(index+4, std::sync::atomic::Ordering::Relaxed);
                            v.write(index, new).unwrap();
                        }
                    },
                }
            },
            SDRegisters::SystemAddress => {
                iface.setreg(*self, new);
                if old & 0xff00_0000 != new & 0xff00_0000 {
                    if iface.card.tx_status == CardTXStatus::DMAReadInProgress {
                        return Some(SDHCTask::DoDMARead);
                    }
                    else if iface.card.tx_status == CardTXStatus::DMAWriteInProgress {
                        return Some(SDHCTask::DoDMAWrite);
                    }
                }
            }
            SDRegisters::HostControl |
            SDRegisters::TxMode |
            SDRegisters::BlockCount |
            SDRegisters::BlockSize |
            SDRegisters::Argument |
            SDRegisters::ErrorIntStatusEnable |
            SDRegisters::ErrorIntSignalEnable |
            SDRegisters::TimeoutControl |
            SDRegisters::PowerControl => {
                // No special handling needed for these registers
                iface.setreg(*self, new);
            },
            other => {
                warn!(target: "SDHC", "Unhandled write to register: {other:?}");
                iface.setreg(*other, new);
            }
        }
        None
    }
    fn apply_response(&self, iface: &mut SDInterface, response: Response) {
        match response {
            Response::Regular(r) => {
                iface.raw_write(SDRegisters::Response.base_offset(), r);
            },
            Response::R2(r) => {
                iface.raw_write(SDRegisters::Response.base_offset(),      ((r >> 00) & 0xffff_ffff) as u32);
                iface.raw_write(SDRegisters::Response.base_offset() + 04, ((r >> 32) & 0xffff_ffff) as u32);
                iface.raw_write(SDRegisters::Response.base_offset() + 08, ((r >> 64) & 0xffff_ffff) as u32);
                iface.raw_write(SDRegisters::Response.base_offset() + 12, ((r >> 96) & 0xffff_ffff) as u32);
            }
        }
    }
}

#[repr(C, align(64))]
pub struct SDInterface {
    register_file: [u8; 256],
    pending_interrupt_flags: u32,
    insert_raised: bool,
    first_ack: bool,
    card: Card,
    tx_status: CardTXStatus,
    unit: SDHCUnit,
}

impl SDInterface {
    fn raw_read(&self, off: usize) -> u32 {
        let p = (&self.register_file) as *const [u8;256] as *const u32;
        assert!(off & 0xffff_fffc == off); // alignment
        let off = off >> 2;
        assert!(off < 64); //length
        let ret = unsafe { *(p.add(off)) };
        trace!(target: "SDHC", "raw_read 0x{:x} = 0x{ret:x}", off << 2);
        ret
    }
    fn raw_write(&mut self, off: usize, val: u32) {
        let p = (&mut self.register_file) as *mut [u8;256] as *mut u32;
        assert!(off & 0xffff_fffc == off); // alignment
        let off = off >> 2;
        assert!(off < 64); //length
        unsafe { *(p.add(off)) = val; };
        trace!(target: "SDHC", "raw_write 0x{:x} = 0x{val:x}", off << 2);
    }
    fn setreg(&mut self, reg: SDRegisters, val: u32) {
        match reg.bytecount_of_reg() {
            4 => {
                self.raw_write(reg.base_offset(), val);
                return;
            },
            5.. => { unimplemented!(); },
            _ => {},
        }
        let val_shift = (reg.base_offset() & 0x3) * 8;
        let mask: u32 = ((1 << (reg.bytecount_of_reg()*8)) - 1) << val_shift;
        let old = self.raw_read(reg.base_offset() & 0xffff_fffc) & !mask;
        let new = old | ((val << val_shift) & mask);
        self.raw_write(reg.base_offset() & 0xffff_fffc, new);
    }
    // Status Enable gates whether a bit may be latched into NormalIntStatus at all.
    // Signal Enable is unrelated to that: it only gates whether an already-set status
    // bit is allowed to actually assert the host's physical interrupt line. A polling
    // driver commonly sets Status Enable but leaves Signal Enable at 0, and expects to
    // see the status bit set anyway.
    fn status_enabled(&self, int: u32) -> bool {
        let status = self.raw_read(SDRegisters::NormalIntStatusEnable.base_offset());
        status & int != 0
    }
    fn signal_enabled(&self, int: u32) -> bool {
        let signal = self.raw_read(SDRegisters::NormalIntSignalEnable.base_offset());
        signal & int != 0
    }
    fn do_pending_ints(&mut self) -> bool {
        if self.pending_interrupt_flags == 0 {
            return false;
        }
        let mut nisr = self.raw_read(SDRegisters::NormalIntStatus.base_offset());
        let mut latched = false;
        let mut assert = false;
        for i in 0..32 {
            let int = self.pending_interrupt_flags & (1 << i);
            if int != 0 && self.status_enabled(int) {
                latched = true;
                self.pending_interrupt_flags &= !int;
                nisr |= int;
                if self.signal_enabled(int) {
                    assert = true;
                }
            }
        }
        if latched {
            let sisr = self.raw_read(SDRegisters::SlotIntStatus.base_offset()) & 0xffff;
            self.setreg(SDRegisters::NormalIntStatus, nisr);
            self.setreg(SDRegisters::SlotIntStatus, sisr | 0x1); // slot 1
        }
        return assert;
    }
    // Sets the status bit (if Status Enable allows it) and returns true if the interrupt
    // should be raised (asserted) right now, i.e. it was latched AND Signal Enable allows it.
    fn raise_int(&mut self, int: u32) -> bool {
        if self.status_enabled(int) {
            let nisr = self.raw_read(SDRegisters::NormalIntStatus.base_offset());
            let sisr = self.raw_read(SDRegisters::SlotIntStatus.base_offset()) & 0xffff;
            self.setreg(SDRegisters::NormalIntStatus, nisr | int);
            self.setreg(SDRegisters::SlotIntStatus, sisr | 0x1); // slot 1
            self.signal_enabled(int)
        }
        else {
            self.pending_interrupt_flags |= int;
            false
        }
    }
    fn reset_all(&mut self) {
        debug!(target: "SDHC", "SD interface software reset for ALL");
        let mut new = Self::new(self.unit);
        let card_detection_circuit_status = self.raw_read(SDRegisters::PresentState.base_offset()) & 0x70000;
        new.raw_write(SDRegisters::PresentState.base_offset(), card_detection_circuit_status);
        new.insert_raised = self.insert_raised;
        *self = new;
    }
    fn reset_cmd_line(&mut self) {
        debug!(target: "SDHC", "SD interface software reset for CMD line");
        // Clear the following bits in Present State Register
        // - Command Inhibit (CMD) bit 0
        let ps = self.raw_read(SDRegisters::PresentState.base_offset());
        const PS_CMD_RESET: u32 = 0x1;
        self.setreg(SDRegisters::PresentState, ps & !PS_CMD_RESET);
        // Clear the following bits in Normal Interrupt Status Register
        // - Command Complete bit 0
        let nisr = self.raw_read(SDRegisters::NormalIntStatus.base_offset()) & 0x0000_ffff;
        const NISR_CMD_RESET: u32 = 0x1;
        self.setreg(SDRegisters::NormalIntStatus, nisr & !NISR_CMD_RESET);
        // In case any of these got stashed, clear from pending interrupts as well
        self.pending_interrupt_flags &= !NISR_CMD_RESET;
    }
    fn reset_dat_line(&mut self) {
        debug!(target: "SDHC", "SD interface software reset for DAT line");
        // Clear & init Buffer Data Port
        self.setreg(SDRegisters::BufferDataPort, 0);
        // Clear the following bits in Present State Register
        // - Buffer Read Enable     bit 11
        // - Buffer Write Enable    bit 10
        // - Read Transfer Active   bit  9
        // - Write Transfer Active  bit  8
        // - DAT Line Active        bit  2
        // - Command Inhibit (DAT)  bit  1
        let ps = self.raw_read(SDRegisters::PresentState.base_offset());
        const PS_DAT_RESET: u32 = 0xF06;
        self.setreg(SDRegisters::PresentState, ps & !PS_DAT_RESET);
        // Clear the following bits in Block Gap Control Register
        // - Continue Request          bit 1
        // - Stop at Block Gap Request bit 0
        let bgcr = (self.raw_read(SDRegisters::BlockGapControl.base_offset() & 0xffff_fffc) & 0x00ff_0000) >> 16;
        const BG_DAT_RESET: u32 = 0x3;
        self.setreg(SDRegisters::BlockGapControl, bgcr & !BG_DAT_RESET);
        // Clear the following bits in Normal Interrupt Status Register
        // - Buffer Read Ready  bit 5
        // - Buffer Write Ready bit 4
        // - DMA Interrupt      bit 3
        // - Block Gap Event    bit 2
        // - Transfer complete  bit 1
        let nisr = self.raw_read(SDRegisters::NormalIntStatus.base_offset()) & 0x0000_ffff;
        const NISR_DAT_RESET: u32 = 0x3E;
        self.setreg(SDRegisters::NormalIntStatus, nisr & !NISR_DAT_RESET);
        // In case any of these got stashed, clear from pending interrupts as well
        self.pending_interrupt_flags &= !NISR_DAT_RESET;
        // Spec tells us to "Reset DMA circuit" as well.
        // Not really sure what that means *exactly*, but we will clear any transactions in progress with the card
        // This may cause errors to be logged to the console, but shouldn't be a big deal otherwise.
        self.card.tx_status = CardTXStatus::None;
    }
    fn insert_card(&mut self) -> bool {
        if self.insert_raised || !self.card.available {
            return false;
        }
        let current_state = self.raw_read(SDRegisters::PresentState.base_offset());
        self.setreg(SDRegisters::PresentState, current_state | (1<<16) | (1<<17) | (1 << 18)); // card inserted
        self.insert_raised = true;
        const INSERT_INT_MASK: u32 = 1 << 6;
        return self.raise_int(INSERT_INT_MASK);
    }
    fn first_ack(&mut self) -> bool {
        if self.first_ack {
            return false;
        }
        self.first_ack = true;
        debug!(target: "SDHC", "Sending inital ack for card setup");
        const CMD_COMPLETE_MASK: u32 = 1;
        return self.raise_int(CMD_COMPLETE_MASK);
    }
    fn cmd_complete(&mut self) -> bool {
        debug!(target: "SDHC", "CMD complete int");
        const CMD_COMPLETE_MASK: u32 = 1;
        return self.raise_int(CMD_COMPLETE_MASK);
    }
    /// Transfer Block Size, bits [11:0] of the BlockSize register.
    fn block_size(&self) -> usize {
        (self.raw_read(SDRegisters::BlockSize.base_offset() & 0xffff_fffc) & 0xfff) as usize
    }
    fn buffer_ready_read(&mut self) -> bool {
        let blocks_remaining = self.raw_read(SDRegisters::BlockCount.base_offset() & 0xffff_fffc) >> 16;
        if blocks_remaining > 0 {
            self.card.rw_stop = self.card.rw_index.load(std::sync::atomic::Ordering::Relaxed) + self.block_size();
            self.setreg(SDRegisters::BlockCount, blocks_remaining.saturating_sub(1));
        }
        else {
            return false;
        }
        trace!(target: "SDHC", "Buffer Ready Read");
        // Present State Buffer Read Enable (11) & Read Tx Active (9) & Command Inhibit (DAT) (1)
        let ps = self.raw_read(SDRegisters::PresentState.base_offset());
        self.setreg(SDRegisters::PresentState, ps | 1<<11 | 1<<9| 1 << 1);
        // Set Buffer Read Ready Int
        const BUFFER_READ_READY_MASK: u32 = 1 << 5;
        return self.raise_int(BUFFER_READ_READY_MASK);
    }
    fn buffer_ready_write(&mut self) -> bool {
        let blocks_remaining = self.raw_read(SDRegisters::BlockCount.base_offset() & 0xffff_fffc) >> 16;
        if blocks_remaining > 0 {
            // tell card it's rw_stop
            self.card.rw_stop = self.card.rw_index.load(std::sync::atomic::Ordering::Relaxed) + self.block_size();
            self.setreg(SDRegisters::BlockCount, blocks_remaining.saturating_sub(1));
        }
        else {
            return false;
        }
        trace!(target: "SDHC", "Buffer Ready Write");
        // Present State Buffer Write Enable (11) & Write Tx Active (9) & Command Inhibit (DAT) (1)
        let ps = self.raw_read(SDRegisters::PresentState.base_offset());
        self.setreg(SDRegisters::PresentState, ps | 1<<10 | 1<<8 | 1 << 1);
        // Set Buffer Write Ready Int
        const BUFFER_WRITE_READY_MASK: u32 = 1 << 4;
        return self.raise_int(BUFFER_WRITE_READY_MASK);
    }
    fn tx_complete(&mut self) -> bool {
        debug!(target: "SDHC", "Tx Complete");
        match self.card.tx_status {
            CardTXStatus::None |
            CardTXStatus::MultiReadPending |
            CardTXStatus::MultiWritePending => {
                error!(target: "SDHC", "Requested Tx complete but no transfer is active.");
                return false;
            },
            CardTXStatus::MultiWriteInProgress => {
                // Clear Block Count Register
                self.setreg(SDRegisters::BlockCount, 0);
                // clear PS Buffer write enable & Write Tx Active & CMD Inhibit (DAT)
                let ps = self.raw_read(SDRegisters::PresentState.base_offset());
                const KILL_MASK: u32 = !(1 << 10 | 1 << 8 | 1 << 1);
                self.setreg(SDRegisters::PresentState, ps & KILL_MASK);
                self.card.tx_status = CardTXStatus::None;
                self.card.state = CardState::Trans;
                const TRANSFER_COMPLETE_MASK: u32 = 1 << 1;
                return self.raise_int(TRANSFER_COMPLETE_MASK);
            },
            CardTXStatus::MultiReadInProgress => {
                // Clear Block Count Register
                self.setreg(SDRegisters::BlockCount, 0);
                // clear PS Buffer read enable & Read Tx Active & CMD Inhibit (DAT)
                let ps = self.raw_read(SDRegisters::PresentState.base_offset());
                const KILL_MASK: u32 = !(1 << 11 | 1 << 9 | 1 << 1);
                self.setreg(SDRegisters::PresentState, ps & KILL_MASK);
                const TRANSFER_COMPLETE_MASK: u32 = 1 << 1;
                self.card.tx_status = CardTXStatus::None;
                self.card.state = CardState::Trans;
                self.card.reading_switch_status = false;
                return self.raise_int(TRANSFER_COMPLETE_MASK);
            },
            CardTXStatus::DMAReadInProgress => {
                // Clear Block Count Register
                self.setreg(SDRegisters::BlockCount, 0);
                // clear PS Read Tx Active & CMD Inhibit (DAT)
                let ps = self.raw_read(SDRegisters::PresentState.base_offset());
                const KILL_MASK: u32 = !(1 << 9 | 1 << 1);
                self.setreg(SDRegisters::PresentState, ps & KILL_MASK);
                self.card.tx_status = CardTXStatus::None;
                self.card.state = CardState::Trans;
                const TRANSFER_COMPLETE_MASK: u32 = 1 << 1;
                return self.raise_int(TRANSFER_COMPLETE_MASK);
            },
            CardTXStatus::DMAWriteInProgress => {
                // Clear Block Count Register
                self.setreg(SDRegisters::BlockCount, 0);
                // clear PS Buffer  Write Tx Active & CMD Inhibit (DAT)
                let ps = self.raw_read(SDRegisters::PresentState.base_offset());
                const KILL_MASK: u32 = !(1 << 8 | 1 << 1);
                self.setreg(SDRegisters::PresentState, ps & KILL_MASK);
                self.card.tx_status = CardTXStatus::None;
                self.card.state = CardState::Trans;
                const TRANSFER_COMPLETE_MASK: u32 = 1 << 1;
                return self.raise_int(TRANSFER_COMPLETE_MASK);
            }
        }
    }
    fn dma_int(&mut self) -> bool {
        const DMA_INT: u32 = 1 << 3;
        match self.tx_status {
            CardTXStatus::None |
            CardTXStatus::MultiReadPending |
            CardTXStatus::MultiReadInProgress |
            CardTXStatus::MultiWritePending |
            CardTXStatus::MultiWriteInProgress => {
                error!(target: "SDHC", "Asked for a DMA Interrupt but no DMA transfer is in progress");
                return false;
            },
            CardTXStatus::DMAReadInProgress | CardTXStatus::DMAWriteInProgress  => {
                return self.raise_int(DMA_INT);
            },
        }
    }
}

impl SDInterface {
    pub fn new(unit: SDHCUnit) -> Self {
        let card = match unit {
            // SDHC0 is wired to the front SD card slot.
            SDHCUnit::Sd0 => Card::new(),
            // SDHC1 is wired to the onboard BCM4318 WLAN card.
            // We don't emulate the WLAN card yet, so this slot never has a card in it.
            SDHCUnit::Sd1 => Card::new_unavailable(),
        };
        let mut new = Self { register_file: [0;256], pending_interrupt_flags: 0, insert_raised: false, first_ack: false, card, tx_status: CardTXStatus::None, unit };
        // Fill HWInit registers
        // Capabilities Register
        const VOLTAGE_SUPPORT_3_3V: u32 = 1 << 24;
        const SD_BASE_CLK_10MHZ: u32 = 10 << 8;
        const DMA_SUPPORT: u32 = 1 << 22;
        new.raw_write(SDRegisters::Capabilities.base_offset(), VOLTAGE_SUPPORT_3_3V | SD_BASE_CLK_10MHZ | DMA_SUPPORT);
        // Maximum Current Capabilities Register
        const CURRENT_CAP_3_3V_MAX: u32 = 0xff;
        new.raw_write(SDRegisters::MaxCurrentCapabilities.base_offset(), CURRENT_CAP_3_3V_MAX);
        // End HWInit Registers
        debug!(target: "SDHC", "SD Interface {unit:?} Initialized");
        new
    }
}

impl MmioDevice for SDInterface {
    type Width = u32;

    fn read(&self, off: usize) -> anyhow::Result<BusPacket> {
        trace!(target: "SDHC", "MMIO read: 0x{off:x}");
        if off == SDRegisters::BufferDataPort.base_offset() {
            match self.card.tx_status {
                CardTXStatus::None |
                CardTXStatus::MultiReadPending |
                CardTXStatus::MultiWritePending |
                CardTXStatus::MultiWriteInProgress |
                CardTXStatus::DMAReadInProgress |
                CardTXStatus::DMAWriteInProgress => { error!(target: "SDHC", "Software tried reading the BufferDataPort but there is no non-DMA read transaction."); }
                CardTXStatus::MultiReadInProgress => {
                    let index = self.card.rw_index.load(std::sync::atomic::Ordering::Relaxed);
                    if self.card.reading_switch_status {
                        if index+4 > self.card.switch_status_buf.len() || index+4 > self.card.rw_stop {
                            return Err(anyhow!("SDHC switch-status read out of range! {index:?} rw_stop: {}", self.card.rw_stop));
                        }
                        self.card.rw_index.store(index+4, std::sync::atomic::Ordering::Relaxed);
                        let bytes: [u8; 4] = self.card.switch_status_buf[index..index+4].try_into().unwrap();
                        return Ok(BusPacket::Word(u32::from_be_bytes(bytes)));
                    }
                    {
                        let v = self.card.backing_mem.lock();
                        if v.data.len() < index+4 || index+4 > self.card.rw_stop {
                            return Err(anyhow!("SDHC read out of range! {index:?} data len: {:?} rw_stop: {} ", v.data.len(), self.card.rw_stop));
                        }
                        self.card.rw_index.store(index+4, std::sync::atomic::Ordering::Relaxed);
                        let ret: u32 = v.read(index).unwrap();
                        return Ok(BusPacket::Word(ret));
                    }
                },
            }
        }
        Ok(BusPacket::Word(self.raw_read(off)))
    }

    fn write(&mut self, off: usize, val: Self::Width) -> anyhow::Result<Option<BusTask>> {
        debug!(target: "SDHC", "MMIO write: 0x{off:x} = 0x{val:x}");
        let old = self.raw_read(off);
        let regs = SDRegisters::get_affected_registers(off, old, val);
        debug!(target: "SDHC", "affected registers: {:?}", &regs);
        let mut send_task = None;
        for reg in regs {
            if let Some(task) = reg.run_write_handler(self, old, val) {
                if send_task.is_none() {
                    send_task = Some(BusTask::SDHC(self.unit, task));
                }
                else {
                    error!(target: "SDHC", "Multiple SDHC Tasks returned from a single write. This is not supported.");
                }
            }
        }
        return Ok(send_task);
    }
}

impl Bus {
    fn sd_mut(&mut self, unit: SDHCUnit) -> &mut SDInterface {
        match unit {
            SDHCUnit::Sd0 => &mut self.sd0,
            SDHCUnit::Sd1 => &mut self.sd1,
        }
    }

    /// Each SD Host Controller instance is wired to its own Hollywood IRQ line:
    /// SDHC0 (SD card slot) uses IRQ7, SDHC1 (BCM4318 WLAN SDIO) uses IRQ8.
    fn sd_irq(unit: SDHCUnit) -> super::hlwd::irq::HollywoodIrq {
        use super::hlwd::irq::HollywoodIrq;
        match unit {
            SDHCUnit::Sd0 => HollywoodIrq::Sdhc,
            SDHCUnit::Sd1 => HollywoodIrq::Wifi,
        }
    }

    pub(crate) fn handle_task_sdhc(&mut self, unit: SDHCUnit, task: SDHCTask) {
        let irq = Self::sd_irq(unit);
        match task {
            SDHCTask::RaiseInt => {
                debug!(target: "SDHC", "Raising SDHC interrupt for {unit:?}.");
                self.hlwd.irq.assert(irq);
            },
            SDHCTask::SendBufReadReady => {
                // `false` just means the Buffer Read Ready status bit was latched without
                // Signal Enable allowing an actual IRQ assert (e.g. a polling driver).  The
                // transfer still needs to keep going either way.
                let assert_irq = self.sd_mut(unit).buffer_ready_read();
                self.tasks.push(
                    Task { kind: BusTask::SDHC(unit, SDHCTask::IOPoll), target_cycle: self.cycle+10000 }
                );
                if assert_irq {
                    self.hlwd.irq.assert(irq);
                }
            },
            SDHCTask::SendBufWriteReady => {
                let assert_irq = self.sd_mut(unit).buffer_ready_write();
                self.tasks.push(
                    Task { kind: BusTask::SDHC(unit, SDHCTask::IOPoll), target_cycle: self.cycle+10000 }
                );
                if assert_irq {
                    self.hlwd.irq.assert(irq);
                }
            },
            SDHCTask::DoDMARead => {
                let sd = self.sd_mut(unit);
                let sysaddr = sd.raw_read(SDRegisters::SystemAddress.base_offset());
                let buff_boundry = 0x1000u32 << ((sd.raw_read(SDRegisters::BlockSize.base_offset()) & 0x7000) >> 12);
                let stop_addr = match sysaddr.checked_add(buff_boundry) { // mini always sets 512k boundry size, even if that would overrun the address space
                    Some(x) => (x + 1) & !(buff_boundry - 1),
                    None => u32::MAX,
                };
                let mut block_count = sd.raw_read(SDRegisters::BlockCount.base_offset() & 0xffff_fffc) >> 16;
                let mut current_addr = sysaddr;
                debug!(target: "SDHC", "Starting DMA Read Tx to sysaddr: {sysaddr:x}");
                let mut local_buf = vec![0;512];
                // stop_addr is always boundary-aligned and boundaries are always multiples of
                // 512, so current_addr can land exactly on stop_addr that block is still
                // in-bounds (it ends exactly at the boundary) and must still be transferred,
                // hence <= rather than <.
                while current_addr+512 <= stop_addr && block_count > 0 {
                    let sd = self.sd_mut(unit);
                    let offset = sd.card.rw_index.load(std::sync::atomic::Ordering::Relaxed);
                    sd.card.backing_mem.lock().read_buf(offset, &mut local_buf).unwrap();
                    self.dma_write(current_addr, &local_buf).unwrap();
                    self.sd_mut(unit).card.rw_index.store(offset + 512, std::sync::atomic::Ordering::Relaxed);
                    local_buf.fill(0);
                    block_count -= 1;
                    current_addr += 512;
                }
                let send_dma_int = current_addr >= stop_addr;
                let send_tx_complete = block_count == 0;
                debug!(target: "SDHC", "DMA Transfer completed after {} blocks. Reached DMA Boundry: {send_dma_int}. Reached Block Count: {send_tx_complete}", (current_addr-sysaddr) / 512);
                let sd = self.sd_mut(unit);
                sd.setreg(SDRegisters::BlockCount, block_count);
                sd.setreg(SDRegisters::SystemAddress, current_addr);
                if send_tx_complete { // TX Complete has higher priority than DMA complete. Never send both!
                    if self.sd_mut(unit).tx_complete() {
                        self.hlwd.irq.assert(irq);
                    }
                }
                else if send_dma_int {
                    if self.sd_mut(unit).dma_int() {
                        self.hlwd.irq.assert(irq);
                    }
                }
                else {
                    unreachable!("SDHC DMA Logic Error");
                }
            },
            SDHCTask::DoDMAWrite => {
                let sd = self.sd_mut(unit);
                let sysaddr: u32 = sd.raw_read(SDRegisters::SystemAddress.base_offset());
                let buff_boundry = 0x1000u32 << ((sd.raw_read(SDRegisters::BlockSize.base_offset()) & 0x7000) >> 12);
                let stop_addr = match sysaddr.checked_add(buff_boundry) { // mini always sets 512k boundry size, even if that would overrun the address space
                    Some(x) => (x + 1) & !(buff_boundry - 1),
                    None => u32::MAX,
                };
                let mut block_count = sd.raw_read(SDRegisters::BlockCount.base_offset() & 0xffff_fffc) >> 16;
                let mut current_addr = sysaddr;
                debug!(target: "SDHC", "Starting DMA Write Tx from sysaddr: {sysaddr:x}");
                let mut local_buf = vec![0;512];
                while current_addr+512 <= stop_addr && block_count > 0 {
                    self.dma_read(current_addr, &mut local_buf).unwrap();
                    let sd = self.sd_mut(unit);
                    let offset = sd.card.rw_index.load(std::sync::atomic::Ordering::Relaxed);
                    sd.card.backing_mem.lock().write_buf(offset, &local_buf).unwrap();
                    sd.card.rw_index.store(offset + 512, std::sync::atomic::Ordering::Relaxed);
                    local_buf.fill(0);
                    block_count -= 1;
                    current_addr += 512;
                }
                let send_dma_int = current_addr >= stop_addr;
                let send_tx_complete = block_count == 0;
                debug!(target: "SDHC", "DMA Transfer completed after {} blocks. Reached DMA Boundry: {send_dma_int}. Reached Block Count: {send_tx_complete}", (current_addr-sysaddr) / 512);
                let sd = self.sd_mut(unit);
                sd.setreg(SDRegisters::BlockCount, block_count);
                sd.setreg(SDRegisters::SystemAddress, current_addr);
                if send_tx_complete { // TX Complete has higher priority than DMA complete. Never send both!
                    if self.sd_mut(unit).tx_complete() {
                        self.hlwd.irq.assert(irq);
                    }
                }
                else if send_dma_int {
                    if self.sd_mut(unit).dma_int() {
                        self.hlwd.irq.assert(irq);
                    }
                }
                else {
                    unreachable!("SDHC DMA Logic Error");
                }
            }
            SDHCTask::IOPoll => {
                let sd = self.sd_mut(unit);
                let rw_index = sd.card.rw_index.load(std::sync::atomic::Ordering::Relaxed);
                trace!(target: "SDHC", "SDHC IOPOLL {} {}", rw_index, sd.card.rw_stop);
                match sd.card.tx_status {
                    CardTXStatus::None |
                    CardTXStatus::MultiReadPending |
                    CardTXStatus::MultiWritePending => {},
                    CardTXStatus::DMAReadInProgress | CardTXStatus::DMAWriteInProgress => {
                        error!(target: "SDHC", "Improper state for SDHC IOPOLLing.");
                    }
                    CardTXStatus::MultiReadInProgress => {
                        if rw_index >= sd.card.rw_stop {
                            let blocks_remain = sd.raw_read(SDRegisters::BlockCount.base_offset() & 0xffff_fffc) >> 16;
                            if blocks_remain > 0 {
                                self.tasks.push(
                                    Task { kind: BusTask::SDHC(unit, SDHCTask::SendBufReadReady), target_cycle: self.cycle + 10000 }
                                );
                            }
                            else if self.sd_mut(unit).tx_complete() {
                               self.hlwd.irq.assert(irq);
                            }
                        }
                        else {
                            self.tasks.push(
                                Task { kind: BusTask::SDHC(unit, SDHCTask::IOPoll), target_cycle: self.cycle+10000 }
                            );
                        }
                    },
                    CardTXStatus::MultiWriteInProgress => {
                        if rw_index >= sd.card.rw_stop {
                            let blocks_remain = sd.raw_read(SDRegisters::BlockCount.base_offset() & 0xffff_fffc) >> 16;
                            if blocks_remain > 0 {
                                self.tasks.push(
                                    Task { kind: BusTask::SDHC(unit, SDHCTask::SendBufWriteReady), target_cycle: self.cycle + 10000 }
                                );
                            }
                            else if self.sd_mut(unit).tx_complete() {
                                self.hlwd.irq.assert(irq);
                            }
                        }
                        else {
                            self.tasks.push(
                                Task { kind: BusTask::SDHC(unit, SDHCTask::IOPoll), target_cycle: self.cycle+10000 }
                            );
                        }
                    }
                }
            },
        }
    }
}
