{
  "design": {
    "design_info": {
      "boundary_crc": "0xB22B0F1A524E761A",
      "device": "xc7k70tfbv676-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2.1",
      "validated": "true"
    },
    "design_tree": {
      "ALU_0": "",
      "PC_0": "",
      "datamem_0": "",
      "instmem_0": "",
      "mux2x1_5bit_0": "",
      "programCounterADD_0": "",
      "regfile_0": "",
      "shiftleft2_0": "",
      "sign_extend_0": "",
      "controlUnit_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_5": "",
      "c_addsub_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "mux2x1_32bit_0": "",
      "mux2x1_32bit_1": "",
      "mux2x1_32bit_2": "",
      "alu_control_0": ""
    },
    "ports": {
      "Clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "Reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_Clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "Reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "FinalReg": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "overflow": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "cout": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "design_1_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ALUCntl": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Carryin": {
            "direction": "I"
          },
          "ALUOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Zero": {
            "direction": "O"
          },
          "Carryout": {
            "direction": "O"
          },
          "Overflow": {
            "direction": "O"
          }
        }
      },
      "PC_0": {
        "vlnv": "xilinx.com:module_ref:PC:1.0",
        "xci_name": "design_1_PC_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PCin": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_Clock",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "PCout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "datamem_0": {
        "vlnv": "xilinx.com:module_ref:datamem:1.0",
        "xci_name": "design_1_datamem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "datamem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_Clock",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemWrite": {
            "direction": "I"
          },
          "MemRead": {
            "direction": "I"
          },
          "Read_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "instmem_0": {
        "vlnv": "xilinx.com:module_ref:instmem:1.0",
        "xci_name": "design_1_instmem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "instmem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "read_inst": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "inst_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux2x1_5bit_0": {
        "vlnv": "xilinx.com:module_ref:mux2x1_5bit:1.0",
        "xci_name": "design_1_mux2x1_5bit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux2x1_5bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "selector": {
            "direction": "I"
          },
          "input1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "output": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "programCounterADD_0": {
        "vlnv": "xilinx.com:module_ref:programCounterADD:1.0",
        "xci_name": "design_1_programCounterADD_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "programCounterADD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "programCounterIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "programCounterOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "regfile_0": {
        "vlnv": "xilinx.com:module_ref:regfile:1.0",
        "xci_name": "design_1_regfile_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regfile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_Clock",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "RegWrite": {
            "direction": "I"
          },
          "read_reg1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "read_reg2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "write_reg": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "write_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "read_data1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_data2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "shiftleft2_0": {
        "vlnv": "xilinx.com:module_ref:shiftleft2:1.0",
        "xci_name": "design_1_shiftleft2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shiftleft2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "sign_extend_0": {
        "vlnv": "xilinx.com:module_ref:sign_extend:1.0",
        "xci_name": "design_1_sign_extend_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sign_extend",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "output": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "controlUnit_0": {
        "vlnv": "xilinx.com:module_ref:controlUnit:1.0",
        "xci_name": "design_1_controlUnit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controlUnit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "opcode": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "regWrite": {
            "direction": "O"
          },
          "alusrc": {
            "direction": "O"
          },
          "memWrite": {
            "direction": "O"
          },
          "aluOp": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "memtoreg": {
            "direction": "O"
          },
          "memread": {
            "direction": "O"
          },
          "branch": {
            "direction": "O"
          },
          "regdst": {
            "direction": "O"
          },
          "branchne": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "21"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_1",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "11"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_2",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_3",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_2",
        "parameters": {
          "A_Width": {
            "value": "32"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "mux2x1_32bit_0": {
        "vlnv": "xilinx.com:module_ref:mux2x1_32bit:1.0",
        "xci_name": "design_1_mux2x1_32bit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux2x1_32bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "selector": {
            "direction": "I"
          },
          "input1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux2x1_32bit_1": {
        "vlnv": "xilinx.com:module_ref:mux2x1_32bit:1.0",
        "xci_name": "design_1_mux2x1_32bit_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux2x1_32bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "selector": {
            "direction": "I"
          },
          "input1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux2x1_32bit_2": {
        "vlnv": "xilinx.com:module_ref:mux2x1_32bit:1.0",
        "xci_name": "design_1_mux2x1_32bit_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux2x1_32bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "selector": {
            "direction": "I"
          },
          "input1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "output": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "alu_control_0": {
        "vlnv": "xilinx.com:module_ref:alu_control:1.0",
        "xci_name": "design_1_alu_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu_control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aluop": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "funct": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "operation": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "PC_0_PCout": {
        "ports": [
          "PC_0/PCout",
          "instmem_0/read_inst",
          "programCounterADD_0/programCounterIn"
        ]
      },
      "instmem_0_inst_out": {
        "ports": [
          "instmem_0/inst_out",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din",
          "xlslice_4/Din",
          "xlslice_5/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "controlUnit_0/opcode"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "regfile_0/read_reg1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "regfile_0/read_reg2",
          "mux2x1_5bit_0/input1"
        ]
      },
      "controlUnit_0_regdst": {
        "ports": [
          "controlUnit_0/regdst",
          "mux2x1_5bit_0/selector"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "mux2x1_5bit_0/input2"
        ]
      },
      "mux2x1_5bit_0_output": {
        "ports": [
          "mux2x1_5bit_0/output",
          "regfile_0/write_reg"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "sign_extend_0/input"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "alu_control_0/funct"
        ]
      },
      "sign_extend_0_output": {
        "ports": [
          "sign_extend_0/output",
          "shiftleft2_0/input",
          "mux2x1_32bit_0/input2"
        ]
      },
      "controlUnit_0_regWrite": {
        "ports": [
          "controlUnit_0/regWrite",
          "regfile_0/RegWrite"
        ]
      },
      "regfile_0_read_data1": {
        "ports": [
          "regfile_0/read_data1",
          "ALU_0/A"
        ]
      },
      "mux2x1_32bit_0_output": {
        "ports": [
          "mux2x1_32bit_0/output",
          "ALU_0/B"
        ]
      },
      "regfile_0_read_data2": {
        "ports": [
          "regfile_0/read_data2",
          "datamem_0/write_data",
          "mux2x1_32bit_0/input1"
        ]
      },
      "controlUnit_0_alusrc": {
        "ports": [
          "controlUnit_0/alusrc",
          "mux2x1_32bit_0/selector"
        ]
      },
      "controlUnit_0_aluOp": {
        "ports": [
          "controlUnit_0/aluOp",
          "alu_control_0/aluop"
        ]
      },
      "alu_control_0_operation": {
        "ports": [
          "alu_control_0/operation",
          "ALU_0/ALUCntl"
        ]
      },
      "controlUnit_0_memWrite": {
        "ports": [
          "controlUnit_0/memWrite",
          "datamem_0/MemWrite"
        ]
      },
      "controlUnit_0_memread": {
        "ports": [
          "controlUnit_0/memread",
          "datamem_0/MemRead"
        ]
      },
      "controlUnit_0_memtoreg": {
        "ports": [
          "controlUnit_0/memtoreg",
          "mux2x1_32bit_1/selector"
        ]
      },
      "datamem_0_Read_data": {
        "ports": [
          "datamem_0/Read_data",
          "mux2x1_32bit_1/input2"
        ]
      },
      "ALU_0_ALUOut": {
        "ports": [
          "ALU_0/ALUOut",
          "datamem_0/address",
          "mux2x1_32bit_1/input1"
        ]
      },
      "mux2x1_32bit_1_output": {
        "ports": [
          "mux2x1_32bit_1/output",
          "regfile_0/write_data",
          "FinalReg"
        ]
      },
      "shiftleft2_0_output": {
        "ports": [
          "shiftleft2_0/output",
          "c_addsub_0/B"
        ]
      },
      "programCounterADD_0_programCounterOut": {
        "ports": [
          "programCounterADD_0/programCounterOut",
          "c_addsub_0/A",
          "mux2x1_32bit_2/input1"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "mux2x1_32bit_2/input2"
        ]
      },
      "controlUnit_0_branch": {
        "ports": [
          "controlUnit_0/branch",
          "util_vector_logic_0/Op1"
        ]
      },
      "ALU_0_Zero": {
        "ports": [
          "ALU_0/Zero",
          "util_vector_logic_0/Op2",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_2/Op2"
        ]
      },
      "controlUnit_0_branchne": {
        "ports": [
          "controlUnit_0/branchne",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_vector_logic_3/Op2"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_3/Op1"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "mux2x1_32bit_2/selector"
        ]
      },
      "mux2x1_32bit_2_output": {
        "ports": [
          "mux2x1_32bit_2/output",
          "PC_0/PCin"
        ]
      },
      "Clock_1": {
        "ports": [
          "Clock",
          "PC_0/clock",
          "regfile_0/clock",
          "datamem_0/clock",
          "c_addsub_0/CLK"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "PC_0/reset"
        ]
      },
      "ALU_0_Overflow": {
        "ports": [
          "ALU_0/Overflow",
          "overflow"
        ]
      },
      "ALU_0_Carryout": {
        "ports": [
          "ALU_0/Carryout",
          "cout"
        ]
      }
    }
  }
}