

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM'
================================================================
* Date:           Mon Mar 27 21:26:25 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      613|      613|  6.130 us|  6.130 us|  613|  613|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      590|      590|         4|          1|          1|   588|       yes|
        |- BIAS                                                        |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-1 : II = 1, D = 2, States = { 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 24 23 
23 --> 22 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_group_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group_offset"   --->   Operation 25 'read' 'kernel_group_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_offset_read, i2 0" [utils.cpp:70]   --->   Operation 26 'bitconcatenate' 'kernel_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_offset_cast = zext i6 %kernel_offset" [utils.cpp:70]   --->   Operation 27 'zext' 'kernel_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (4.52ns)   --->   "%empty = mul i15 %kernel_offset_cast, i15 294" [utils.cpp:70]   --->   Operation 28 'mul' 'empty' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights"   --->   Operation 29 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty" [utils.cpp:70]   --->   Operation 30 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%empty_35 = add i64 %p_cast, i64 %weights_read" [utils.cpp:70]   --->   Operation 31 'add' 'empty_35' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_35, i32 1, i32 63" [utils.cpp:73]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %trunc_ln" [utils.cpp:73]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln73" [utils.cpp:73]   --->   Operation 34 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 35 [7/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 35 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 36 [6/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 36 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [5/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 37 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 38 [4/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 38 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [3/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 39 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [2/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 40 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 41 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 42 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 43 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 44 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 45 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 47 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln73 = br void" [utils.cpp:73]   --->   Operation 48 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 3.16>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i10 0, void, i10 %add_ln73_1, void %.split9" [utils.cpp:73]   --->   Operation 49 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%f = phi i3 0, void, i3 %select_ln73_1, void %.split9" [utils.cpp:73]   --->   Operation 50 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %select_ln76_2, void %.split9" [utils.cpp:76]   --->   Operation 51 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %select_ln76_1, void %.split9" [utils.cpp:76]   --->   Operation 52 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void, i6 %select_ln79_2, void %.split9" [utils.cpp:79]   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%kh = phi i3 0, void, i3 %select_ln79_1, void %.split9" [utils.cpp:79]   --->   Operation 54 'phi' 'kh' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%kw = phi i3 0, void, i3 %add_ln82, void %.split9" [utils.cpp:82]   --->   Operation 55 'phi' 'kw' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln73_1 = add i10 %indvar_flatten37, i10 1" [utils.cpp:73]   --->   Operation 56 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (1.77ns)   --->   "%icmp_ln73 = icmp_eq  i10 %indvar_flatten37, i10 588" [utils.cpp:73]   --->   Operation 58 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split9, void" [utils.cpp:73]   --->   Operation 59 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_eq  i8 %indvar_flatten13, i8 147" [utils.cpp:76]   --->   Operation 60 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln76_1 = add i8 %indvar_flatten13, i8 1" [utils.cpp:76]   --->   Operation 61 'add' 'add_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (1.24ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i8 1, i8 %add_ln76_1" [utils.cpp:76]   --->   Operation 62 'select' 'select_ln76_2' <Predicate = (!icmp_ln73)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.99>
ST_11 : Operation 63 [1/1] (1.65ns)   --->   "%add_ln73 = add i3 %f, i3 1" [utils.cpp:73]   --->   Operation 63 'add' 'add_ln73' <Predicate = (!icmp_ln73 & icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i2 0, i2 %c" [utils.cpp:73]   --->   Operation 64 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.98ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i3 %add_ln73, i3 %f" [utils.cpp:73]   --->   Operation 65 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %select_ln73_1" [utils.cpp:84]   --->   Operation 66 'zext' 'zext_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln73_1, i2 0" [utils.cpp:84]   --->   Operation 67 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %tmp_7" [utils.cpp:84]   --->   Operation 68 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (1.78ns)   --->   "%sub_ln84 = sub i6 %zext_ln84_1, i6 %zext_ln84" [utils.cpp:84]   --->   Operation 69 'sub' 'sub_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i6 %sub_ln84" [utils.cpp:76]   --->   Operation 70 'sext' 'sext_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.97ns)   --->   "%xor_ln73 = xor i1 %icmp_ln76, i1 1" [utils.cpp:73]   --->   Operation 71 'xor' 'xor_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln82 = icmp_eq  i3 %kw, i3 7" [utils.cpp:82]   --->   Operation 72 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%and_ln73 = and i1 %icmp_ln82, i1 %xor_ln73" [utils.cpp:73]   --->   Operation 73 'and' 'and_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (1.42ns)   --->   "%icmp_ln79 = icmp_eq  i6 %indvar_flatten, i6 49" [utils.cpp:79]   --->   Operation 74 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln73)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln73_1 = and i1 %icmp_ln79, i1 %xor_ln73" [utils.cpp:73]   --->   Operation 75 'and' 'and_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (1.56ns)   --->   "%add_ln76 = add i2 %select_ln73, i2 1" [utils.cpp:76]   --->   Operation 76 'add' 'add_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln76 = or i1 %and_ln73_1, i1 %icmp_ln76" [utils.cpp:76]   --->   Operation 77 'or' 'or_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.98ns)   --->   "%select_ln76 = select i1 %or_ln76, i3 0, i3 %kh" [utils.cpp:76]   --->   Operation 78 'select' 'select_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.99ns)   --->   "%select_ln76_1 = select i1 %and_ln73_1, i2 %add_ln76, i2 %select_ln73" [utils.cpp:76]   --->   Operation 79 'select' 'select_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i2 %select_ln76_1" [utils.cpp:84]   --->   Operation 80 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln84 = add i7 %sext_ln76, i7 %zext_ln84_2" [utils.cpp:84]   --->   Operation 81 'add' 'add_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [utils.cpp:76]   --->   Operation 82 'xor' 'xor_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%or_ln76_1 = or i1 %icmp_ln76, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 83 'or' 'or_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %and_ln73, i1 %or_ln76_1" [utils.cpp:76]   --->   Operation 84 'and' 'and_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (1.65ns)   --->   "%add_ln79 = add i3 %select_ln76, i3 1" [utils.cpp:79]   --->   Operation 85 'add' 'add_ln79' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79 = or i1 %and_ln76, i1 %and_ln73_1" [utils.cpp:79]   --->   Operation 86 'or' 'or_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79_1 = or i1 %or_ln79, i1 %icmp_ln76" [utils.cpp:79]   --->   Operation 87 'or' 'or_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %or_ln79_1, i3 0, i3 %kw" [utils.cpp:79]   --->   Operation 88 'select' 'select_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.98ns)   --->   "%select_ln79_1 = select i1 %and_ln76, i3 %add_ln79, i3 %select_ln76" [utils.cpp:79]   --->   Operation 89 'select' 'select_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %select_ln79, i3 1" [utils.cpp:82]   --->   Operation 90 'add' 'add_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln79_1 = add i6 %indvar_flatten, i6 1" [utils.cpp:79]   --->   Operation 91 'add' 'add_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (1.18ns)   --->   "%select_ln79_2 = select i1 %or_ln76, i6 1, i6 %add_ln79_1" [utils.cpp:79]   --->   Operation 92 'select' 'select_ln79_2' <Predicate = (!icmp_ln73)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i7 %add_ln84" [utils.cpp:84]   --->   Operation 93 'sext' 'sext_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln84, i3 0" [utils.cpp:84]   --->   Operation 94 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i10 %tmp_3" [utils.cpp:84]   --->   Operation 95 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84_1 = sub i61 %sext_ln84_1, i61 %sext_ln84" [utils.cpp:84]   --->   Operation 96 'sub' 'sub_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i3 %select_ln79_1" [utils.cpp:84]   --->   Operation 97 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i61 %sub_ln84_1, i61 %zext_ln84_3" [utils.cpp:84]   --->   Operation 98 'add' 'add_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i61 %add_ln84_1" [utils.cpp:84]   --->   Operation 99 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i61 %add_ln84_1" [utils.cpp:84]   --->   Operation 100 'trunc' 'trunc_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [utils.cpp:84]   --->   Operation 101 'read' 'wt_addr_read' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 6.98>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 588, i64 588, i64 588"   --->   Operation 103 'speclooptripcount' 'empty_37' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln84_1, i3 0" [utils.cpp:84]   --->   Operation 108 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84_2 = sub i10 %p_shl_cast, i10 %trunc_ln84" [utils.cpp:84]   --->   Operation 109 'sub' 'sub_ln84_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i3 %select_ln79" [utils.cpp:84]   --->   Operation 111 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln84_2 = add i10 %sub_ln84_2, i10 %zext_ln84_4" [utils.cpp:84]   --->   Operation 112 'add' 'add_ln84_2' <Predicate = (!icmp_ln73)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i10 %add_ln84_2" [utils.cpp:84]   --->   Operation 113 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i16 %weight_buf, i64 0, i64 %zext_ln84_5" [utils.cpp:84]   --->   Operation 114 'getelementptr' 'weight_buf_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [utils.cpp:82]   --->   Operation 115 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i10 %weight_buf_addr" [utils.cpp:84]   --->   Operation 116 'store' 'store_ln84' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 3.52>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%bias_buf3_04 = alloca i32 1"   --->   Operation 118 'alloca' 'bias_buf3_04' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 119 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%write_flag11_0 = alloca i32 1"   --->   Operation 120 'alloca' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%bias_buf2_05 = alloca i32 1"   --->   Operation 121 'alloca' 'bias_buf2_05' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%bias_buf_06 = alloca i32 1"   --->   Operation 122 'alloca' 'bias_buf_06' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 123 'alloca' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%bias_buf16_07 = alloca i32 1"   --->   Operation 124 'alloca' 'bias_buf16_07' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i32 1"   --->   Operation 125 'alloca' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %kernel_group_offset_read, i3 0"   --->   Operation 126 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast2 = zext i7 %tmp"   --->   Operation 127 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (3.52ns)   --->   "%empty_38 = add i64 %p_cast2, i64 %bias_read"   --->   Operation 128 'add' 'empty_38' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_38, i32 1, i32 63" [utils.cpp:91]   --->   Operation 129 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i63 %trunc_ln2" [utils.cpp:91]   --->   Operation 130 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91" [utils.cpp:91]   --->   Operation 131 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag4_0" [utils.cpp:91]   --->   Operation 132 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag8_0" [utils.cpp:91]   --->   Operation 133 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag11_0" [utils.cpp:91]   --->   Operation 134 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag_0" [utils.cpp:91]   --->   Operation 135 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 136 [7/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 136 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 137 [6/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 137 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 13> <Delay = 7.30>
ST_17 : Operation 138 [5/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 138 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 14> <Delay = 7.30>
ST_18 : Operation 139 [4/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 139 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 140 [3/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 140 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 7.30>
ST_20 : Operation 141 [2/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 141 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 7.30>
ST_21 : Operation 142 [1/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 142 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [utils.cpp:91]   --->   Operation 143 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 22 <SV = 18> <Delay = 1.65>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%f_1 = phi i3 0, void, i3 %add_ln91, void %.split8" [utils.cpp:91]   --->   Operation 144 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (1.65ns)   --->   "%add_ln91 = add i3 %f_1, i3 1" [utils.cpp:91]   --->   Operation 145 'add' 'add_ln91' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp_eq  i3 %f_1, i3 4" [utils.cpp:91]   --->   Operation 147 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 148 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split, void" [utils.cpp:91]   --->   Operation 149 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %f_1" [utils.cpp:93]   --->   Operation 150 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (1.30ns)   --->   "%switch_ln93 = switch i2 %trunc_ln93, void %branch3, i2 0, void %.split..split8_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [utils.cpp:93]   --->   Operation 151 'switch' 'switch_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.30>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 7.30>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [utils.cpp:91]   --->   Operation 153 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (7.30ns)   --->   "%wt_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr_1" [utils.cpp:93]   --->   Operation 154 'read' 'wt_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag8_0" [utils.cpp:93]   --->   Operation 155 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 1.58>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf2_05" [utils.cpp:93]   --->   Operation 156 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split8" [utils.cpp:93]   --->   Operation 157 'br' 'br_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag4_0" [utils.cpp:93]   --->   Operation 158 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 1.58>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf16_07" [utils.cpp:93]   --->   Operation 159 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split8" [utils.cpp:93]   --->   Operation 160 'br' 'br_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf_06" [utils.cpp:93]   --->   Operation 161 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag_0" [utils.cpp:93]   --->   Operation 162 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 1.58>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split8" [utils.cpp:93]   --->   Operation 163 'br' 'br_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag11_0" [utils.cpp:93]   --->   Operation 164 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 1.58>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf3_04" [utils.cpp:93]   --->   Operation 165 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split8" [utils.cpp:93]   --->   Operation 166 'br' 'br_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 0.80>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%bias_buf3_04_load = load i16 %bias_buf3_04" [utils.cpp:96]   --->   Operation 167 'load' 'bias_buf3_04_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [utils.cpp:96]   --->   Operation 168 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%write_flag11_0_load = load i1 %write_flag11_0" [utils.cpp:96]   --->   Operation 169 'load' 'write_flag11_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%bias_buf2_05_load = load i16 %bias_buf2_05" [utils.cpp:96]   --->   Operation 170 'load' 'bias_buf2_05_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%bias_buf_06_load = load i16 %bias_buf_06" [utils.cpp:96]   --->   Operation 171 'load' 'bias_buf_06_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0" [utils.cpp:96]   --->   Operation 172 'load' 'write_flag8_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%bias_buf16_07_load = load i16 %bias_buf16_07" [utils.cpp:96]   --->   Operation 173 'load' 'bias_buf16_07_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1 %write_flag4_0" [utils.cpp:96]   --->   Operation 174 'load' 'write_flag4_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.80ns)   --->   "%select_ln96 = select i1 %write_flag_0_load, i16 %bias_buf_06_load, i16 %p_read_4" [utils.cpp:96]   --->   Operation 175 'select' 'select_ln96' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.80ns)   --->   "%select_ln96_1 = select i1 %write_flag4_0_load, i16 %bias_buf16_07_load, i16 %p_read_3" [utils.cpp:96]   --->   Operation 176 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.80ns)   --->   "%select_ln96_2 = select i1 %write_flag8_0_load, i16 %bias_buf2_05_load, i16 %p_read_2" [utils.cpp:96]   --->   Operation 177 'select' 'select_ln96_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.80ns)   --->   "%select_ln96_3 = select i1 %write_flag11_0_load, i16 %bias_buf3_04_load, i16 %p_read_1" [utils.cpp:96]   --->   Operation 178 'select' 'select_ln96_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %select_ln96" [utils.cpp:96]   --->   Operation 179 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %select_ln96_1" [utils.cpp:96]   --->   Operation 180 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %select_ln96_2" [utils.cpp:96]   --->   Operation 181 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %select_ln96_3" [utils.cpp:96]   --->   Operation 182 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln96 = ret i64 %mrv_3" [utils.cpp:96]   --->   Operation 183 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_group_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_group_offset_read (read             ) [ 0011111111111110000000000]
kernel_offset            (bitconcatenate   ) [ 0000000000000000000000000]
kernel_offset_cast       (zext             ) [ 0000000000000000000000000]
empty                    (mul              ) [ 0010000000000000000000000]
weights_read             (read             ) [ 0000000000000000000000000]
p_cast                   (zext             ) [ 0000000000000000000000000]
empty_35                 (add              ) [ 0000000000000000000000000]
trunc_ln                 (partselect       ) [ 0000000000000000000000000]
sext_ln73                (sext             ) [ 0000000000000000000000000]
wt_addr                  (getelementptr    ) [ 0001111111111100000000000]
bias_read                (read             ) [ 0000000000111110000000000]
p_read_1                 (read             ) [ 0000000000111111111111111]
p_read_2                 (read             ) [ 0000000000111111111111111]
p_read_3                 (read             ) [ 0000000000111111111111111]
p_read_4                 (read             ) [ 0000000000111111111111111]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
empty_36                 (readreq          ) [ 0000000000000000000000000]
br_ln73                  (br               ) [ 0000000001111100000000000]
indvar_flatten37         (phi              ) [ 0000000000100000000000000]
f                        (phi              ) [ 0000000000110000000000000]
indvar_flatten13         (phi              ) [ 0000000000100000000000000]
c                        (phi              ) [ 0000000000110000000000000]
indvar_flatten           (phi              ) [ 0000000000110000000000000]
kh                       (phi              ) [ 0000000000110000000000000]
kw                       (phi              ) [ 0000000000110000000000000]
add_ln73_1               (add              ) [ 0000000001111100000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
icmp_ln73                (icmp             ) [ 0000000000111100000000000]
br_ln73                  (br               ) [ 0000000000000000000000000]
icmp_ln76                (icmp             ) [ 0000000000110000000000000]
add_ln76_1               (add              ) [ 0000000000000000000000000]
select_ln76_2            (select           ) [ 0000000001111100000000000]
add_ln73                 (add              ) [ 0000000000000000000000000]
select_ln73              (select           ) [ 0000000000000000000000000]
select_ln73_1            (select           ) [ 0000000001101100000000000]
zext_ln84                (zext             ) [ 0000000000000000000000000]
tmp_7                    (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln84_1              (zext             ) [ 0000000000000000000000000]
sub_ln84                 (sub              ) [ 0000000000000000000000000]
sext_ln76                (sext             ) [ 0000000000000000000000000]
xor_ln73                 (xor              ) [ 0000000000000000000000000]
icmp_ln82                (icmp             ) [ 0000000000000000000000000]
and_ln73                 (and              ) [ 0000000000000000000000000]
icmp_ln79                (icmp             ) [ 0000000000000000000000000]
and_ln73_1               (and              ) [ 0000000000000000000000000]
add_ln76                 (add              ) [ 0000000000000000000000000]
or_ln76                  (or               ) [ 0000000000000000000000000]
select_ln76              (select           ) [ 0000000000000000000000000]
select_ln76_1            (select           ) [ 0000000001101100000000000]
zext_ln84_2              (zext             ) [ 0000000000000000000000000]
add_ln84                 (add              ) [ 0000000000101000000000000]
xor_ln76                 (xor              ) [ 0000000000000000000000000]
or_ln76_1                (or               ) [ 0000000000000000000000000]
and_ln76                 (and              ) [ 0000000000000000000000000]
add_ln79                 (add              ) [ 0000000000000000000000000]
or_ln79                  (or               ) [ 0000000000000000000000000]
or_ln79_1                (or               ) [ 0000000000000000000000000]
select_ln79              (select           ) [ 0000000000101100000000000]
select_ln79_1            (select           ) [ 0000000001101100000000000]
add_ln82                 (add              ) [ 0000000001101100000000000]
add_ln79_1               (add              ) [ 0000000000000000000000000]
select_ln79_2            (select           ) [ 0000000001101100000000000]
sext_ln84                (sext             ) [ 0000000000000000000000000]
tmp_3                    (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln84_1              (sext             ) [ 0000000000000000000000000]
sub_ln84_1               (sub              ) [ 0000000000000000000000000]
zext_ln84_3              (zext             ) [ 0000000000000000000000000]
add_ln84_1               (add              ) [ 0000000000000000000000000]
trunc_ln84               (trunc            ) [ 0000000000100100000000000]
trunc_ln84_1             (trunc            ) [ 0000000000100100000000000]
wt_addr_read             (read             ) [ 0000000000100100000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000]
empty_37                 (speclooptripcount) [ 0000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000]
p_shl_cast               (bitconcatenate   ) [ 0000000000000000000000000]
sub_ln84_2               (sub              ) [ 0000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
zext_ln84_4              (zext             ) [ 0000000000000000000000000]
add_ln84_2               (add              ) [ 0000000000000000000000000]
zext_ln84_5              (zext             ) [ 0000000000000000000000000]
weight_buf_addr          (getelementptr    ) [ 0000000000000000000000000]
specloopname_ln82        (specloopname     ) [ 0000000000000000000000000]
store_ln84               (store            ) [ 0000000000000000000000000]
br_ln0                   (br               ) [ 0000000001111100000000000]
bias_buf3_04             (alloca           ) [ 0000000000000001111111111]
write_flag_0             (alloca           ) [ 0000000000000011111111111]
write_flag11_0           (alloca           ) [ 0000000000000011111111111]
bias_buf2_05             (alloca           ) [ 0000000000000001111111111]
bias_buf_06              (alloca           ) [ 0000000000000001111111111]
write_flag8_0            (alloca           ) [ 0000000000000011111111111]
bias_buf16_07            (alloca           ) [ 0000000000000001111111111]
write_flag4_0            (alloca           ) [ 0000000000000011111111111]
tmp                      (bitconcatenate   ) [ 0000000000000000000000000]
p_cast2                  (zext             ) [ 0000000000000000000000000]
empty_38                 (add              ) [ 0000000000000000000000000]
trunc_ln2                (partselect       ) [ 0000000000000000000000000]
sext_ln91                (sext             ) [ 0000000000000000000000000]
wt_addr_1                (getelementptr    ) [ 0000000000000001111111110]
store_ln91               (store            ) [ 0000000000000000000000000]
store_ln91               (store            ) [ 0000000000000000000000000]
store_ln91               (store            ) [ 0000000000000000000000000]
store_ln91               (store            ) [ 0000000000000000000000000]
empty_39                 (readreq          ) [ 0000000000000000000000000]
br_ln91                  (br               ) [ 0000000000000000000001110]
f_1                      (phi              ) [ 0000000000000000000000110]
add_ln91                 (add              ) [ 0000000000000000000001110]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
icmp_ln91                (icmp             ) [ 0000000000000000000000110]
empty_40                 (speclooptripcount) [ 0000000000000000000000000]
br_ln91                  (br               ) [ 0000000000000000000000000]
trunc_ln93               (trunc            ) [ 0000000000000000000000110]
switch_ln93              (switch           ) [ 0000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000000001110]
specloopname_ln91        (specloopname     ) [ 0000000000000000000000000]
wt_addr_1_read           (read             ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
br_ln93                  (br               ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
br_ln93                  (br               ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
br_ln93                  (br               ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
store_ln93               (store            ) [ 0000000000000000000000000]
br_ln93                  (br               ) [ 0000000000000000000000000]
bias_buf3_04_load        (load             ) [ 0000000000000000000000000]
write_flag_0_load        (load             ) [ 0000000000000000000000000]
write_flag11_0_load      (load             ) [ 0000000000000000000000000]
bias_buf2_05_load        (load             ) [ 0000000000000000000000000]
bias_buf_06_load         (load             ) [ 0000000000000000000000000]
write_flag8_0_load       (load             ) [ 0000000000000000000000000]
bias_buf16_07_load       (load             ) [ 0000000000000000000000000]
write_flag4_0_load       (load             ) [ 0000000000000000000000000]
select_ln96              (select           ) [ 0000000000000000000000000]
select_ln96_1            (select           ) [ 0000000000000000000000000]
select_ln96_2            (select           ) [ 0000000000000000000000000]
select_ln96_3            (select           ) [ 0000000000000000000000000]
mrv                      (insertvalue      ) [ 0000000000000000000000000]
mrv_1                    (insertvalue      ) [ 0000000000000000000000000]
mrv_2                    (insertvalue      ) [ 0000000000000000000000000]
mrv_3                    (insertvalue      ) [ 0000000000000000000000000]
ret_ln96                 (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_group_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_group_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="bias_buf3_04_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf3_04/14 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_flag_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/14 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_flag11_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag11_0/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bias_buf2_05_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf2_05/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bias_buf_06_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_06/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_flag8_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_0/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bias_buf16_07_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf16_07/14 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_flag4_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_0/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_group_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_group_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="weights_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_36/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bias_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_read_1_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_read_2_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_read_3_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_read_4_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="wt_addr_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="10"/>
<pin id="210" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_readreq_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="1"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/15 "/>
</bind>
</comp>

<comp id="219" class="1004" name="wt_addr_1_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="9"/>
<pin id="222" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_1_read/23 "/>
</bind>
</comp>

<comp id="224" class="1004" name="weight_buf_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln84_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="1"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten37_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten37_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/10 "/>
</bind>
</comp>

<comp id="248" class="1005" name="f_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="f_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="3" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/10 "/>
</bind>
</comp>

<comp id="260" class="1005" name="indvar_flatten13_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="indvar_flatten13_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/10 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="c_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/10 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="6" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/10 "/>
</bind>
</comp>

<comp id="295" class="1005" name="kh_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="1"/>
<pin id="297" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kh (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="kh_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="3" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh/10 "/>
</bind>
</comp>

<comp id="307" class="1005" name="kw_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kw (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="kw_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="3" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kw/10 "/>
</bind>
</comp>

<comp id="319" class="1005" name="f_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="1"/>
<pin id="321" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_1 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="f_1_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_1/22 "/>
</bind>
</comp>

<comp id="330" class="1004" name="kernel_offset_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="kernel_offset/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="kernel_offset_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_offset_cast/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="empty_35_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="63" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln73_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="63" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="wt_addr_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="63" slack="0"/>
<pin id="374" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln73_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/10 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln73_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln76_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln76_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln76_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="8" slack="0"/>
<pin id="405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln73_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln73_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="2" slack="1"/>
<pin id="419" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln73_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="1"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln84_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln84_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sub_ln84_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln76_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln73_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln82_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="and_ln73_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln79_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="1"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln73_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_1/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln76_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/11 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln76_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln76_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="3" slack="1"/>
<pin id="499" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln76_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="0" index="2" bw="2" slack="0"/>
<pin id="507" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln84_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln84_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln76_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="or_ln76_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_1/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln76_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln79_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln79_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln79_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="1"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln79_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="1"/>
<pin id="559" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln79_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="0" index="2" bw="3" slack="0"/>
<pin id="567" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln82_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln79_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln79_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="0"/>
<pin id="587" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln84_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="1"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln84_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_1/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sub_ln84_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_1/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln84_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln84_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln84_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="13" slack="0"/>
<pin id="622" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln84_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="0"/>
<pin id="626" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_shl_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="7" slack="1"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sub_ln84_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="1"/>
<pin id="638" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_2/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln84_4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="2"/>
<pin id="642" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_4/13 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln84_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln84_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_5/13 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="0"/>
<pin id="656" dir="0" index="1" bw="4" slack="10"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_cast2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="empty_38_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="2"/>
<pin id="668" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/14 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="63" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="0" index="3" bw="7" slack="0"/>
<pin id="675" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/14 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln91_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="63" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/14 "/>
</bind>
</comp>

<comp id="684" class="1004" name="wt_addr_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="63" slack="0"/>
<pin id="687" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_1/14 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln91_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln91_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/14 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln91_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln91_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/14 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln91_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/22 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln91_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/22 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln93_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/22 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln93_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="9"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln93_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="9"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln93_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="9"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln93_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="9"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln93_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="9"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="751" class="1004" name="store_ln93_store_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="9"/>
<pin id="754" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="756" class="1004" name="store_ln93_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="9"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="761" class="1004" name="store_ln93_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="9"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/23 "/>
</bind>
</comp>

<comp id="766" class="1004" name="bias_buf3_04_load_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="9"/>
<pin id="768" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf3_04_load/24 "/>
</bind>
</comp>

<comp id="769" class="1004" name="write_flag_0_load_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="9"/>
<pin id="771" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/24 "/>
</bind>
</comp>

<comp id="772" class="1004" name="write_flag11_0_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="9"/>
<pin id="774" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag11_0_load/24 "/>
</bind>
</comp>

<comp id="775" class="1004" name="bias_buf2_05_load_load_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="9"/>
<pin id="777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf2_05_load/24 "/>
</bind>
</comp>

<comp id="778" class="1004" name="bias_buf_06_load_load_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="9"/>
<pin id="780" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_06_load/24 "/>
</bind>
</comp>

<comp id="781" class="1004" name="write_flag8_0_load_load_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="9"/>
<pin id="783" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_0_load/24 "/>
</bind>
</comp>

<comp id="784" class="1004" name="bias_buf16_07_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="9"/>
<pin id="786" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf16_07_load/24 "/>
</bind>
</comp>

<comp id="787" class="1004" name="write_flag4_0_load_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="9"/>
<pin id="789" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_0_load/24 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln96_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="0" index="2" bw="16" slack="11"/>
<pin id="794" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/24 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln96_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="0" index="2" bw="16" slack="11"/>
<pin id="801" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_1/24 "/>
</bind>
</comp>

<comp id="804" class="1004" name="select_ln96_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="16" slack="0"/>
<pin id="807" dir="0" index="2" bw="16" slack="11"/>
<pin id="808" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_2/24 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln96_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="0" index="2" bw="16" slack="11"/>
<pin id="815" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_3/24 "/>
</bind>
</comp>

<comp id="818" class="1004" name="mrv_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="0" index="1" bw="16" slack="0"/>
<pin id="821" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/24 "/>
</bind>
</comp>

<comp id="824" class="1004" name="mrv_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="0"/>
<pin id="826" dir="0" index="1" bw="16" slack="0"/>
<pin id="827" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/24 "/>
</bind>
</comp>

<comp id="830" class="1004" name="mrv_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="64" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="0"/>
<pin id="833" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/24 "/>
</bind>
</comp>

<comp id="836" class="1004" name="mrv_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="64" slack="0"/>
<pin id="838" dir="0" index="1" bw="16" slack="0"/>
<pin id="839" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/24 "/>
</bind>
</comp>

<comp id="842" class="1005" name="kernel_group_offset_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="10"/>
<pin id="844" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="kernel_group_offset_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="empty_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="15" slack="1"/>
<pin id="849" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="852" class="1005" name="wt_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="bias_read_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="2"/>
<pin id="860" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="p_read_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="11"/>
<pin id="865" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_read_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="11"/>
<pin id="870" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="p_read_3_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="11"/>
<pin id="875" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="878" class="1005" name="p_read_4_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="11"/>
<pin id="880" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="883" class="1005" name="add_ln73_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="10" slack="0"/>
<pin id="885" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="icmp_ln73_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln76_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="902" class="1005" name="select_ln76_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="select_ln73_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="3" slack="1"/>
<pin id="909" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="select_ln76_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="1"/>
<pin id="914" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="add_ln84_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="7" slack="1"/>
<pin id="919" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="923" class="1005" name="select_ln79_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="2"/>
<pin id="925" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="928" class="1005" name="select_ln79_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="1"/>
<pin id="930" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln82_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="1"/>
<pin id="936" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="939" class="1005" name="select_ln79_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="1"/>
<pin id="941" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="trunc_ln84_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="1"/>
<pin id="946" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="949" class="1005" name="trunc_ln84_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="1"/>
<pin id="951" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="wt_addr_read_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="1"/>
<pin id="956" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

<comp id="959" class="1005" name="bias_buf3_04_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="9"/>
<pin id="961" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf3_04 "/>
</bind>
</comp>

<comp id="965" class="1005" name="write_flag_0_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="972" class="1005" name="write_flag11_0_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag11_0 "/>
</bind>
</comp>

<comp id="979" class="1005" name="bias_buf2_05_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="9"/>
<pin id="981" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf2_05 "/>
</bind>
</comp>

<comp id="985" class="1005" name="bias_buf_06_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="9"/>
<pin id="987" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf_06 "/>
</bind>
</comp>

<comp id="991" class="1005" name="write_flag8_0_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag8_0 "/>
</bind>
</comp>

<comp id="998" class="1005" name="bias_buf16_07_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="9"/>
<pin id="1000" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf16_07 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="write_flag4_0_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag4_0 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="wt_addr_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="1"/>
<pin id="1013" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="add_ln91_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="3" slack="0"/>
<pin id="1019" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln91_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="trunc_ln93_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="2" slack="1"/>
<pin id="1028" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln93 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="92" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="114" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="106" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="158" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="164" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="0" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="241" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="241" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="264" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="264" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="389" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="395" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="248" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="271" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="409" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="248" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="422" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="429" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="80" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="307" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="455" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="283" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="455" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="415" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="86" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="295" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="478" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="484" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="415" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="451" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="472" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="80" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="466" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="495" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="532" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="478" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="56" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="307" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="532" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="538" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="495" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="555" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="76" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="283" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="88" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="490" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="577" pin="2"/><net_sink comp="583" pin=2"/></net>

<net id="599"><net_src comp="90" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="594" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="591" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="90" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="56" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="659"><net_src comp="110" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="56" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="664"><net_src comp="654" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="28" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="30" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="32" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="670" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="0" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="112" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="112" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="112" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="112" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="323" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="76" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="323" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="116" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="323" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="219" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="80" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="219" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="219" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="80" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="80" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="219" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="795"><net_src comp="769" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="778" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="787" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="784" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="781" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="775" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="772" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="766" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="124" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="790" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="797" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="804" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="811" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="158" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="850"><net_src comp="342" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="855"><net_src comp="371" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="861"><net_src comp="177" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="866"><net_src comp="183" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="871"><net_src comp="189" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="876"><net_src comp="195" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="881"><net_src comp="201" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="886"><net_src comp="377" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="891"><net_src comp="383" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="389" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="905"><net_src comp="401" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="910"><net_src comp="422" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="915"><net_src comp="503" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="920"><net_src comp="515" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="926"><net_src comp="555" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="931"><net_src comp="563" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="937"><net_src comp="571" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="942"><net_src comp="583" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="947"><net_src comp="620" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="952"><net_src comp="624" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="957"><net_src comp="207" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="962"><net_src comp="126" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="968"><net_src comp="130" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="975"><net_src comp="134" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="982"><net_src comp="138" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="988"><net_src comp="142" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="994"><net_src comp="146" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="997"><net_src comp="991" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1001"><net_src comp="150" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1007"><net_src comp="154" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1014"><net_src comp="684" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1020"><net_src comp="710" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1025"><net_src comp="716" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="722" pin="1"/><net_sink comp="1026" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buf | {13 }
 - Input state : 
	Port: load_layer_params_from_DRAM : wt | {3 4 5 6 7 8 9 12 15 16 17 18 19 20 21 23 }
	Port: load_layer_params_from_DRAM : p_read | {9 }
	Port: load_layer_params_from_DRAM : p_read1 | {9 }
	Port: load_layer_params_from_DRAM : p_read2 | {9 }
	Port: load_layer_params_from_DRAM : p_read3 | {9 }
	Port: load_layer_params_from_DRAM : weights | {2 }
	Port: load_layer_params_from_DRAM : bias | {9 }
	Port: load_layer_params_from_DRAM : kernel_group_offset | {1 }
  - Chain level:
	State 1
		kernel_offset_cast : 1
		empty : 2
	State 2
		empty_35 : 1
		trunc_ln : 2
		sext_ln73 : 3
		wt_addr : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln73_1 : 1
		icmp_ln73 : 1
		br_ln73 : 2
		icmp_ln76 : 1
		add_ln76_1 : 1
		select_ln76_2 : 2
	State 11
		select_ln73_1 : 1
		zext_ln84 : 2
		tmp_7 : 2
		zext_ln84_1 : 3
		sub_ln84 : 4
		sext_ln76 : 5
		and_ln73 : 1
		and_ln73_1 : 1
		add_ln76 : 1
		or_ln76 : 1
		select_ln76 : 1
		select_ln76_1 : 1
		zext_ln84_2 : 2
		add_ln84 : 6
		xor_ln76 : 1
		or_ln76_1 : 1
		and_ln76 : 1
		add_ln79 : 2
		or_ln79 : 1
		or_ln79_1 : 1
		select_ln79 : 1
		select_ln79_1 : 3
		add_ln82 : 2
		select_ln79_2 : 1
	State 12
		sext_ln84_1 : 1
		sub_ln84_1 : 2
		add_ln84_1 : 3
		trunc_ln84 : 4
		trunc_ln84_1 : 4
	State 13
		sub_ln84_2 : 1
		add_ln84_2 : 2
		zext_ln84_5 : 3
		weight_buf_addr : 4
		store_ln84 : 5
	State 14
		p_cast2 : 1
		empty_38 : 2
		trunc_ln2 : 3
		sext_ln91 : 4
		wt_addr_1 : 5
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		add_ln91 : 1
		icmp_ln91 : 1
		br_ln91 : 2
		trunc_ln93 : 1
		switch_ln93 : 2
	State 23
	State 24
		select_ln96 : 1
		select_ln96_1 : 1
		select_ln96_2 : 1
		select_ln96_3 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln96 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            empty_35_fu_351           |    0    |    0    |    71   |
|          |           add_ln73_1_fu_377          |    0    |    0    |    13   |
|          |           add_ln76_1_fu_395          |    0    |    0    |    15   |
|          |            add_ln73_fu_409           |    0    |    0    |    11   |
|          |            add_ln76_fu_484           |    0    |    0    |    10   |
|          |            add_ln84_fu_515           |    0    |    0    |    14   |
|    add   |            add_ln79_fu_538           |    0    |    0    |    11   |
|          |            add_ln82_fu_571           |    0    |    0    |    11   |
|          |           add_ln79_1_fu_577          |    0    |    0    |    14   |
|          |           add_ln84_1_fu_614          |    0    |    0    |    10   |
|          |           add_ln84_2_fu_643          |    0    |    0    |    10   |
|          |            empty_38_fu_665           |    0    |    0    |    71   |
|          |            add_ln91_fu_710           |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|          |         select_ln76_2_fu_401         |    0    |    0    |    8    |
|          |          select_ln73_fu_415          |    0    |    0    |    2    |
|          |         select_ln73_1_fu_422         |    0    |    0    |    3    |
|          |          select_ln76_fu_495          |    0    |    0    |    3    |
|          |         select_ln76_1_fu_503         |    0    |    0    |    2    |
|  select  |          select_ln79_fu_555          |    0    |    0    |    3    |
|          |         select_ln79_1_fu_563         |    0    |    0    |    3    |
|          |         select_ln79_2_fu_583         |    0    |    0    |    6    |
|          |          select_ln96_fu_790          |    0    |    0    |    16   |
|          |         select_ln96_1_fu_797         |    0    |    0    |    16   |
|          |         select_ln96_2_fu_804         |    0    |    0    |    16   |
|          |         select_ln96_3_fu_811         |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |             empty_fu_342             |    0    |    0    |    63   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln73_fu_383           |    0    |    0    |    11   |
|          |           icmp_ln76_fu_389           |    0    |    0    |    11   |
|   icmp   |           icmp_ln82_fu_460           |    0    |    0    |    8    |
|          |           icmp_ln79_fu_472           |    0    |    0    |    10   |
|          |           icmp_ln91_fu_716           |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
|          |            sub_ln84_fu_445           |    0    |    0    |    13   |
|    sub   |           sub_ln84_1_fu_605          |    0    |    0    |    10   |
|          |           sub_ln84_2_fu_635          |    0    |    0    |    10   |
|----------|--------------------------------------|---------|---------|---------|
|          |            or_ln76_fu_490            |    0    |    0    |    2    |
|    or    |           or_ln76_1_fu_527           |    0    |    0    |    2    |
|          |            or_ln79_fu_544            |    0    |    0    |    2    |
|          |           or_ln79_1_fu_550           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |            and_ln73_fu_466           |    0    |    0    |    2    |
|    and   |           and_ln73_1_fu_478          |    0    |    0    |    2    |
|          |            and_ln76_fu_532           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |            xor_ln73_fu_455           |    0    |    0    |    2    |
|          |            xor_ln76_fu_521           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          | kernel_group_offset_read_read_fu_158 |    0    |    0    |    0    |
|          |       weights_read_read_fu_164       |    0    |    0    |    0    |
|          |         bias_read_read_fu_177        |    0    |    0    |    0    |
|          |         p_read_1_read_fu_183         |    0    |    0    |    0    |
|   read   |         p_read_2_read_fu_189         |    0    |    0    |    0    |
|          |         p_read_3_read_fu_195         |    0    |    0    |    0    |
|          |         p_read_4_read_fu_201         |    0    |    0    |    0    |
|          |       wt_addr_read_read_fu_207       |    0    |    0    |    0    |
|          |      wt_addr_1_read_read_fu_219      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_170          |    0    |    0    |    0    |
|          |          grp_readreq_fu_212          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |         kernel_offset_fu_330         |    0    |    0    |    0    |
|          |             tmp_7_fu_433             |    0    |    0    |    0    |
|bitconcatenate|             tmp_3_fu_594             |    0    |    0    |    0    |
|          |           p_shl_cast_fu_628          |    0    |    0    |    0    |
|          |              tmp_fu_654              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |       kernel_offset_cast_fu_338      |    0    |    0    |    0    |
|          |             p_cast_fu_348            |    0    |    0    |    0    |
|          |           zext_ln84_fu_429           |    0    |    0    |    0    |
|          |          zext_ln84_1_fu_441          |    0    |    0    |    0    |
|   zext   |          zext_ln84_2_fu_511          |    0    |    0    |    0    |
|          |          zext_ln84_3_fu_611          |    0    |    0    |    0    |
|          |          zext_ln84_4_fu_640          |    0    |    0    |    0    |
|          |          zext_ln84_5_fu_649          |    0    |    0    |    0    |
|          |            p_cast2_fu_661            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|            trunc_ln_fu_357           |    0    |    0    |    0    |
|          |           trunc_ln2_fu_670           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           sext_ln73_fu_367           |    0    |    0    |    0    |
|          |           sext_ln76_fu_451           |    0    |    0    |    0    |
|   sext   |           sext_ln84_fu_591           |    0    |    0    |    0    |
|          |          sext_ln84_1_fu_601          |    0    |    0    |    0    |
|          |           sext_ln91_fu_680           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           trunc_ln84_fu_620          |    0    |    0    |    0    |
|   trunc  |          trunc_ln84_1_fu_624         |    0    |    0    |    0    |
|          |           trunc_ln93_fu_722          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              mrv_fu_818              |    0    |    0    |    0    |
|insertvalue|             mrv_1_fu_824             |    0    |    0    |    0    |
|          |             mrv_2_fu_830             |    0    |    0    |    0    |
|          |             mrv_3_fu_836             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    0    |    0    |   528   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln73_1_reg_883       |   10   |
|        add_ln82_reg_934        |    3   |
|        add_ln84_reg_917        |    7   |
|        add_ln91_reg_1017       |    3   |
|      bias_buf16_07_reg_998     |   16   |
|      bias_buf2_05_reg_979      |   16   |
|      bias_buf3_04_reg_959      |   16   |
|       bias_buf_06_reg_985      |   16   |
|        bias_read_reg_858       |   64   |
|            c_reg_271           |    2   |
|          empty_reg_847         |   15   |
|           f_1_reg_319          |    3   |
|            f_reg_248           |    3   |
|        icmp_ln73_reg_888       |    1   |
|        icmp_ln76_reg_892       |    1   |
|       icmp_ln91_reg_1022       |    1   |
|    indvar_flatten13_reg_260    |    8   |
|    indvar_flatten37_reg_237    |   10   |
|     indvar_flatten_reg_283     |    6   |
|kernel_group_offset_read_reg_842|    4   |
|           kh_reg_295           |    3   |
|           kw_reg_307           |    3   |
|        p_read_1_reg_863        |   16   |
|        p_read_2_reg_868        |   16   |
|        p_read_3_reg_873        |   16   |
|        p_read_4_reg_878        |   16   |
|      select_ln73_1_reg_907     |    3   |
|      select_ln76_1_reg_912     |    2   |
|      select_ln76_2_reg_902     |    8   |
|      select_ln79_1_reg_928     |    3   |
|      select_ln79_2_reg_939     |    6   |
|       select_ln79_reg_923      |    3   |
|      trunc_ln84_1_reg_949      |    7   |
|       trunc_ln84_reg_944       |   10   |
|       trunc_ln93_reg_1026      |    2   |
|     write_flag11_0_reg_972     |    1   |
|     write_flag4_0_reg_1004     |    1   |
|      write_flag8_0_reg_991     |    1   |
|      write_flag_0_reg_965      |    1   |
|       wt_addr_1_reg_1011       |   16   |
|      wt_addr_read_reg_954      |   16   |
|         wt_addr_reg_852        |   16   |
+--------------------------------+--------+
|              Total             |   371  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|        f_reg_248       |  p0  |   2  |   3  |    6   ||    9    |
|        c_reg_271       |  p0  |   2  |   2  |    4   ||    9    |
| indvar_flatten_reg_283 |  p0  |   2  |   6  |   12   ||    9    |
|       kh_reg_295       |  p0  |   2  |   3  |    6   ||    9    |
|       kw_reg_307       |  p0  |   2  |   3  |    6   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   34   ||   7.94  ||    45   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   528  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   371  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   371  |   573  |
+-----------+--------+--------+--------+--------+
