Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: LCD_FSM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_FSM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_FSM"
Output Format                      : NGC
Target Device                      : xc3s250e-5-pq208

---- Source Options
Top Module Name                    : LCD_FSM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Sara_42259/Codes/LCD/LCD.vhd" in Library work.
Architecture behavioral of Entity lcd_fsm is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD_FSM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD_FSM> in library <work> (Architecture <behavioral>).
Entity <LCD_FSM> analyzed. Unit <LCD_FSM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LCD_FSM>.
    Related source file is "D:/Sara_42259/Codes/LCD/LCD.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ps1> of Case statement line 52 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ps1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <ps1>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ps1> of Case statement line 52 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ps1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ps1> of Case statement line 52 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ps1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit up counter for signal <div>.
    Found 11-bit register for signal <ps1>.
    Summary:
	inferred   1 Counter(s).
Unit <LCD_FSM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 1
 11-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ps1_10> of sequential type is unconnected in block <LCD_FSM>.

Optimizing unit <LCD_FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_FSM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_FSM.ngr
Top Level Output File Name         : LCD_FSM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 58
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 4
#      MUXCY                       : 15
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 26
#      FDC                         : 25
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250epq208-5 

 Number of Slices:                       15  out of   2448     0%  
 Number of Slice Flip Flops:             26  out of   4896     0%  
 Number of 4 input LUTs:                 24  out of   4896     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    158     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_12Mhz                          | BUFGP                  | 16    |
div_15                             | NONE(ps1_9)            | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.676ns (Maximum Frequency: 272.072MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.581ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_12Mhz'
  Clock period: 3.676ns (frequency: 272.072MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.676ns (Levels of Logic = 16)
  Source:            div_1 (FF)
  Destination:       div_15 (FF)
  Source Clock:      clk_12Mhz rising
  Destination Clock: clk_12Mhz rising

  Data Path: div_1 to div_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.509  div_1 (div_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_div_cy<1>_rt (Mcount_div_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_div_cy<1> (Mcount_div_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<2> (Mcount_div_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<3> (Mcount_div_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<4> (Mcount_div_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<5> (Mcount_div_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<6> (Mcount_div_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<7> (Mcount_div_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<8> (Mcount_div_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<9> (Mcount_div_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<10> (Mcount_div_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<11> (Mcount_div_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<12> (Mcount_div_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_div_cy<13> (Mcount_div_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_div_cy<14> (Mcount_div_cy<14>)
     XORCY:CI->O           1   0.699   0.000  Mcount_div_xor<15> (Result<15>)
     FDC:D                     0.268          div_15
    ----------------------------------------
    Total                      3.676ns (3.167ns logic, 0.509ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div_15'
  Clock period: 1.320ns (frequency: 757.547MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.320ns (Levels of Logic = 0)
  Source:            ps1_8 (FF)
  Destination:       ps1_9 (FF)
  Source Clock:      div_15 rising
  Destination Clock: div_15 rising

  Data Path: ps1_8 to ps1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.538  ps1_8 (ps1_8)
     FDC:D                     0.268          ps1_9
    ----------------------------------------
    Total                      1.320ns (0.782ns logic, 0.538ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_12Mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.500ns (Levels of Logic = 1)
  Source:            div_15 (FF)
  Destination:       lcd_en (PAD)
  Source Clock:      clk_12Mhz rising

  Data Path: div_15 to lcd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.514   0.817  div_15 (div_15)
     OBUF:I->O                 3.169          lcd_en_OBUF (lcd_en)
    ----------------------------------------
    Total                      4.500ns (3.683ns logic, 0.817ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div_15'
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Offset:              5.581ns (Levels of Logic = 3)
  Source:            ps1_5 (FF)
  Destination:       lcd_rs (PAD)
  Source Clock:      div_15 rising

  Data Path: ps1_5 to lcd_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  ps1_5 (ps1_5)
     LUT4:I0->O            1   0.612   0.000  lcd_rs_s1 (lcd_rs_s)
     MUXF5:I0->O           1   0.278   0.357  lcd_rs_s_f5 (lcd_rs_OBUF)
     OBUF:I->O                 3.169          lcd_rs_OBUF (lcd_rs)
    ----------------------------------------
    Total                      5.581ns (4.573ns logic, 1.008ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.22 secs
 
--> 

Total memory usage is 4499056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

