# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../biasing_2.sv" \
"../../../../../biasing_3.sv" \
"../../../../../fire2_expand_1.sv" \
"../../../../../mac.sv" \
"../../../../../rom_2.sv" \
"../../../../../rom_3.sv" \
"../../../../../fire2_3Expand1x1_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
