
****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source axi_spdif_tx_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_phdl_dir $ad_hdl_dir
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2016.2"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_ip_create {ip_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   if {!$IGNORE_VERSION_CHECK && [string compare [version -short] $REQUIRED_VIVADO_VERSION] != 0} {
##     return -code error [format "ERROR: This library requires Vivado %s." $REQUIRED_VIVADO_VERSION]
##   }
## 
##   create_project $ip_name . -force
## 
##   set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
##   set_msg_config -id {IP_Flow 19-2999} -new_severity INFO 
##   set_msg_config -id {IP_Flow 19-1654} -new_severity INFO 
##   set_msg_config -id {IP_Flow 19-459} -new_severity INFO 
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files {processing_order late}} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   foreach f_name $ip_constr_files {
##     ipx::add_file $f_name $proj_filegroup
##     set_property type xdc [ipx::get_files $f_name -of_objects $proj_filegroup]
##     set_property processing_order $processing_order [ipx::get_files $f_name -of_objects $proj_filegroup]
##   }
## }
## proc adi_ip_ttcl {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   set f [ipx::add_file $ip_constr_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
## }
## proc adi_ip_bd {ip_name ip_bd_files} {
##   set proj_filegroup [ipx::get_file_groups xilinx_blockdiagram -of_objects [ipx::current_core]]
##   if {$proj_filegroup == {}} {
##     set proj_filegroup [ipx::add_file_group -type xilinx_blockdiagram "" [ipx::current_core]]
##   }
##   set f [ipx::add_file $ip_bd_files $proj_filegroup]
##   set_property -dict [list \
##     type tclSource \
##   ] $f
## }
## proc adi_ip_properties {ip_name} {
## 
##   adi_ip_properties_lite $ip_name
## 
##   ipx::infer_bus_interface {\
##     s_axi_awvalid \
##     s_axi_awaddr \
##     s_axi_awprot \
##     s_axi_awready \
##     s_axi_wvalid \
##     s_axi_wdata \
##     s_axi_wstrb \
##     s_axi_wready \
##     s_axi_bvalid \
##     s_axi_bresp \
##     s_axi_bready \
##     s_axi_arvalid \
##     s_axi_araddr \
##     s_axi_arprot \
##     s_axi_arready \
##     s_axi_rvalid \
##     s_axi_rdata \
##     s_axi_rresp \
##     s_axi_rready} \
##   xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
##   ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
##   ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
##   ipx::add_address_block {axi_lite} [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_blocks axi_lite \
##     -of_objects [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]]
##   ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces s_axi_aclk \
##     -of_objects [ipx::current_core]]
##   set_property value s_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
##     -of_objects [ipx::get_bus_interfaces s_axi_aclk \
##     -of_objects [ipx::current_core]]]
## }
## proc adi_ip_infer_streaming_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_infer_mm_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir . \
##     -vendor analog.com \
##     -library user \
##     -taxonomy /Analog_Devices
## 
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families {\
##     virtex7       Production \
##     qvirtex7      Production \
##     kintex7       Production \
##     kintex7l      Production \
##     qkintex7      Production \
##     qkintex7l     Production \
##     artix7        Production \
##     artix7l       Production \
##     aartix7       Production \
##     qartix7       Production \
##     zynq          Production \
##     qzynq         Production \
##     azynq         Production \
##     virtexu       Production \
##     kintexuplus   Production \
##     zynquplus     Production \
##     kintexu       Production \
##     virtex7       Beta \
##     qvirtex7      Beta \
##     kintex7       Beta \
##     kintex7l      Beta \
##     qkintex7      Beta \
##     qkintex7l     Beta \
##     artix7        Beta \
##     artix7l       Beta \
##     aartix7       Beta \
##     qartix7       Beta \
##     zynq          Beta \
##     qzynq         Beta \
##     azynq         Beta \
##     virtexu       Beta \
##     virtexuplus   Beta \
##     kintexuplus   Beta \
##     zynquplus     Beta \
##     kintexu       Beta}\
##   [ipx::current_core]
## 
##   ipx::remove_all_bus_interface [ipx::current_core]
##   set memory_maps [ipx::get_memory_maps * -of_objects [ipx::current_core]]
##   foreach map $memory_maps {
##     ipx::remove_memory_map [lindex $map 2] [ipx::current_core ]
##   }
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
##   foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
##     set_property ENABLEMENT_DEPENDENCY $dependency $port
##   }
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
##   set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interfaces $bus -of_objects [ipx::current_core]]
##   adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
##   set map [ipx::add_port_map $phys $bus]
##   set_property "PHYSICAL_NAME" $phys $map
##   set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name mode abs_type bus_type port_maps} {
##   set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##   set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##   set_property "BUS_TYPE_VLNV" $bus_type $bus
##   set_property "INTERFACE_MODE" $mode $bus
## 
##   foreach port_map $port_maps {
##     adi_add_port_map $bus {*}$port_map
##   }
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""} {reset_signal_mode "slave"}} {
##   set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
##   set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
##   set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
##   set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
##   set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
##   set_property display_name $clock_inf_name $clock_inf
##   set clock_map [ipx::add_port_map "CLK" $clock_inf]
##   set_property physical_name $clock_signal_name $clock_map
## 
##   set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
##   set_property value $bus_inf_name $assoc_busif
## 
##   if { $reset_signal_name != "" } {
##     set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
##     set_property value $reset_signal_name $assoc_reset
## 
##     set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
##     set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
##     set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
##     set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
##     set_property display_name $reset_inf_name $reset_inf
##     set_property interface_mode $reset_signal_mode $reset_inf
##     set reset_map [ipx::add_port_map "RST" $reset_inf]
##     set_property physical_name $reset_signal_name $reset_map
## 
##     set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
##     set_property value "ACTIVE_LOW" $reset_polarity
##   }
## }
## proc adi_ip_add_core_dependencies {vlnvs} {
##   foreach file_group [ipx::get_file_groups * -of_objects [ipx::current_core]] {
##     foreach vlnv $vlnvs {
##       ipx::add_subcore $vlnv $file_group
##     }
##   }
## }
## proc adi_if_define {name} {
## 
##   ipx::create_abstraction_definition ADI user ${name}_rtl 1.0
##   ipx::create_bus_definition ADI user $name 1.0
## 
##   set_property xml_file_name ${name}_rtl.xml [ipx::current_busabs]
##   set_property xml_file_name ${name}.xml [ipx::current_busdef]
##   set_property bus_type_vlnv ADI:user:${name}:1.0 [ipx::current_busabs]
## 
##   ipx::save_abstraction_definition [ipx::current_busabs]
##   ipx::save_bus_definition [ipx::current_busdef]
## }
## proc adi_if_ports {dir width name {type none}} {
## 
##   ipx::add_bus_abstraction_port $name [ipx::current_busabs]
##   set m_intf [ipx::get_bus_abstraction_ports $name -of_objects [ipx::current_busabs]]
##   set_property master_presence required $m_intf
##   set_property slave_presence  required $m_intf
##   set_property master_width $width $m_intf
##   set_property slave_width  $width $m_intf
## 
##   set m_dir "in"
##   set s_dir "out"
##   if {$dir eq "output"} {
##     set m_dir "out"
##     set s_dir "in"
##   }
## 
##   set_property master_direction $m_dir $m_intf
##   set_property slave_direction  $s_dir $m_intf
## 
##   if {$type ne "none"} {
##     set_property is_${type} true $m_intf
##   }
## 
##   ipx::save_bus_definition [ipx::current_busdef]
##   ipx::save_abstraction_definition [ipx::current_busabs]
## }
## proc adi_if_infer_bus {if_name mode name maps} {
## 
##   ipx::add_bus_interface $name [ipx::current_core]
##   set m_bus_if [ipx::get_bus_interfaces $name -of_objects [ipx::current_core]]
##   set_property abstraction_type_vlnv ${if_name}_rtl:1.0 $m_bus_if
##   set_property bus_type_vlnv ${if_name}:1.0 $m_bus_if
##   set_property interface_mode $mode $m_bus_if
## 
##   foreach map $maps  {
##     set m_maps [regexp -all -inline {\S+} $map]
##     lassign $m_maps p_name p_map
##     ipx::add_port_map $p_name $m_bus_if
##     set_property physical_name $p_map [ipx::get_port_maps $p_name -of_objects $m_bus_if]
##   }
## }
# adi_ip_create axi_spdif_tx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aptay/Downloads/hdl-hdl_2016_r2/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/aptay/Downloads/hdl-hdl_2016_r2/library' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'c:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
# adi_ip_files axi_spdif_tx [list \
#   "$ad_hdl_dir/library/common/axi_ctrlif.vhd" \
#   "$ad_hdl_dir/library/common/axi_streaming_dma_tx_fifo.vhd" \
#   "$ad_hdl_dir/library/common/pl330_dma_fifo.vhd" \
#   "$ad_hdl_dir/library/common/dma_fifo.vhd" \
#   "tx_package.vhd" \
#   "tx_encoder.vhd" \
#   "axi_spdif_tx.vhd" \
#   "axi_spdif_tx_constr.xdc" ]
# adi_ip_properties axi_spdif_tx
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/dma_fifo.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/axi_ctrlif.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/axi_streaming_dma_tx_fifo.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/pl330_dma_fifo.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/dma_fifo.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/axi_ctrlif.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/axi_streaming_dma_tx_fifo.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/pl330_dma_fifo.vhd' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_spdif_tx'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-2228] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'S_AXIS_ARESETN' as interface 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'S_AXI_ARESETN' as interface 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'S_AXIS_ACLK' as interface 'S_AXIS_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'S_AXI_ACLK' as interface 'S_AXI_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'DMA_REQ_RSTN' as interface 'DMA_REQ_RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_REQ_RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'DMA_REQ_ACLK' as interface 'DMA_REQ_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_REQ_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'DMA_REQ_RSTN'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'spdif_data_clk' as interface 'spdif_data_clk'.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qvirtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  aartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qzynq.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtexu.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexuplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  zynquplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexu.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qvirtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  aartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qzynq.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtexu.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtexuplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexuplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  zynquplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexu.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'S_AXI_ACLK' as interface 's_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'S_AXI_ARESETN' as interface 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
# adi_ip_infer_streaming_interfaces axi_spdif_tx
INFO: [IP_Flow 19-2228] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'S_AXIS_ARESETN' as interface 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'S_AXIS_ACLK' as interface 'S_AXIS_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'DMA_REQ_RSTN' as interface 'DMA_REQ_RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_REQ_RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'DMA_REQ_ACLK' as interface 'DMA_REQ_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_REQ_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'DMA_REQ_RSTN'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'spdif_data_clk' as interface 'spdif_data_clk'.
# adi_ip_constraints axi_spdif_tx axi_spdif_tx_constr.xdc
# adi_add_bus "DMA_ACK" "slave" \
# 	"xilinx.com:interface:axis_rtl:1.0" \
# 	"xilinx.com:interface:axis:1.0" \
# 	[list {"DMA_REQ_DAVALID" "TVALID"} \
# 		{"DMA_REQ_DAREADY" "TREADY"} \
# 		{"DMA_REQ_DATYPE" "TUSER"} ]
# adi_add_bus "DMA_REQ" "master" \
# 	"xilinx.com:interface:axis_rtl:1.0" \
# 	"xilinx.com:interface:axis:1.0" \
# 	[list {"DMA_REQ_DRVALID" "TVALID"} \
# 		{"DMA_REQ_DRREADY" "TREADY"} \
# 		{"DMA_REQ_DRTYPE" "TUSER"} \
# 		{"DMA_REQ_DRLAST" "TLAST"} ]
# adi_add_bus_clock "DMA_REQ_ACLK" "DMA_REQ:DMA_ACK" "DMA_REQ_RSTN"
# adi_set_bus_dependency "S_AXIS" "S_AXIS" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE')) = 0)"
# adi_set_bus_dependency "DMA_ACK" "DMA_REQ_DA" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE')) = 1)"
# adi_set_bus_dependency "DMA_REQ" "DMA_REQ_DR" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_ACLK" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_RSTN" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE')) = 1)"
# ipx::associate_bus_interfaces -clock s_axi_aclk -reset S_AXIS_ARESETN -clear [ipx::current_core]
# ipx::associate_bus_interfaces -clock s_axi_aclk -reset S_AXI_ARESETN [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Thu May 25 19:18:39 2017...
