<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>LeNet_wrapper</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>LeNet_wrapper.cpp:7</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>316</BRAM_18K>
            <DSP>82</DSP>
            <FF>17608</FF>
            <LUT>61952</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>LeNet_wrapper</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>LeNet_wrapper</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>LeNet_wrapper</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>AXI_DMA_SLAVE_U0</InstName>
                    <ModuleName>AXI_DMA_SLAVE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67</InstName>
                            <ModuleName>AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>67</ID>
                            <BindInstances>i_19_fu_71_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76</InstName>
                            <ModuleName>AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>i_20_fu_71_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U7 mul_32s_32s_32_1_1_U9 mul_32s_32s_32_1_1_U10 mul_32s_32s_32_1_1_U8 mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U12</BindInstances>
                </Instance>
                <Instance>
                    <InstName>SCIG_5u_1u_28u_20u_24u_0u_U0</InstName>
                    <ModuleName>SCIG_5u_1u_28u_20u_24u_0u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>239</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58</InstName>
                            <ModuleName>SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>58</ID>
                            <BindInstances>i_12_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67</InstName>
                            <ModuleName>SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>67</ID>
                            <BindInstances>inputBuf_U i_14_fu_234_p2 inp_9_fu_292_p2 inp_j_5_fu_300_p2 inp_i_7_fu_317_p2 add_ln156_fu_356_p2 sub_ln156_fu_382_p2 kx_2_fu_400_p2 ky_2_fu_420_p2 ox_2_fu_445_p2 oy_3_fu_475_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U25 mul_32s_32s_32_1_1_U26 mul_32s_32s_32_1_1_U27 mul_32s_15ns_32_2_1_U24</BindInstances>
                </Instance>
                <Instance>
                    <InstName>SMM_1u_25u_20u_U0</InstName>
                    <ModuleName>SMM_1u_25u_20u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>245</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120</InstName>
                            <ModuleName>SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>120</ID>
                            <BindInstances>add_ln105_fu_263_p2 add_ln105_3_fu_316_p2 add_ln105_4_fu_283_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141</InstName>
                            <ModuleName>SMM_1u_25u_20u_Pipeline_L2_L3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>141</ID>
                            <BindInstances>add_ln121_2_fu_631_p2 add_ln121_fu_643_p2 add_ln123_fu_683_p2 mac_muladd_8s_8s_17s_17_4_1_U60 mul_8s_8s_16_1_1_U56 mul_4ns_6ns_9_1_1_U41 mac_muladd_8s_8s_16s_17_4_1_U58 mul_4ns_6ns_9_1_1_U42 mac_muladd_8s_8s_17s_17_4_1_U61 mul_5ns_7ns_11_1_1_U40 add_ln127_12_fu_891_p2 mul_8s_8s_16_1_1_U57 mul_5ns_7ns_11_1_1_U43 add_ln127_13_fu_935_p2 mac_muladd_8s_8s_16s_17_4_1_U59 mac_muladd_8s_8s_16s_17_4_1_U58 mac_muladd_8s_8s_17s_17_4_1_U60 mac_muladd_8s_8s_16s_17_4_1_U59 mac_muladd_8s_8s_17s_17_4_1_U61 add_ln127_9_fu_1288_p2 sum_2_fu_1307_p2 add_ln124_fu_723_p2 sub_ln130_fu_1321_p2 sub_ln130_2_fu_1359_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176</InstName>
                            <ModuleName>SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <BindInstances>add_ln78_2_fu_290_p2 add_ln78_fu_368_p2 mul_5ns_7ns_11_1_1_U87 add_ln84_fu_407_p2 add_ln79_fu_349_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200</InstName>
                            <ModuleName>SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>200</ID>
                            <BindInstances>i_8_fu_68_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_2_1_U105 mul_32ns_32ns_64_2_1_U104 add_ln96_fu_284_p2 mul_32s_32s_32_2_1_U106 mul_32s_32s_32_2_1_U105 mul_32s_32s_32_1_1_U107 mul_32s_32s_32_1_1_U108 mul_32s_32s_32_1_1_U109 void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>pool_2u_20u_24u_U0</InstName>
                    <ModuleName>pool_2u_20u_24u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>285</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384</InstName>
                            <ModuleName>pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>384</ID>
                            <BindInstances>add_ln123_fu_294_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400</InstName>
                            <ModuleName>pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>i_4_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409</InstName>
                            <ModuleName>pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>409</ID>
                            <BindInstances>add_ln144_fu_124_p2 add_ln145_fu_165_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418</InstName>
                            <ModuleName>pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>418</ID>
                            <BindInstances>add_ln167_2_fu_392_p2 add_ln167_fu_404_p2 add_ln168_fu_452_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439</InstName>
                            <ModuleName>pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln153_fu_338_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buf_U buf_1_U buf_2_U buf_3_U buf_4_U buf_5_U buf_6_U buf_7_U buf_8_U buf_9_U buf_10_U buf_11_U acc_U mul_32s_32s_32_1_1_U170 mul_32s_32s_32_1_1_U171 mul_32s_32s_32_1_1_U172 mul_31ns_32ns_63_2_1_U168 mul_32ns_31ns_63_2_1_U169 add_ln139_fu_557_p2 add_ln141_fu_568_p2 add_ln142_fu_591_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>SCIG_5u_20u_12u_50u_8u_0u_U0</InstName>
                    <ModuleName>SCIG_5u_20u_12u_50u_8u_0u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>295</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70</InstName>
                            <ModuleName>SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>i_9_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79</InstName>
                            <ModuleName>SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>79</ID>
                            <BindInstances>inputBuf_U i_11_fu_827_p2 mul71_fu_1170_p2 add_ln141_fu_1236_p2 add_ln141_1_fu_1251_p2 add_ln141_2_fu_1266_p2 add_ln141_3_fu_1281_p2 add_ln141_4_fu_1296_p2 add_ln141_5_fu_1311_p2 add_ln141_6_fu_1326_p2 add_ln141_7_fu_1341_p2 add_ln141_8_fu_1356_p2 add_ln141_9_fu_1371_p2 add_ln141_10_fu_1386_p2 add_ln141_11_fu_1401_p2 add_ln141_12_fu_1416_p2 add_ln141_13_fu_1430_p2 add_ln141_14_fu_1440_p2 add_ln141_15_fu_1450_p2 inp_6_fu_857_p2 inp_j_3_fu_863_p2 inp_i_4_fu_880_p2 tmp_fu_958_p2 tmp17_fu_984_p2 thr_mul39_fu_1111_p2 add_ln159_fu_1509_p2 add_ln159_1_fu_1524_p2 add_ln159_2_fu_1539_p2 add_ln159_3_fu_1554_p2 add_ln159_4_fu_1569_p2 add_ln159_5_fu_1584_p2 add_ln159_6_fu_1599_p2 add_ln159_7_fu_1614_p2 add_ln159_8_fu_1629_p2 add_ln159_9_fu_1644_p2 add_ln159_10_fu_1659_p2 add_ln159_11_fu_1674_p2 add_ln159_12_fu_1689_p2 add_ln159_13_fu_1704_p2 add_ln159_14_fu_1719_p2 add_ln159_15_fu_1734_p2 kx_1_fu_1006_p2 ky_1_fu_1026_p2 ox_1_fu_1051_p2 oy_1_fu_1081_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inElem_U mul_32s_32s_32_1_1_U188 mul_32s_32s_32_1_1_U189 mul_32s_32s_32_1_1_U190 mul_32s_12ns_32_2_1_U187</BindInstances>
                </Instance>
                <Instance>
                    <InstName>SMM_1u_500u_50u_U0</InstName>
                    <ModuleName>SMM_1u_500u_50u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>301</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136</InstName>
                            <ModuleName>SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln105_fu_351_p2 add_ln105_1_fu_404_p2 add_ln105_2_fu_371_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165</InstName>
                            <ModuleName>SMM_1u_500u_50u_Pipeline_L2_L3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>165</ID>
                            <BindInstances>add_ln121_1_fu_1391_p2 add_ln121_fu_1476_p2 mul_12s_7ns_12_1_1_U212 add_ln123_fu_1493_p2 add_ln123_1_fu_1448_p2 am_addmul_7ns_8ns_10ns_19_4_1_U228 add_ln123_3_fu_1498_p2 am_addmul_7ns_7ns_9ns_17_4_1_U229 mul_7ns_9ns_15_1_1_U209 add_ln127_5_fu_1596_p2 mac_muladd_8s_8s_17s_17_4_1_U232 am_addmul_7ns_7ns_9ns_17_4_1_U229 add_ln127_6_fu_1644_p2 mul_8s_8s_16_1_1_U226 mul_8ns_10ns_17_1_1_U210 add_ln127_7_fu_1681_p2 mac_muladd_8s_8s_16s_17_4_1_U230 am_addmul_7ns_8ns_10ns_19_4_1_U228 add_ln127_8_fu_1729_p2 mac_muladd_8s_8s_17s_17_4_1_U233 mul_9ns_11ns_19_1_1_U211 add_ln127_9_fu_1766_p2 mul_8s_8s_16_1_1_U227 mul_9ns_11ns_19_1_1_U213 add_ln127_10_fu_1803_p2 mac_muladd_8s_8s_16s_17_4_1_U231 mac_muladd_8s_8s_16s_17_4_1_U230 mac_muladd_8s_8s_17s_17_4_1_U232 mac_muladd_8s_8s_16s_17_4_1_U231 mac_muladd_8s_8s_17s_17_4_1_U233 add_ln127_4_fu_2501_p2 sum_1_fu_2520_p2 add_ln124_fu_1420_p2 sub_ln130_fu_2534_p2 sub_ln130_1_fu_2572_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216</InstName>
                            <ModuleName>SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>216</ID>
                            <BindInstances>add_ln78_1_fu_380_p2 add_ln78_fu_457_p2 mac_muladd_6ns_6ns_6ns_12_4_1_U273 mul_9ns_11ns_19_1_1_U272 mac_muladd_6ns_6ns_6ns_12_4_1_U273 add_ln79_fu_419_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248</InstName>
                            <ModuleName>SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>248</ID>
                            <BindInstances>i_6_fu_68_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_2_1_U296 mul_32ns_8ns_39_2_1_U295 mul_32ns_32ns_64_2_1_U294 add_ln96_fu_334_p2 mul_32s_32s_32_2_1_U297 mul_32s_32s_32_2_1_U296 mul_32s_32s_32_1_1_U298 mul_32s_32s_32_1_1_U299 mul_32s_32s_32_1_1_U300 void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>pool_2u_50u_8u_U0</InstName>
                    <ModuleName>pool_2u_50u_8u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>357</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652</InstName>
                            <ModuleName>pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>652</ID>
                            <BindInstances>add_ln123_fu_134_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660</InstName>
                            <ModuleName>pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>660</ID>
                            <BindInstances>i_2_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669</InstName>
                            <ModuleName>pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>669</ID>
                            <BindInstances>add_ln144_fu_124_p2 add_ln145_fu_165_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678</InstName>
                            <ModuleName>pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>678</ID>
                            <BindInstances>add_ln167_1_fu_216_p2 add_ln167_fu_228_p2 add_ln168_fu_268_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691</InstName>
                            <ModuleName>pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>691</ID>
                            <BindInstances>add_ln153_fu_170_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buf_U buf_1_U buf_2_U buf_3_U acc_U mul_32s_32s_32_1_1_U336 mul_32s_32s_32_1_1_U337 mul_32s_32s_32_1_1_U338 mul_31ns_32ns_63_2_1_U334 mul_32ns_31ns_63_2_1_U335 add_ln139_fu_801_p2 add_ln141_fu_812_p2 add_ln142_fu_835_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FC_1u_800u_500u_U0</InstName>
                    <ModuleName>FC_1u_800u_500u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>367</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94</InstName>
                            <ModuleName>FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <BindInstances>add_ln99_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103</InstName>
                            <ModuleName>FC_1u_800u_500u_Pipeline_L2_L3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>103</ID>
                            <BindInstances>add_ln112_1_fu_157_p2 add_ln112_fu_169_p2 mac_muladd_19s_10ns_10ns_19_4_1_U346 mac_muladd_19s_10ns_10ns_19_4_1_U346 mac_muladd_8s_8s_16ns_16_4_1_U347 mac_muladd_8s_8s_16ns_16_4_1_U347 add_ln114_fu_201_p2 sub_ln120_fu_267_p2 sub_ln120_1_fu_287_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114</InstName>
                            <ModuleName>FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>114</ID>
                            <BindInstances>add_ln76_1_fu_150_p2 add_ln76_fu_162_p2 mac_muladd_9ns_10ns_10ns_19_4_1_U354 mac_muladd_9ns_10ns_10ns_19_4_1_U354 add_ln77_fu_230_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126</InstName>
                            <ModuleName>FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>126</ID>
                            <BindInstances>i_16_fu_68_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_2_1_U366 mul_32ns_11ns_42_2_1_U365 mul_32ns_32ns_64_2_1_U364 add_ln92_fu_212_p2 mul_32s_32s_32_2_1_U367 mul_32s_32s_32_2_1_U366 mul_32s_32s_32_1_1_U368 mul_32s_32s_32_1_1_U369 mul_32s_32s_32_1_1_U370 B_U A_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FC_1u_500u_10u_U0</InstName>
                    <ModuleName>FC_1u_500u_10u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>383</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82</InstName>
                            <ModuleName>FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>add_ln99_fu_66_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FC_1u_500u_10u_Pipeline_L2_fu_89</InstName>
                            <ModuleName>FC_1u_500u_10u_Pipeline_L2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>ib_2_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96</InstName>
                            <ModuleName>FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>96</ID>
                            <BindInstances>add_ln76_2_fu_116_p2 add_ln76_fu_128_p2 add_ln77_fu_194_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106</InstName>
                            <ModuleName>FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>i_18_fu_68_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_2_1_U388 mul_32ns_32ns_64_2_1_U387 add_ln92_fu_182_p2 mul_32s_32s_32_2_1_U389 mul_32s_32s_32_2_1_U388 mul_32s_32s_32_1_1_U390 mul_32s_32s_32_1_1_U391 mul_32s_32s_32_1_1_U392</BindInstances>
                </Instance>
                <Instance>
                    <InstName>AXI_DMA_MASTER_U0</InstName>
                    <ModuleName>AXI_DMA_MASTER</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>395</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67</InstName>
                            <ModuleName>AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>67</ID>
                            <BindInstances>i_21_fu_81_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77</InstName>
                            <ModuleName>AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>77</ID>
                            <BindInstances>i_22_fu_81_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U403 mul_32s_32s_32_1_1_U405 mul_32s_32s_32_1_1_U406 sub56_fu_149_p2 mul_32s_32s_32_1_1_U404 mul_32s_32s_32_1_1_U407 mul_32s_32s_32_1_1_U408 sub_fu_163_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>connect_0_U connect_1_U connect_2_U connect_3_U connect_4_U connect_5_U connect_6_U connect_7_U connect_8_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2</Name>
            <Loops>
                <VITIS_LOOP_63_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_2>
                        <Name>VITIS_LOOP_63_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/axi_dma_slave.h:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_63_2>
                            <Name>VITIS_LOOP_63_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/axi_dma_slave.h:63</SourceLocation>
                        </VITIS_LOOP_63_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_71_p2" SOURCE="./../hw_library/axi_dma_slave.h:63" STORAGESUBTYPE="" URAM="0" VARIABLE="i_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1</Name>
            <Loops>
                <VITIS_LOOP_49_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1>
                        <Name>VITIS_LOOP_49_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/axi_dma_slave.h:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1>
                            <Name>VITIS_LOOP_49_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/axi_dma_slave.h:49</SourceLocation>
                        </VITIS_LOOP_49_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_71_p2" SOURCE="./../hw_library/axi_dma_slave.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="i_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXI_DMA_SLAVE</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/axi_dma_slave.h:9</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>506</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6767</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="./../hw_library/axi_dma_slave.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="./../hw_library/axi_dma_slave.h:57" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U10" SOURCE="./../hw_library/axi_dma_slave.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="./../hw_library/axi_dma_slave.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="IFM_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="./../hw_library/axi_dma_slave.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="IFM_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="./../hw_library/axi_dma_slave.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="IFM_bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6</Name>
            <Loops>
                <VITIS_LOOP_189_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.162</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_6>
                        <Name>VITIS_LOOP_189_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_189_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:189</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_189_6>
                            <Name>VITIS_LOOP_189_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:189</SourceLocation>
                        </VITIS_LOOP_189_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_6" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_68_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1</Name>
            <Loops>
                <VITIS_LOOP_123_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.868</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_123_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_123_1>
                            <Name>VITIS_LOOP_123_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:123</SourceLocation>
                        </VITIS_LOOP_123_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>408</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1119</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="inputBuf_U" SOURCE="./../hw_library/stream_convolution_slideWindow.h:107" STORAGESIZE="8 10500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="inputBuf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_234_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_9_fu_292_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_j_5_fu_300_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:144" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_j_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_i_7_fu_317_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:147" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_356_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_fu_382_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="kx_2_fu_400_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:162" STORAGESUBTYPE="" URAM="0" VARIABLE="kx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="ky_2_fu_420_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:165" STORAGESUBTYPE="" URAM="0" VARIABLE="ky_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="ox_2_fu_445_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="ox_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="oy_3_fu_475_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:171" STORAGESUBTYPE="" URAM="0" VARIABLE="oy_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_5u_1u_28u_20u_24u_0u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:68</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>883</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4633</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U25" SOURCE="./../hw_library/stream_convolution_slideWindow.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U26" SOURCE="./../hw_library/stream_convolution_slideWindow.h:184" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U27" SOURCE="./../hw_library/stream_convolution_slideWindow.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_15ns_32_2_1_U24" SOURCE="./../hw_library/stream_convolution_slideWindow.h:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6</Name>
            <Loops>
                <VITIS_LOOP_105_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.951</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_6>
                        <Name>VITIS_LOOP_105_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_6>
                            <Name>VITIS_LOOP_105_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:105</SourceLocation>
                        </VITIS_LOOP_105_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>303</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_263_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_3_fu_316_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_4_fu_283_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_25u_20u_Pipeline_L2_L3</Name>
            <Loops>
                <L2_L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.034</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_L3>
                        <Name>L2_L3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_L3>
                            <Name>L2_L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:121</SourceLocation>
                        </L2_L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>672</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1395</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_631_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_643_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_683_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U60" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U56" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U41" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U58" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U42" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U61" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U40" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_12_fu_891_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U57" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U43" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_13_fu_935_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U59" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U58" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U60" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U59" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U61" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_9_fu_1288_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="sum_2_fu_1307_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_723_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_fu_1321_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_2_fu_1359_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln130_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_78_1_VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.323</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>510</Best-caseLatency>
                    <Average-caseLatency>510</Average-caseLatency>
                    <Worst-caseLatency>510</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>510</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>500</TripCount>
                        <Latency>508</Latency>
                        <AbsoluteTimeLatency>5.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                            <Name>VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:78</SourceLocation>
                        </VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>281</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>528</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_2_fu_290_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_368_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U87" SOURCE="./../hw_library/fixed_point_stream_convolution.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_407_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_349_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7</Name>
            <Loops>
                <VITIS_LOOP_149_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_149_7>
                        <Name>VITIS_LOOP_149_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_149_7>
                            <Name>VITIS_LOOP_149_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:149</SourceLocation>
                        </VITIS_LOOP_149_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_7" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_68_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:149" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_25u_20u_s</Name>
            <Loops>
                <VITIS_LOOP_96_3_VITIS_LOOP_102_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                        <Name>VITIS_LOOP_96_3_VITIS_LOOP_102_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120</Instance>
                            <Instance>grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141</Instance>
                        </InstanceList>
                    </VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                            <Name>VITIS_LOOP_96_3_VITIS_LOOP_102_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:96</SourceLocation>
                        </VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>2263</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6433</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U105" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="A_COL_ITER"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U104" SOURCE="./../hw_library/fixed_point_stream_convolution.h:30" STORAGESUBTYPE="" URAM="0" VARIABLE="bound11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3_VITIS_LOOP_102_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_284_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U106" SOURCE="./../hw_library/fixed_point_stream_convolution.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U105" SOURCE="./../hw_library/fixed_point_stream_convolution.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U107" SOURCE="./../hw_library/fixed_point_stream_convolution.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U108" SOURCE="./../hw_library/fixed_point_stream_convolution.h:144" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U109" SOURCE="./../hw_library/fixed_point_stream_convolution.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U" SOURCE="" STORAGESIZE="8 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U" SOURCE="" STORAGESIZE="8 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1</Name>
            <Loops>
                <VITIS_LOOP_123_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_123_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_123_1>
                            <Name>VITIS_LOOP_123_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:123</SourceLocation>
                        </VITIS_LOOP_123_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_294_p2" SOURCE="./../hw_library/pool.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13</Name>
            <Loops>
                <VITIS_LOOP_194_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_194_13>
                        <Name>VITIS_LOOP_194_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_194_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:194</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_194_13>
                            <Name>VITIS_LOOP_194_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:194</SourceLocation>
                        </VITIS_LOOP_194_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_194_13" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_68_p2" SOURCE="./../hw_library/pool.h:194" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9</Name>
            <Loops>
                <VITIS_LOOP_144_8_VITIS_LOOP_145_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                        <Name>VITIS_LOOP_144_8_VITIS_LOOP_145_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                            <Name>VITIS_LOOP_144_8_VITIS_LOOP_145_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:144</SourceLocation>
                        </VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>211</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_8_VITIS_LOOP_145_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_124_p2" SOURCE="./../hw_library/pool.h:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_8_VITIS_LOOP_145_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_165_p2" SOURCE="./../hw_library/pool.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10</Name>
            <Loops>
                <VITIS_LOOP_153_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_10>
                        <Name>VITIS_LOOP_153_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_10>
                            <Name>VITIS_LOOP_153_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:153</SourceLocation>
                        </VITIS_LOOP_153_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>194</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_338_p2" SOURCE="./../hw_library/pool.h:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12</Name>
            <Loops>
                <VITIS_LOOP_167_11_VITIS_LOOP_168_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                        <Name>VITIS_LOOP_167_11_VITIS_LOOP_168_12</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                            <Name>VITIS_LOOP_167_11_VITIS_LOOP_168_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:167</SourceLocation>
                        </VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>228</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>451</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_11_VITIS_LOOP_168_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_392_p2" SOURCE="./../hw_library/pool.h:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_11_VITIS_LOOP_168_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_404_p2" SOURCE="./../hw_library/pool.h:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_11_VITIS_LOOP_168_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_452_p2" SOURCE="./../hw_library/pool.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_20u_24u_s</Name>
            <Loops>
                <VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                    <VITIS_LOOP_141_6_VITIS_LOOP_142_7/>
                </VITIS_LOOP_139_4_VITIS_LOOP_140_5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                        <Name>VITIS_LOOP_139_4_VITIS_LOOP_140_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418</Instance>
                        </InstanceList>
                        <VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                            <Name>VITIS_LOOP_141_6_VITIS_LOOP_142_7</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409</Instance>
                                <Instance>grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439</Instance>
                            </InstanceList>
                        </VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                    </VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                            <Name>VITIS_LOOP_139_4_VITIS_LOOP_140_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:139</SourceLocation>
                            <VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                                <Name>VITIS_LOOP_141_6_VITIS_LOOP_142_7</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>./../hw_library/pool.h:141</SourceLocation>
                            </VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                        </VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2711</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6829</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_3_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_4_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_5_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_6_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_7_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_8_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_9_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_10_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_11_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="acc_U" SOURCE="./../hw_library/pool.h:121" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="acc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U170" SOURCE="./../hw_library/pool.h:188" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U171" SOURCE="./../hw_library/pool.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U172" SOURCE="./../hw_library/pool.h:190" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_2_1_U168" SOURCE="./../hw_library/pool.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_63_2_1_U169" SOURCE="./../hw_library/pool.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_4_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_557_p2" SOURCE="./../hw_library/pool.h:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6_VITIS_LOOP_142_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_568_p2" SOURCE="./../hw_library/pool.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6_VITIS_LOOP_142_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_591_p2" SOURCE="./../hw_library/pool.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6</Name>
            <Loops>
                <VITIS_LOOP_189_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.162</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_6>
                        <Name>VITIS_LOOP_189_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_189_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:189</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_189_6>
                            <Name>VITIS_LOOP_189_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:189</SourceLocation>
                        </VITIS_LOOP_189_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_6" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_68_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1</Name>
            <Loops>
                <VITIS_LOOP_123_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>20</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_123_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_123_1>
                            <Name>VITIS_LOOP_123_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:123</SourceLocation>
                        </VITIS_LOOP_123_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>761</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2655</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="inputBuf_U" SOURCE="./../hw_library/stream_convolution_slideWindow.h:107" STORAGESIZE="8 10500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="inputBuf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_827_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mul71_fu_1170_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1236_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_1251_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_2_fu_1266_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_1281_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_4_fu_1296_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_5_fu_1311_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_6_fu_1326_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_7_fu_1341_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_8_fu_1356_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_9_fu_1371_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_10_fu_1386_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_11_fu_1401_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_12_fu_1416_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_13_fu_1430_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_14_fu_1440_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_15_fu_1450_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_6_fu_857_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_j_3_fu_863_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:144" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_j_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_i_4_fu_880_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:147" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_958_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp17_fu_984_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="thr_mul39_fu_1111_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="thr_mul39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1509_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_1524_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_2_fu_1539_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_3_fu_1554_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_4_fu_1569_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_5_fu_1584_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_6_fu_1599_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_7_fu_1614_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_8_fu_1629_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_9_fu_1644_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_10_fu_1659_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_11_fu_1674_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_12_fu_1689_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_13_fu_1704_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_14_fu_1719_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_15_fu_1734_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="kx_1_fu_1006_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:162" STORAGESUBTYPE="" URAM="0" VARIABLE="kx_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="ky_1_fu_1026_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:165" STORAGESUBTYPE="" URAM="0" VARIABLE="ky_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="ox_1_fu_1051_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="ox_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="oy_1_fu_1081_p2" SOURCE="./../hw_library/stream_convolution_slideWindow.h:171" STORAGESUBTYPE="" URAM="0" VARIABLE="oy_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_5u_20u_12u_50u_8u_0u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/stream_convolution_slideWindow.h:68</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1252</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="inElem_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="inElem"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U188" SOURCE="./../hw_library/stream_convolution_slideWindow.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U189" SOURCE="./../hw_library/stream_convolution_slideWindow.h:184" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U190" SOURCE="./../hw_library/stream_convolution_slideWindow.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_12ns_32_2_1_U187" SOURCE="./../hw_library/stream_convolution_slideWindow.h:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6</Name>
            <Loops>
                <VITIS_LOOP_105_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.790</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>502</Best-caseLatency>
                    <Average-caseLatency>502</Average-caseLatency>
                    <Worst-caseLatency>502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_6>
                        <Name>VITIS_LOOP_105_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>500</TripCount>
                        <Latency>500</Latency>
                        <AbsoluteTimeLatency>5.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_6>
                            <Name>VITIS_LOOP_105_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:105</SourceLocation>
                        </VITIS_LOOP_105_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>384</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_351_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_404_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_2_fu_371_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_500u_50u_Pipeline_L2_L3</Name>
            <Loops>
                <L2_L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_L3>
                        <Name>L2_L3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_L3>
                            <Name>L2_L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:121</SourceLocation>
                        </L2_L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>804</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2542</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_1391_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_1476_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_7ns_12_1_1_U212" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_1493_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_1448_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_7ns_8ns_10ns_19_4_1_U228" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_3_fu_1498_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U229" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U209" SOURCE="./../hw_library/fixed_point_stream_convolution.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_5_fu_1596_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U232" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U229" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_6_fu_1644_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U226" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U210" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_7_fu_1681_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U230" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_7ns_8ns_10ns_19_4_1_U228" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_8_fu_1729_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U233" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U211" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_9_fu_1766_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U227" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U213" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_10_fu_1803_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U231" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U230" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U232" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U231" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U233" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_4_fu_2501_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="sum_1_fu_2520_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1420_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_fu_2534_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_1_fu_2572_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln130_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_78_1_VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.122</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25014</Best-caseLatency>
                    <Average-caseLatency>25014</Average-caseLatency>
                    <Worst-caseLatency>25014</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25014</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25000</TripCount>
                        <Latency>25012</Latency>
                        <AbsoluteTimeLatency>0.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                            <Name>VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:78</SourceLocation>
                        </VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>573</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>738</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_380_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_457_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U273" SOURCE="./../hw_library/fixed_point_stream_convolution.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U272" SOURCE="./../hw_library/fixed_point_stream_convolution.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U273" SOURCE="./../hw_library/fixed_point_stream_convolution.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_419_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7</Name>
            <Loops>
                <VITIS_LOOP_149_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_149_7>
                        <Name>VITIS_LOOP_149_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_149_7>
                            <Name>VITIS_LOOP_149_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:149</SourceLocation>
                        </VITIS_LOOP_149_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_7" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_68_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:149" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SMM_1u_500u_50u_s</Name>
            <Loops>
                <VITIS_LOOP_96_3_VITIS_LOOP_102_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                        <Name>VITIS_LOOP_96_3_VITIS_LOOP_102_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136</Instance>
                            <Instance>grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165</Instance>
                        </InstanceList>
                    </VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                            <Name>VITIS_LOOP_96_3_VITIS_LOOP_102_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fixed_point_stream_convolution.h:96</SourceLocation>
                        </VITIS_LOOP_96_3_VITIS_LOOP_102_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>23</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>2941</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>8196</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U296" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="A_COL_ITER"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_8ns_39_2_1_U295" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U294" SOURCE="./../hw_library/fixed_point_stream_convolution.h:30" STORAGESUBTYPE="" URAM="0" VARIABLE="bound11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3_VITIS_LOOP_102_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_334_p2" SOURCE="./../hw_library/fixed_point_stream_convolution.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U297" SOURCE="./../hw_library/fixed_point_stream_convolution.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U296" SOURCE="./../hw_library/fixed_point_stream_convolution.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U298" SOURCE="./../hw_library/fixed_point_stream_convolution.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U299" SOURCE="./../hw_library/fixed_point_stream_convolution.h:144" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U300" SOURCE="./../hw_library/fixed_point_stream_convolution.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U" SOURCE="" STORAGESIZE="8 2300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U" SOURCE="" STORAGESIZE="8 46 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1</Name>
            <Loops>
                <VITIS_LOOP_123_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.735</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_123_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_123_1>
                            <Name>VITIS_LOOP_123_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:123</SourceLocation>
                        </VITIS_LOOP_123_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_134_p2" SOURCE="./../hw_library/pool.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13</Name>
            <Loops>
                <VITIS_LOOP_194_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_194_13>
                        <Name>VITIS_LOOP_194_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_194_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:194</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_194_13>
                            <Name>VITIS_LOOP_194_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:194</SourceLocation>
                        </VITIS_LOOP_194_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_194_13" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_68_p2" SOURCE="./../hw_library/pool.h:194" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9</Name>
            <Loops>
                <VITIS_LOOP_144_8_VITIS_LOOP_145_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                        <Name>VITIS_LOOP_144_8_VITIS_LOOP_145_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                            <Name>VITIS_LOOP_144_8_VITIS_LOOP_145_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:144</SourceLocation>
                        </VITIS_LOOP_144_8_VITIS_LOOP_145_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_8_VITIS_LOOP_145_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_124_p2" SOURCE="./../hw_library/pool.h:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_8_VITIS_LOOP_145_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_165_p2" SOURCE="./../hw_library/pool.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10</Name>
            <Loops>
                <VITIS_LOOP_153_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.735</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>53</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_10>
                        <Name>VITIS_LOOP_153_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>51</Latency>
                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_10>
                            <Name>VITIS_LOOP_153_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:153</SourceLocation>
                        </VITIS_LOOP_153_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_170_p2" SOURCE="./../hw_library/pool.h:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12</Name>
            <Loops>
                <VITIS_LOOP_167_11_VITIS_LOOP_168_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                        <Name>VITIS_LOOP_167_11_VITIS_LOOP_168_12</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                            <Name>VITIS_LOOP_167_11_VITIS_LOOP_168_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:167</SourceLocation>
                        </VITIS_LOOP_167_11_VITIS_LOOP_168_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_11_VITIS_LOOP_168_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_216_p2" SOURCE="./../hw_library/pool.h:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_11_VITIS_LOOP_168_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_228_p2" SOURCE="./../hw_library/pool.h:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_11_VITIS_LOOP_168_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_268_p2" SOURCE="./../hw_library/pool.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_2u_50u_8u_s</Name>
            <Loops>
                <VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                    <VITIS_LOOP_141_6_VITIS_LOOP_142_7/>
                </VITIS_LOOP_139_4_VITIS_LOOP_140_5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                        <Name>VITIS_LOOP_139_4_VITIS_LOOP_140_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678</Instance>
                        </InstanceList>
                        <VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                            <Name>VITIS_LOOP_141_6_VITIS_LOOP_142_7</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669</Instance>
                                <Instance>grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691</Instance>
                            </InstanceList>
                        </VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                    </VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/pool.h:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                            <Name>VITIS_LOOP_139_4_VITIS_LOOP_140_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/pool.h:139</SourceLocation>
                            <VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                                <Name>VITIS_LOOP_141_6_VITIS_LOOP_142_7</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>./../hw_library/pool.h:141</SourceLocation>
                            </VITIS_LOOP_141_6_VITIS_LOOP_142_7>
                        </VITIS_LOOP_139_4_VITIS_LOOP_140_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2121</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6135</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_3_U" SOURCE="./../hw_library/pool.h:119" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="acc_U" SOURCE="./../hw_library/pool.h:121" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="acc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U336" SOURCE="./../hw_library/pool.h:188" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U337" SOURCE="./../hw_library/pool.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U338" SOURCE="./../hw_library/pool.h:190" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_2_1_U334" SOURCE="./../hw_library/pool.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_63_2_1_U335" SOURCE="./../hw_library/pool.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_4_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_801_p2" SOURCE="./../hw_library/pool.h:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6_VITIS_LOOP_142_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_812_p2" SOURCE="./../hw_library/pool.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_6_VITIS_LOOP_142_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_835_p2" SOURCE="./../hw_library/pool.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6</Name>
            <Loops>
                <VITIS_LOOP_99_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_6>
                        <Name>VITIS_LOOP_99_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_6>
                            <Name>VITIS_LOOP_99_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:99</SourceLocation>
                        </VITIS_LOOP_99_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_108_p2" SOURCE="./../hw_library/fully_connected.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_800u_500u_Pipeline_L2_L3</Name>
            <Loops>
                <L2_L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_L3>
                        <Name>L2_L3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_L3>
                            <Name>L2_L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:112</SourceLocation>
                        </L2_L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>474</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_157_p2" SOURCE="./../hw_library/fully_connected.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_169_p2" SOURCE="./../hw_library/fully_connected.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_19s_10ns_10ns_19_4_1_U346" SOURCE="./../hw_library/fully_connected.h:117" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_19s_10ns_10ns_19_4_1_U346" SOURCE="./../hw_library/fully_connected.h:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U347" SOURCE="./../hw_library/fully_connected.h:117" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U347" SOURCE="./../hw_library/fully_connected.h:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_201_p2" SOURCE="./../hw_library/fully_connected.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_267_p2" SOURCE="./../hw_library/fully_connected.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_1_fu_287_p2" SOURCE="./../hw_library/fully_connected.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln120_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
            <Loops>
                <VITIS_LOOP_76_1_VITIS_LOOP_77_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.162</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>400004</Best-caseLatency>
                    <Average-caseLatency>400004</Average-caseLatency>
                    <Worst-caseLatency>400004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>400004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                        <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>400000</TripCount>
                        <Latency>400002</Latency>
                        <AbsoluteTimeLatency>4.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                            <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:76</SourceLocation>
                        </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>131</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_150_p2" SOURCE="./../hw_library/fully_connected.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_162_p2" SOURCE="./../hw_library/fully_connected.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_10ns_10ns_19_4_1_U354" SOURCE="./../hw_library/fully_connected.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_10ns_10ns_19_4_1_U354" SOURCE="./../hw_library/fully_connected.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_230_p2" SOURCE="./../hw_library/fully_connected.h:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7</Name>
            <Loops>
                <VITIS_LOOP_136_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.162</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_7>
                        <Name>VITIS_LOOP_136_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:136</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_136_7>
                            <Name>VITIS_LOOP_136_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:136</SourceLocation>
                        </VITIS_LOOP_136_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_7" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_68_p2" SOURCE="./../hw_library/fully_connected.h:136" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_800u_500u_s</Name>
            <Loops>
                <VITIS_LOOP_92_3_VITIS_LOOP_97_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                        <Name>VITIS_LOOP_92_3_VITIS_LOOP_97_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94</Instance>
                            <Instance>grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103</Instance>
                        </InstanceList>
                    </VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                            <Name>VITIS_LOOP_92_3_VITIS_LOOP_97_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:92</SourceLocation>
                        </VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>257</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>91</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>1896</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4863</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U366" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="A_COL_ITER"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_11ns_42_2_1_U365" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U364" SOURCE="./../hw_library/fully_connected.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="bound11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_212_p2" SOURCE="./../hw_library/fully_connected.h:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U367" SOURCE="./../hw_library/fully_connected.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U366" SOURCE="./../hw_library/fully_connected.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U368" SOURCE="./../hw_library/fully_connected.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U369" SOURCE="./../hw_library/fully_connected.h:131" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U370" SOURCE="./../hw_library/fully_connected.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="storage" BRAM="256" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="B_U" SOURCE="" STORAGESIZE="8 400000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="A_U" SOURCE="" STORAGESIZE="8 800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="A"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6</Name>
            <Loops>
                <VITIS_LOOP_99_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.999</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>502</Best-caseLatency>
                    <Average-caseLatency>502</Average-caseLatency>
                    <Worst-caseLatency>502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_6>
                        <Name>VITIS_LOOP_99_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>500</TripCount>
                        <Latency>500</Latency>
                        <AbsoluteTimeLatency>5.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_6>
                            <Name>VITIS_LOOP_99_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:99</SourceLocation>
                        </VITIS_LOOP_99_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_66_p2" SOURCE="./../hw_library/fully_connected.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_500u_10u_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:112</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="ib_2_fu_58_p2" SOURCE="./../hw_library/fully_connected.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="ib_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
            <Loops>
                <VITIS_LOOP_76_1_VITIS_LOOP_77_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.965</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5002</Best-caseLatency>
                    <Average-caseLatency>5002</Average-caseLatency>
                    <Worst-caseLatency>5002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                        <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5000</TripCount>
                        <Latency>5000</Latency>
                        <AbsoluteTimeLatency>50.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                            <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:76</SourceLocation>
                        </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_116_p2" SOURCE="./../hw_library/fully_connected.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_128_p2" SOURCE="./../hw_library/fully_connected.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_194_p2" SOURCE="./../hw_library/fully_connected.h:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7</Name>
            <Loops>
                <VITIS_LOOP_136_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.162</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_7>
                        <Name>VITIS_LOOP_136_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:136</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_136_7>
                            <Name>VITIS_LOOP_136_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:136</SourceLocation>
                        </VITIS_LOOP_136_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_7" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_68_p2" SOURCE="./../hw_library/fully_connected.h:136" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FC_1u_500u_10u_s</Name>
            <Loops>
                <VITIS_LOOP_92_3_VITIS_LOOP_97_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                        <Name>VITIS_LOOP_92_3_VITIS_LOOP_97_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82</Instance>
                            <Instance>grp_FC_1u_500u_10u_Pipeline_L2_fu_89</Instance>
                        </InstanceList>
                    </VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/fully_connected.h:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                            <Name>VITIS_LOOP_92_3_VITIS_LOOP_97_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/fully_connected.h:92</SourceLocation>
                        </VITIS_LOOP_92_3_VITIS_LOOP_97_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>1249</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4329</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U388" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="A_COL_ITER"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U387" SOURCE="./../hw_library/fully_connected.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_182_p2" SOURCE="./../hw_library/fully_connected.h:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U389" SOURCE="./../hw_library/fully_connected.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U388" SOURCE="./../hw_library/fully_connected.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U390" SOURCE="./../hw_library/fully_connected.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U391" SOURCE="./../hw_library/fully_connected.h:131" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U392" SOURCE="./../hw_library/fully_connected.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2</Name>
            <Loops>
                <VITIS_LOOP_74_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_2>
                        <Name>VITIS_LOOP_74_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_74_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/axi_dma_master.h:74</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_74_2>
                            <Name>VITIS_LOOP_74_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/axi_dma_master.h:74</SourceLocation>
                        </VITIS_LOOP_74_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_2" OPTYPE="add" PRAGMA="" RTLNAME="i_21_fu_81_p2" SOURCE="./../hw_library/axi_dma_master.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="i_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1</Name>
            <Loops>
                <VITIS_LOOP_58_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1>
                        <Name>VITIS_LOOP_58_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/axi_dma_master.h:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_58_1>
                            <Name>VITIS_LOOP_58_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./../hw_library/axi_dma_master.h:58</SourceLocation>
                        </VITIS_LOOP_58_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_81_p2" SOURCE="./../hw_library/axi_dma_master.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="i_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXI_DMA_MASTER</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./../hw_library/axi_dma_master.h:10</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>510</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6954</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U403" SOURCE="./../hw_library/axi_dma_master.h:67" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U405" SOURCE="./../hw_library/axi_dma_master.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U406" SOURCE="./../hw_library/axi_dma_master.h:69" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub56_fu_149_p2" SOURCE="./../hw_library/axi_dma_master.h:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sub56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U404" SOURCE="./../hw_library/axi_dma_master.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="OFM_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U407" SOURCE="./../hw_library/axi_dma_master.h:52" STORAGESUBTYPE="" URAM="0" VARIABLE="OFM_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U408" SOURCE="./../hw_library/axi_dma_master.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="OFM_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_163_p2" SOURCE="./../hw_library/axi_dma_master.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LeNet_wrapper</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>LeNet_wrapper.cpp:7</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>316</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>112</UTIL_BRAM>
                    <DSP>82</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>37</UTIL_DSP>
                    <FF>17608</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>61952</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>116</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_0_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_1_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_2_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_3_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_4_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_5_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_6_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_7_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="connect_8_U" SOURCE="LeNet_wrapper.cpp:13" STORAGESIZE="32 50 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="connect_8"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>connect_0_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_1_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_3_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_4_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_6_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_7_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>connect_8_U</Name>
            <ParentInst/>
            <StaticDepth>50</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export flow="syn" output="D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;AXI_DMA_IO, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;AXI_DMA_IO, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_stream">in, both, 64, 1, 1</column>
                    <column name="out_stream">out, both, 64, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;AXI_DMA_IO 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;AXI_DMA_IO 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface</column>
                    <column name="out_stream">out_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="resource" location="./../hw_library/axi_dma_master.h:54" status="warning" parentFunction="axi_dma_master" variable="OFM_size_0" isDirective="0" options="variable=OFM_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_master.h:55" status="warning" parentFunction="axi_dma_master" variable="OFM_size_1" isDirective="0" options="variable=OFM_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_master.h:56" status="warning" parentFunction="axi_dma_master" variable="OFM_bound" isDirective="0" options="variable=OFM_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/axi_dma_master.h:59" status="valid" parentFunction="axi_dma_master" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/axi_dma_master.h:70" status="warning" parentFunction="axi_dma_master" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_master.h:71" status="warning" parentFunction="axi_dma_master" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_master.h:72" status="warning" parentFunction="axi_dma_master" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/axi_dma_master.h:75" status="valid" parentFunction="axi_dma_master" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/axi_dma_slave.h:45" status="warning" parentFunction="axi_dma_slave" variable="IFM_size_0" isDirective="0" options="variable=IFM_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_slave.h:46" status="warning" parentFunction="axi_dma_slave" variable="IFM_size_1" isDirective="0" options="variable=IFM_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_slave.h:47" status="warning" parentFunction="axi_dma_slave" variable="IFM_bound" isDirective="0" options="variable=IFM_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/axi_dma_slave.h:50" status="valid" parentFunction="axi_dma_slave" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/axi_dma_slave.h:59" status="warning" parentFunction="axi_dma_slave" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_slave.h:60" status="warning" parentFunction="axi_dma_slave" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/axi_dma_slave.h:61" status="warning" parentFunction="axi_dma_slave" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/axi_dma_slave.h:64" status="valid" parentFunction="axi_dma_slave" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/fixed_point_stream_convolution.h:17" status="warning" parentFunction="smm" variable="A" isDirective="0" options="variable=A core=RAM_S2P_LUTRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/fixed_point_stream_convolution.h:18" status="warning" parentFunction="smm" variable="B" isDirective="0" options="variable=B core=RAM_S2P_BRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="./../hw_library/fixed_point_stream_convolution.h:19" status="invalid" parentFunction="smm" variable="A" isDirective="0" options="variable=A block (">
            <Msg msg_id="207-5566" msg_severity="WARNING" msg_body="unexpected pragma argument '(', expects identifier"/>
        </Pragma>
        <Pragma type="array_partition" location="./../hw_library/fixed_point_stream_convolution.h:20" status="invalid" parentFunction="smm" variable="B" isDirective="0" options="variable=B block (">
            <Msg msg_id="207-5566" msg_severity="WARNING" msg_body="unexpected pragma argument '(', expects identifier"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/fixed_point_stream_convolution.h:81" status="valid" parentFunction="smm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./../hw_library/fixed_point_stream_convolution.h:107" status="valid" parentFunction="smm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./../hw_library/fixed_point_stream_convolution.h:125" status="valid" parentFunction="smm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/fixed_point_stream_convolution.h:146" status="warning" parentFunction="smm" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/fixed_point_stream_convolution.h:147" status="warning" parentFunction="smm" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/fixed_point_stream_convolution.h:148" status="warning" parentFunction="smm" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/fixed_point_stream_convolution.h:150" status="valid" parentFunction="smm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/fully_connected.h:18" status="warning" parentFunction="fc" variable="A" isDirective="0" options="variable=A core=RAM_S2P_BRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/fully_connected.h:19" status="warning" parentFunction="fc" variable="B" isDirective="0" options="variable=B core=RAM_S2P_BRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="./../hw_library/fully_connected.h:21" status="invalid" parentFunction="fc" variable="A" isDirective="0" options="variable=A block factor=(FACTOR / 16) dim"/>
        <Pragma type="array_partition" location="./../hw_library/fully_connected.h:22" status="invalid" parentFunction="fc" variable="B" isDirective="0" options="variable=B block factor=(FACTOR / 16) dim"/>
        <Pragma type="pipeline" location="./../hw_library/fully_connected.h:78" status="valid" parentFunction="fc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./../hw_library/fully_connected.h:100" status="valid" parentFunction="fc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./../hw_library/fully_connected.h:115" status="valid" parentFunction="fc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/fully_connected.h:133" status="warning" parentFunction="fc" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/fully_connected.h:134" status="warning" parentFunction="fc" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/fully_connected.h:135" status="warning" parentFunction="fc" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/fully_connected.h:137" status="valid" parentFunction="fc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/pool.h:120" status="warning" parentFunction="pool" variable="buf" isDirective="0" options="variable=buf core=RAM_2P_LUTRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/pool.h:122" status="warning" parentFunction="pool" variable="acc" isDirective="0" options="variable=acc core=RAM_2P_LUTRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="unroll" location="./../hw_library/pool.h:125" status="valid" parentFunction="pool" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../hw_library/pool.h:131" status="valid" parentFunction="pool" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./../hw_library/pool.h:146" status="valid" parentFunction="pool" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./../hw_library/pool.h:154" status="valid" parentFunction="pool" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./../hw_library/pool.h:169" status="valid" parentFunction="pool" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/pool.h:191" status="warning" parentFunction="pool" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/pool.h:192" status="warning" parentFunction="pool" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/pool.h:193" status="warning" parentFunction="pool" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/pool.h:195" status="valid" parentFunction="pool" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="./../hw_library/stream_convolution_slideWindow.h:105" status="warning" parentFunction="scig" variable="IFMPadDimSqrt" isDirective="0" options="variable=IFMPadDimSqrt core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/stream_convolution_slideWindow.h:122" status="warning" parentFunction="scig" variable="baseIterBound" isDirective="0" options="variable=baseIterBound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/stream_convolution_slideWindow.h:124" status="valid" parentFunction="scig" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="./../hw_library/stream_convolution_slideWindow.h:125" status="valid" parentFunction="scig" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="resource" location="./../hw_library/stream_convolution_slideWindow.h:128" status="warning" parentFunction="scig" variable="inElem" isDirective="0" options="variable=inElem core=RAM_S2P_LUTRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/stream_convolution_slideWindow.h:186" status="warning" parentFunction="scig" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/stream_convolution_slideWindow.h:187" status="warning" parentFunction="scig" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="./../hw_library/stream_convolution_slideWindow.h:188" status="warning" parentFunction="scig" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="./../hw_library/stream_convolution_slideWindow.h:190" status="valid" parentFunction="scig" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="LeNet_wrapper.cpp:7" status="valid" parentFunction="lenet_wrapper" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="LeNet_wrapper.cpp:8" status="valid" parentFunction="lenet_wrapper" variable="in_stream" isDirective="0" options="axis port=in_stream"/>
        <Pragma type="interface" location="LeNet_wrapper.cpp:9" status="valid" parentFunction="lenet_wrapper" variable="out_stream" isDirective="0" options="axis port=out_stream"/>
        <Pragma type="interface" location="LeNet_wrapper.cpp:10" status="valid" parentFunction="lenet_wrapper" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:14" status="valid" parentFunction="lenet_wrapper" variable="connect_8" isDirective="0" options="variable=connect_8 depth=50"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:15" status="valid" parentFunction="lenet_wrapper" variable="connect_7" isDirective="0" options="variable=connect_7 depth=50"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:16" status="valid" parentFunction="lenet_wrapper" variable="connect_6" isDirective="0" options="variable=connect_6 depth=50"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:18" status="valid" parentFunction="lenet_wrapper" variable="connect_4" isDirective="0" options="variable=connect_4 depth=50"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:19" status="valid" parentFunction="lenet_wrapper" variable="connect_3" isDirective="0" options="variable=connect_3 depth=50"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:21" status="valid" parentFunction="lenet_wrapper" variable="connect_1" isDirective="0" options="variable=connect_1 depth=50"/>
        <Pragma type="stream" location="LeNet_wrapper.cpp:22" status="valid" parentFunction="lenet_wrapper" variable="connect_0" isDirective="0" options="variable=connect_0 depth=50"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="lenet_wrapper" options="dim=2 type=cyclic factor=7 variable=_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A" pragmaLocId="./../hw_library/fixed_point_stream_convolution.h:16:0" srcPragmaType="pipeline" srcPragmaLoc="./../hw_library/fixed_point_stream_convolution.h:125" srcPragmaSource="pragma" srcIsDirective="0" variable="void SMM&lt;1u, 25u, 20u&gt;(hls::stream&lt;ap_int&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;32&gt;, 0&gt;&amp;, unsigned int, unsigned int, int)::A" varLoc=""/>
    </AutoPragmaReport>
</profile>

