# compile vhdl design source files
vhdl xil_defaultlib  "../../../Final.srcs/sources_1/new/pwm.vhd"
vhdl xil_defaultlib  "../../../Final.srcs/sim_1/new/pwm_sim.vhd"

# Do not sort compile order
nosort
