// takes verilog and passes to synthesis engine