[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26617       tick       3312479       1531090       1479753       3312479 
      2  26617       tick       4470235       2164425       2141708       4470235 
      3  26617       tick       4455450       2157779       2136818       4455450 
      4  26617       tick       4454996       2157054       2134531       4454996 
      5  26617       tick       4467060       2163754       2144045       4467060 
      6  26617       tick       4467191       2163231       2147843       4467191 
      7  26617       tick       4454661       2156754       2137104       4454661 
      8  26617       tick       4458697       2159826       2139770       4458697 
      9  26617       tick       4461450       2160496       2143666       4461450 
     10  26617       tick       4471612       2165434       2139143       4471612 
     11  26617       tick       4450520       2156808       2139359       4450520 
     12  26617       tick       4460275       2159261       2137570       4460275 
     13  26617       tick       4451195       2157318       2140985       4451195 
     14  26617       tick       4462627       2161753       2147073       4462627 
     15  26617       tick       4463467       2162235       2137406       4463467 
     16  26617       tick       4453524       2157043       2140792       4453524 
     17  26617       tick       4455755       2157723       2140908       4455755 
     18  26617       tick       4465019       2162098       2137004       4465019 
     19  26617       tick       4462701       2161862       2144052       4462701 
     20  26617       exit       2615832       1267816       1257988       2615832 
