

================================================================
== Vitis HLS Report for 'relu_top'
================================================================
* Date:           Tue Jan 26 14:08:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        relu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   836359|   836359|  8.364 ms|  8.364 ms|  836360|  836360|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- relu_top_label0     |   836358|   836358|    278786|          -|          -|     3|        no|
        | + relu_top_label1    |   278784|   278784|      2178|          -|          -|   128|        no|
        |  ++ relu_top_label2  |     2176|     2176|        17|          -|          -|   128|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    274|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     618|    748|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|     345|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     963|   1200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                 |control_s_axi                |        0|   0|  106|  168|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|    0|    0|    0|
    |gmem_m_axi_U                    |gmem_m_axi                   |        2|   0|  512|  580|    0|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                           |                             |        2|   0|  618|  748|    0|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln3_fu_167_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln4_fu_196_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln5_fu_208_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln6_1_fu_242_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln6_fu_191_p2     |         +|   0|  0|  71|          64|          64|
    |and_ln6_fu_299_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln3_fu_173_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln4_fu_202_p2    |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln5_fu_214_p2    |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln6_1_fu_290_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln6_fu_285_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln6_fu_295_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln6_fu_305_p3  |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 274|         198|         188|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  106|         21|    1|         21|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    |gmem_blk_n_R   |    9|          2|    1|          2|
    |gmem_blk_n_W   |    9|          2|    1|          2|
    |i_reg_128      |    9|          2|    2|          4|
    |j_reg_139      |    9|          2|    8|         16|
    |k_reg_151      |    9|          2|    8|         16|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  178|         37|   24|         67|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln3_reg_317         |   2|   0|    2|          0|
    |add_ln4_reg_330         |   8|   0|    8|          0|
    |add_ln5_reg_338         |   8|   0|    8|          0|
    |add_ln6_reg_325         |  64|   0|   64|          0|
    |ap_CS_fsm               |  20|   0|   20|          0|
    |din_read_reg_312        |  64|   0|   64|          0|
    |gmem_addr_read_reg_353  |  32|   0|   32|          0|
    |gmem_addr_reg_346       |  64|   0|   64|          0|
    |i_reg_128               |   2|   0|    2|          0|
    |icmp_ln6_1_reg_379      |   1|   0|    1|          0|
    |icmp_ln6_reg_374        |   1|   0|    1|          0|
    |j_reg_139               |   8|   0|    8|          0|
    |k_reg_151               |   8|   0|    8|          0|
    |select_ln6_reg_384      |  32|   0|   32|          0|
    |tmp_1_reg_359           |   8|   0|    8|          0|
    |trunc_ln6_3_reg_364     |  23|   0|   23|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 345|   0|  345|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      relu_top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      relu_top|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      relu_top|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din" [relu.cpp:2]   --->   Operation 27 'read' 'din_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln3 = br void" [relu.cpp:3]   --->   Operation 28 'br' 'br_ln3' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln3, void, i2 0, void" [relu.cpp:3]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.56ns)   --->   "%add_ln3 = add i2 %i, i2 1" [relu.cpp:3]   --->   Operation 30 'add' 'add_ln3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln3 = icmp_eq  i2 %i, i2 3" [relu.cpp:3]   --->   Operation 31 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln3 = br i1 %icmp_ln3, void %.split4, void" [relu.cpp:3]   --->   Operation 33 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln3 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [relu.cpp:3]   --->   Operation 34 'specloopname' 'specloopname_ln3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i16, i2 %i, i16 0" [relu.cpp:6]   --->   Operation 35 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i18 %shl_ln6" [relu.cpp:4]   --->   Operation 36 'zext' 'zext_ln4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.52ns)   --->   "%add_ln6 = add i64 %zext_ln4, i64 %din_read" [relu.cpp:6]   --->   Operation 37 'add' 'add_ln6' <Predicate = (!icmp_ln3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln4 = br void" [relu.cpp:4]   --->   Operation 38 'br' 'br_ln4' <Predicate = (!icmp_ln3)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln10 = ret" [relu.cpp:10]   --->   Operation 39 'ret' 'ret_ln10' <Predicate = (icmp_ln3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i8 %add_ln4, void, i8 0, void %.split4" [relu.cpp:4]   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln4 = add i8 %j, i8 1" [relu.cpp:4]   --->   Operation 41 'add' 'add_ln4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln4 = icmp_eq  i8 %j, i8 128" [relu.cpp:4]   --->   Operation 42 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 43 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %.split2, void" [relu.cpp:4]   --->   Operation 44 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [relu.cpp:4]   --->   Operation 45 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln5 = br void" [relu.cpp:5]   --->   Operation 46 'br' 'br_ln5' <Predicate = (!icmp_ln4)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%k = phi i8 0, void %.split2, i8 %add_ln5, void %.split" [relu.cpp:5]   --->   Operation 48 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln5 = add i8 %k, i8 1" [relu.cpp:5]   --->   Operation 49 'add' 'add_ln5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln5 = icmp_eq  i8 %k, i8 128" [relu.cpp:5]   --->   Operation 50 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 51 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split, void" [relu.cpp:5]   --->   Operation 52 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i8 %k" [relu.cpp:6]   --->   Operation 53 'trunc' 'trunc_ln6_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln6_2 = trunc i8 %j" [relu.cpp:6]   --->   Operation 54 'trunc' 'trunc_ln6_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i7.i2, i7 %trunc_ln6_2, i7 %trunc_ln6_1, i2 0" [relu.cpp:6]   --->   Operation 55 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i16 %tmp1" [relu.cpp:6]   --->   Operation 56 'zext' 'zext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln6_1 = add i64 %zext_ln6, i64 %add_ln6" [relu.cpp:6]   --->   Operation 57 'add' 'add_ln6_1' <Predicate = (!icmp_ln5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln6_1, i32 2, i32 63" [relu.cpp:6]   --->   Operation 58 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln6 = sext i62 %trunc_ln6" [relu.cpp:6]   --->   Operation 59 'sext' 'sext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln6" [relu.cpp:6]   --->   Operation 60 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 62 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 65 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 67 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 68 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 69 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [relu.cpp:6]   --->   Operation 69 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [relu.cpp:6]   --->   Operation 70 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln6_3 = trunc i32 %gmem_addr_read" [relu.cpp:6]   --->   Operation 71 'trunc' 'trunc_ln6_3' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %gmem_addr_read" [relu.cpp:6]   --->   Operation 72 'bitcast' 'bitcast_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln6 = icmp_ne  i8 %tmp_1, i8 255" [relu.cpp:6]   --->   Operation 73 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/1] (2.44ns)   --->   "%icmp_ln6_1 = icmp_eq  i23 %trunc_ln6_3, i23 0" [relu.cpp:6]   --->   Operation 74 'icmp' 'icmp_ln6_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln6, i32 0" [relu.cpp:6]   --->   Operation 75 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [relu.cpp:6]   --->   Operation 76 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%or_ln6 = or i1 %icmp_ln6_1, i1 %icmp_ln6" [relu.cpp:6]   --->   Operation 77 'or' 'or_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln6, i32 0" [relu.cpp:6]   --->   Operation 78 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%and_ln6 = and i1 %or_ln6, i1 %tmp_2" [relu.cpp:6]   --->   Operation 79 'and' 'and_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln6 = select i1 %and_ln6, i32 %gmem_addr_read, i32 0" [relu.cpp:6]   --->   Operation 80 'select' 'select_ln6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 81 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %select_ln6, i4 15" [relu.cpp:6]   --->   Operation 81 'write' 'write_ln6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 82 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [relu.cpp:6]   --->   Operation 82 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 83 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [relu.cpp:6]   --->   Operation 83 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 84 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [relu.cpp:6]   --->   Operation 84 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 85 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [relu.cpp:6]   --->   Operation 85 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [relu.cpp:5]   --->   Operation 86 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 87 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [relu.cpp:6]   --->   Operation 87 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
din_read          (read             ) [ 001111111111111111111]
br_ln3            (br               ) [ 011111111111111111111]
i                 (phi              ) [ 001000000000000000000]
add_ln3           (add              ) [ 011111111111111111111]
icmp_ln3          (icmp             ) [ 001111111111111111111]
empty             (speclooptripcount) [ 000000000000000000000]
br_ln3            (br               ) [ 000000000000000000000]
specloopname_ln3  (specloopname     ) [ 000000000000000000000]
shl_ln6           (bitconcatenate   ) [ 000000000000000000000]
zext_ln4          (zext             ) [ 000000000000000000000]
add_ln6           (add              ) [ 000111111111111111111]
br_ln4            (br               ) [ 001111111111111111111]
ret_ln10          (ret              ) [ 000000000000000000000]
j                 (phi              ) [ 000111111111111111111]
add_ln4           (add              ) [ 001111111111111111111]
icmp_ln4          (icmp             ) [ 001111111111111111111]
empty_18          (speclooptripcount) [ 000000000000000000000]
br_ln4            (br               ) [ 000000000000000000000]
specloopname_ln4  (specloopname     ) [ 000000000000000000000]
br_ln5            (br               ) [ 001111111111111111111]
br_ln0            (br               ) [ 011111111111111111111]
k                 (phi              ) [ 000010000000000000000]
add_ln5           (add              ) [ 001111111111111111111]
icmp_ln5          (icmp             ) [ 001111111111111111111]
empty_19          (speclooptripcount) [ 000000000000000000000]
br_ln5            (br               ) [ 000000000000000000000]
trunc_ln6_1       (trunc            ) [ 000000000000000000000]
trunc_ln6_2       (trunc            ) [ 000000000000000000000]
tmp1              (bitconcatenate   ) [ 000000000000000000000]
zext_ln6          (zext             ) [ 000000000000000000000]
add_ln6_1         (add              ) [ 000000000000000000000]
trunc_ln6         (partselect       ) [ 000000000000000000000]
sext_ln6          (sext             ) [ 000000000000000000000]
gmem_addr         (getelementptr    ) [ 000001111111111111111]
br_ln0            (br               ) [ 001111111111111111111]
gmem_load_req     (readreq          ) [ 000000000000000000000]
gmem_addr_read    (read             ) [ 000000000000011000000]
tmp_1             (partselect       ) [ 000000000000010000000]
trunc_ln6_3       (trunc            ) [ 000000000000010000000]
bitcast_ln6       (bitcast          ) [ 000000000000001000000]
icmp_ln6          (icmp             ) [ 000000000000001000000]
icmp_ln6_1        (icmp             ) [ 000000000000001000000]
gmem_addr_req     (writereq         ) [ 000000000000000000000]
or_ln6            (or               ) [ 000000000000000000000]
tmp_2             (fcmp             ) [ 000000000000000000000]
and_ln6           (and              ) [ 000000000000000000000]
select_ln6        (select           ) [ 000000000000000100000]
write_ln6         (write            ) [ 000000000000000000000]
specloopname_ln5  (specloopname     ) [ 000000000000000000000]
gmem_addr_resp    (writeresp        ) [ 000000000000000000000]
br_ln0            (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="din_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_writeresp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/5 gmem_addr_req/13 gmem_addr_resp/16 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gmem_addr_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="8"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln6_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="11"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="1" slack="0"/>
<pin id="124" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/15 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="k_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="k_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="shl_ln6_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="18" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="18" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln6_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="18" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="1"/>
<pin id="194" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln6_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_1/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln6_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_2/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="1" slack="0"/>
<pin id="233" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln6_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="2"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="62" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="7" slack="0"/>
<pin id="252" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="62" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="gmem_addr_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln6_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_3/12 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln6/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/13 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln6_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="23" slack="1"/>
<pin id="292" dir="0" index="1" bw="23" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_1/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="1" slack="1"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/14 "/>
</bind>
</comp>

<comp id="312" class="1005" name="din_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="din_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln3_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln6_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="2"/>
<pin id="327" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="330" class="1005" name="add_ln4_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln5_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="gmem_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem_addr_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="trunc_ln6_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="23" slack="1"/>
<pin id="366" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="bitcast_ln6_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln6 "/>
</bind>
</comp>

<comp id="374" class="1005" name="icmp_ln6_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln6_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln6_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="select_ln6_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="90" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="125"><net_src comp="92" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="94" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="127"><net_src comp="96" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="88" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="132" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="132" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="132" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="143" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="143" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="155" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="155" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="155" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="139" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="220" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="242" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="78" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="113" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="82" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="113" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="162" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="100" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="320"><net_src comp="167" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="328"><net_src comp="191" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="333"><net_src comp="196" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="341"><net_src comp="208" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="349"><net_src comp="261" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="356"><net_src comp="113" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="362"><net_src comp="267" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="367"><net_src comp="277" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="372"><net_src comp="281" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="377"><net_src comp="285" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="382"><net_src comp="290" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="387"><net_src comp="305" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {13 15 16 17 18 19 20 }
 - Input state : 
	Port: relu_top : gmem | {5 6 7 8 9 10 11 12 }
	Port: relu_top : din | {1 }
  - Chain level:
	State 1
	State 2
		add_ln3 : 1
		icmp_ln3 : 1
		br_ln3 : 2
		shl_ln6 : 1
		zext_ln4 : 2
		add_ln6 : 3
	State 3
		add_ln4 : 1
		icmp_ln4 : 1
		br_ln4 : 2
	State 4
		add_ln5 : 1
		icmp_ln5 : 1
		br_ln5 : 2
		trunc_ln6_1 : 1
		tmp1 : 2
		zext_ln6 : 3
		add_ln6_1 : 4
		trunc_ln6 : 5
		sext_ln6 : 6
		gmem_addr : 7
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_2 : 1
	State 14
		and_ln6 : 1
		select_ln6 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln3_fu_167       |    0    |    10   |
|          |       add_ln6_fu_191       |    0    |    71   |
|    add   |       add_ln4_fu_196       |    0    |    15   |
|          |       add_ln5_fu_208       |    0    |    15   |
|          |      add_ln6_1_fu_242      |    0    |    71   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln3_fu_173      |    0    |    8    |
|          |       icmp_ln4_fu_202      |    0    |    11   |
|   icmp   |       icmp_ln5_fu_214      |    0    |    11   |
|          |       icmp_ln6_fu_285      |    0    |    11   |
|          |      icmp_ln6_1_fu_290     |    0    |    15   |
|----------|----------------------------|---------|---------|
|  select  |      select_ln6_fu_305     |    0    |    32   |
|----------|----------------------------|---------|---------|
|    or    |        or_ln6_fu_295       |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln6_fu_299       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |    din_read_read_fu_100    |    0    |    0    |
|          | gmem_addr_read_read_fu_113 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_106    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln6_write_fu_119   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_162         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln6_fu_179       |    0    |    0    |
|          |         tmp1_fu_228        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       zext_ln4_fu_187      |    0    |    0    |
|          |       zext_ln6_fu_238      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln6_1_fu_220     |    0    |    0    |
|   trunc  |     trunc_ln6_2_fu_224     |    0    |    0    |
|          |     trunc_ln6_3_fu_277     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln6_fu_247      |    0    |    0    |
|          |        tmp_1_fu_267        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |       sext_ln6_fu_257      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   274   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    add_ln3_reg_317   |    2   |
|    add_ln4_reg_330   |    8   |
|    add_ln5_reg_338   |    8   |
|    add_ln6_reg_325   |   64   |
|  bitcast_ln6_reg_369 |   32   |
|   din_read_reg_312   |   64   |
|gmem_addr_read_reg_353|   32   |
|   gmem_addr_reg_346  |   32   |
|       i_reg_128      |    2   |
|  icmp_ln6_1_reg_379  |    1   |
|   icmp_ln6_reg_374   |    1   |
|       j_reg_139      |    8   |
|       k_reg_151      |    8   |
|  select_ln6_reg_384  |   32   |
|     tmp_1_reg_359    |    8   |
|  trunc_ln6_3_reg_364 |   23   |
+----------------------+--------+
|         Total        |   325  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_106 |  p0  |   3  |   1  |    3   |
|       j_reg_139      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_162      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   83   ||  4.8833 ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   274  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |   325  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   325  |   292  |
+-----------+--------+--------+--------+
