<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/MikePopoloski/slang" target="_blank">slang</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1723367.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1723367.v</a>
defines: 
time_elapsed: 0.004s
ram usage: 9136 KB
</pre>
<pre class="log">

slang-driver --single-unit -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1723367.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1723367.v</a>
Top level design units:
    test

../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:55:6: error: identifier &#39;main&#39; used before its declaration
     main;
     ^~~~
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:57:9: note: declared here
   task main;
        ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:76:18: error: too many port connections given to instantiation of module &#39;m2&#39; (2 given, expected 1)
   m2 m2(dummy1, dummy2);
                 ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:77:20: error: too many port connections given to instantiation of module &#39;m3&#39; (3 given, expected 2)
   m3 m3(dummy1, , dummy2);
                   ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:96:20: error: no implicit conversion from &#39;unpacked array [7:0] of logic&#39; to &#39;logic[7:0]&#39;; explicit conversion exists, are you missing a cast?
   m18 m18(dummy1, data);
                   ^~~~
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:116:11: error: expected identifier
module m2(,);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:116:11: error: misplaced trailing &#39;,&#39;
module m2(,);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:116:11: error: variable port &#39;&#39; cannot have direction inout
module m2(,);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:121:11: error: expected identifier
module m3(,,);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:121:11: error: variable port &#39;&#39; cannot have direction inout
module m3(,,);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:121:12: error: expected identifier
module m3(,,);
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:121:12: error: misplaced trailing &#39;,&#39;
module m3(,,);
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:121:12: error: variable port &#39;&#39; cannot have direction inout
module m3(,,);
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:147:11: error: expected identifier
module m6(,a);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:147:11: error: variable port &#39;&#39; cannot have direction inout
module m6(,a);
          ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:147:12: error: redefinition of &#39;a&#39; with a different type: &#39;logic&#39; vs &#39;logic[7:0]&#39;
module m6(,a);
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:149:15: note: previous definition here
   wire [7:0] a;
              ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:147:12: error: variable port &#39;a&#39; cannot have direction inout
module m6(,a);
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:148:4: error: can&#39;t use port declaration in module with ANSI style port list
   input a;
   ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:183:12: error: expected identifier
module m10(,\a );
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:183:12: error: variable port &#39;&#39; cannot have direction inout
module m10(,\a );
           ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:183:13: error: redefinition of &#39;a&#39; with a different type: &#39;logic&#39; vs &#39;logic[7:0]&#39;
module m10(,\a );
            ^
../../src/github/sv-tests/third_party/tests/ivtest/ivltests/pr1723367.v:185:15: note: previous definition here
   wire [7:0] \a ;
              ^
fatal error: too many errors emitted, stopping now [--error-limit=]

Build failed: 20 errors, 0 warnings

</pre>
</body>