;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-24
	SUB -7, <-20
	DJN -1, @-20
	SUB @0, @602
	MOV 7, <-820
	ADD 210, 64
	ADD 210, 64
	ADD 210, 64
	SPL 0, <-24
	SUB #0, -2
	SUB #100, -2
	SUB #100, -2
	SUB @121, 103
	SUB @927, 206
	ADD @130, 9
	JMZ <130, 9
	JMZ <130, 9
	SUB -1, <-20
	SUB #0, -2
	SUB #0, -2
	SUB @121, 100
	SUB #0, -2
	DJN -1, @-20
	ADD 300, -890
	SUB @197, 6
	SPL 0, <-24
	SUB 12, @10
	MOV -1, <-20
	SPL <127, 6
	SPL -0, #900
	MOV 7, <-820
	SPL 401, 600
	SUB 0, @2
	SUB 0, @2
	SUB @127, 100
	SUB @127, 100
	SUB 0, @2
	CMP -207, <-120
	SUB @10, @2
	SPL 0, <-22
	SUB 300, 90
	SUB #100, -2
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	MOV -1, <-20
