,SUBJECT,GROUP,BLOCK,TASK,CONDITION,RUN,TRIAL,LOG_RT
94715,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial1,2.78
94716,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial2,2.502
94717,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial3,2.663
94718,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial4,2.468
94719,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial5,2.591
94720,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial6,2.462
94721,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial7,2.354
94722,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial8,2.33
94723,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial9,2.225
94724,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial10,2.241
94725,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial11,2.209
94726,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial12,2.225
94727,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial13,2.093
94728,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial14,2.17
94729,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial15,2.23
94730,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial16,2.734
94731,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial17,2.86
94732,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial18,2.775
94733,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial19,2.394
94734,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial20,2.704
94735,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial21,2.322
94736,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial22,2.292
94737,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial23,2.447
94738,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial24,2.338
94739,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial25,2.835
94740,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial26,2.401
94741,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial27,2.241
94742,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial28,2.354
94743,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial29,2.26
94744,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial30,2.305
94745,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial31,2.346
94746,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial32,2.158
94747,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial33,2.362
94748,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial34,2.187
94749,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial35,2.24
94750,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial36,2.326
94751,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial37,2.225
94752,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial38,2.146
94753,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial39,2.251
94754,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial40,2.26
94755,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial41,2.27
94756,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial42,2.199
94757,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial43,2.292
94758,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial44,2.365
94759,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial45,2.342
94760,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial46,2.747
94761,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial47,2.326
94762,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial48,2.334
94763,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial49,2.269
94764,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial50,2.314
94765,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial51,2.354
94766,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial52,2.358
94767,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial53,2.422
94768,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial54,2.629
94769,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial55,2.465
94770,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial56,2.387
94771,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial57,2.26
94772,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial58,2.428
94773,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial59,2.373
94774,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial60,2.721
94775,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial61,2.809
94776,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial62,2.394
94777,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial63,2.398
94778,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial64,2.236
94779,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial65,2.318
94780,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial66,2.441
94781,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial67,2.489
94782,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial68,2.358
94783,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial69,2.176
94784,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial70,2.093
94785,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial71,2.384
94786,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial72,2.534
94787,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial73,2.531
94788,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial74,2.25
94789,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial75,2.176
94790,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial76,2.373
94791,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial77,2.431
94792,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial78,2.544
94793,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial79,2.647
94794,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial80,2.591
94795,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial81,2.462
94796,TXM_Cath_CONTROL,CONTROL,Block3,FIXED,CATHOD,Run32,Trial82,2.251
