$date
	Thu Aug  8 15:15:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ro_tb $end
$var wire 1 ! q_tb $end
$var reg 1 " clk $end
$var reg 1 # en_tb $end
$var reg 1 $ res_n_tb $end
$scope module ro_I $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ res_n $end
$var wire 1 ! q $end
$var wire 7 % interm_wires [6:0] $end
$var parameter 32 & NUM_INV $end
$scope begin genblk1[0] $end
$var parameter 2 ' i $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 ( i $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 ) i $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 * i $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 + i $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 , i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 ,
b100 +
b11 *
b10 )
b1 (
b0 '
b111 &
$end
#0
$dumpvars
bx %
1$
1#
x"
x!
$end
#5
0$
#10
0!
bx101010 %
#15
b1101010 %
#55
