//
//Written by GowinSynthesis
//Tool Version "V1.9.9.03 (64-bit)"
//Sun Sep 15 10:50:41 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/gowin_pll/gowin_pll.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc/IKASCC.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc/IKASCC_modules/IKASCC_player_a.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc/IKASCC_modules/IKASCC_player_s.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc/IKASCC_modules/IKASCC_primitives.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc/IKASCC_modules/IKASCC_vrc_a.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc/IKASCC_modules/IKASCC_vrc_s.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/ikascc_wrap/ip_ikascc_wrap.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/pwm/ip_pwm.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  tclock_d,
  clk
)
;
input tclock_d;
output clk;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(clk),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(tclock_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW1NR-9C";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=5;
defparam pll_inst.FCLKIN="3.579";
defparam pll_inst.IDIV_SEL=0;
defparam pll_inst.ODIV_SEL=32;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module IKASCC_vrc_s (
  clk,
  n74_10,
  n104_5,
  td_in,
  ta_d,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  n271_4,
  db_z,
  bankreg2
)
;
input clk;
input n74_10;
input n104_5;
input [5:0] td_in;
input [15:11] ta_d;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
output n271_4;
output [5:0] db_z;
output [5:0] bankreg2;
wire n271_3;
wire n271_5;
wire [4:0] abhi_z;
wire VCC;
wire GND;
  LUT4 n271_s0 (
    .F(n271_3),
    .I0(abhi_z[2]),
    .I1(n74_10),
    .I2(n271_4),
    .I3(n271_5) 
);
defparam n271_s0.INIT=16'h4000;
  LUT2 n271_s1 (
    .F(n271_4),
    .I0(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [1]) 
);
defparam n271_s1.INIT=4'h4;
  LUT4 n271_s2 (
    .F(n271_5),
    .I0(abhi_z[3]),
    .I1(abhi_z[0]),
    .I2(abhi_z[4]),
    .I3(abhi_z[1]) 
);
defparam n271_s2.INIT=16'h1000;
  DFFE db_z_5_s0 (
    .Q(db_z[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE db_z_4_s0 (
    .Q(db_z[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE db_z_3_s0 (
    .Q(db_z[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE db_z_2_s0 (
    .Q(db_z[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE db_z_1_s0 (
    .Q(db_z[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE db_z_0_s0 (
    .Q(db_z[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE abhi_z_4_s0 (
    .Q(abhi_z[4]),
    .D(ta_d[15]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE abhi_z_3_s0 (
    .Q(abhi_z[3]),
    .D(ta_d[14]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE abhi_z_2_s0 (
    .Q(abhi_z[2]),
    .D(ta_d[13]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE abhi_z_1_s0 (
    .Q(abhi_z[1]),
    .D(ta_d[12]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE abhi_z_0_s0 (
    .Q(abhi_z[0]),
    .D(ta_d[11]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE bankreg2_5_s0 (
    .Q(bankreg2[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n104_5) 
);
  DFFRE bankreg2_4_s0 (
    .Q(bankreg2[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n104_5) 
);
  DFFRE bankreg2_3_s0 (
    .Q(bankreg2[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n104_5) 
);
  DFFRE bankreg2_2_s0 (
    .Q(bankreg2[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n104_5) 
);
  DFFSE bankreg2_1_s0 (
    .Q(bankreg2[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n271_3),
    .SET(n104_5) 
);
  DFFRE bankreg2_0_s0 (
    .Q(bankreg2[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n104_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_vrc_s */
module IKASCC_player_memory_s (
  n163_7,
  ch1_ram_addr_4_17,
  ch1_ram_addr_4_19,
  ch1_ram_addr_4_14,
  n163_5,
  n_twr_d,
  clk,
  td_in,
  ch1_ram_addr,
  test,
  o_RAM_Q_7_29,
  o_RAM_Q_7_30,
  o_RAM_Q_7_31,
  o_RAM_Q_7_32,
  o_RAM_Q_7_33,
  o_RAM_Q_7_34,
  o_RAM_Q_7_35,
  o_RAM_Q_7_36,
  n14_6,
  \ramstyle_block.wavedata_ram ,
  \ramstyle_block.wavedata_cpu 
)
;
input n163_7;
input ch1_ram_addr_4_17;
input ch1_ram_addr_4_19;
input ch1_ram_addr_4_14;
input n163_5;
input n_twr_d;
input clk;
input [7:0] td_in;
input [4:0] ch1_ram_addr;
input [6:6] test;
output o_RAM_Q_7_29;
output o_RAM_Q_7_30;
output o_RAM_Q_7_31;
output o_RAM_Q_7_32;
output o_RAM_Q_7_33;
output o_RAM_Q_7_34;
output o_RAM_Q_7_35;
output o_RAM_Q_7_36;
output n14_6;
output [7:0] \ramstyle_block.wavedata_ram ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT4 o_RAM_Q_7_s22 (
    .F(o_RAM_Q_7_29),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s22.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s23 (
    .F(o_RAM_Q_7_30),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s23.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s24 (
    .F(o_RAM_Q_7_31),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s24.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s25 (
    .F(o_RAM_Q_7_32),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_ram [4]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s25.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s26 (
    .F(o_RAM_Q_7_33),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s26.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s27 (
    .F(o_RAM_Q_7_34),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_ram [2]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s27.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s28 (
    .F(o_RAM_Q_7_35),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s28.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s29 (
    .F(o_RAM_Q_7_36),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_ram [0]),
    .I2(ch1_ram_addr_4_14),
    .I3(n163_5) 
);
defparam o_RAM_Q_7_s29.INIT=16'hACCC;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(ch1_ram_addr_4_14),
    .I1(n_twr_d),
    .I2(test[6]) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hFD;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram [1]),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram [0]),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n163_7) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_19),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_19),
    .CLK(n14_6) 
);
  INV n14_s2 (
    .O(n14_6),
    .I(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s */
module IKASCC_primitive_dncntr (
  clk,
  n74_10,
  n319_4,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n74_10;
input n319_4;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n319_4) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n319_4) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n319_4) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n319_4) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr */
module IKASCC_primitive_dncntr_0 (
  clk,
  n74_10,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n544_4,
  n271_4,
  n490_6,
  n490_7,
  n493_5,
  db_z,
  freq,
  ff_reset,
  ff_4mhz,
  n20_6,
  n25_7,
  cntr
)
;
input clk;
input n74_10;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n544_4;
input n271_4;
input n490_6;
input n490_7;
input n493_5;
input [3:0] db_z;
input [3:0] freq;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n20_6;
output n25_7;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_4;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n22_5;
wire n23_4;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(n20_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n20_s0.INIT=16'hACCC;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n21_s0.INIT=16'hACCC;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(n22_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n22_s0.INIT=16'hACCC;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(cntr[0]),
    .I1(n23_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n23_s0.INIT=16'h5CCC;
  LUT4 n20_s1 (
    .F(n20_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam n20_s1.INIT=16'hFE01;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n20_s2.INIT=16'hACCC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]) 
);
defparam n21_s1.INIT=8'hE1;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n21_s2.INIT=16'hACCC;
  LUT2 n22_s1 (
    .F(n22_4),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n22_s1.INIT=4'h9;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n22_s2.INIT=16'hACCC;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n23_s1.INIT=16'hACCC;
  LUT4 n20_s3 (
    .F(n20_6),
    .I0(n271_4),
    .I1(n490_6),
    .I2(n490_7),
    .I3(n493_5) 
);
defparam n20_s3.INIT=16'h8000;
  LUT4 n25_s3 (
    .F(n25_7),
    .I0(ff_reset[6]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n25_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_0 */
module IKASCC_primitive_dncntr_1 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  n20_6,
  i_DB_Z,
  freq,
  db_z,
  cntr,
  cntr_2_7,
  cntr_0
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input n20_6;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
input [3:0] cntr;
output cntr_2_7;
output [3:0] cntr_0;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_0[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hBF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]),
    .I3(cntr_0[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_0[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_1 */
module IKASCC_primitive_dncntr_2 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n490_4,
  n490_5,
  cntr_2_7,
  test,
  db_z,
  freq,
  cntr,
  cntr_2_7_1,
  cntr_2
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n490_4;
input n490_5;
input cntr_2_7;
input [0:0] test;
input [3:0] db_z;
input [11:8] freq;
input [3:0] cntr;
output cntr_2_7_1;
output [3:0] cntr_2;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire cntr_2_8;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_2[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_1),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_2[0]),
    .I1(cntr_2[1]),
    .I2(cntr_2[2]),
    .I3(cntr_2[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(db_z[3]),
    .I1(freq[11]),
    .I2(n490_4),
    .I3(n490_5) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_2[0]),
    .I1(cntr_2[1]),
    .I2(cntr_2[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(db_z[2]),
    .I1(freq[10]),
    .I2(n490_4),
    .I3(n490_5) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_2[0]),
    .I1(cntr_2[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[1]),
    .I1(freq[9]),
    .I2(n490_4),
    .I3(n490_5) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[0]),
    .I1(freq[8]),
    .I2(n490_4),
    .I3(n490_5) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_1),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr_2_7),
    .I3(cntr_2_8) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT2 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[2]),
    .I1(cntr[3]) 
);
defparam cntr_2_s4.INIT=4'h1;
  DFFSE cntr_2_s0 (
    .Q(cntr_2[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_2[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_2[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_2[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_2 */
module IKASCC_primitive_dncntr_3 (
  clk,
  fraccntr_ld_5,
  n74_10,
  fraccntr_ld_4,
  test,
  ff_reset,
  ff_4mhz,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n74_10;
input fraccntr_ld_4;
input [5:5] test;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire cntr_3_7;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(test[5]),
    .I2(ff_reset[6]),
    .I3(n74_10) 
);
defparam n29_s1.INIT=16'h4F00;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0001;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_3 */
module IKASCC_player_control_s (
  clk,
  n74_10,
  n104_5,
  n544_4,
  o_RAM_Q_7_29,
  o_RAM_Q_7_30,
  o_RAM_Q_7_31,
  o_RAM_Q_7_32,
  o_RAM_Q_7_33,
  o_RAM_Q_7_34,
  o_RAM_Q_7_35,
  o_RAM_Q_7_36,
  tdir_d_3,
  tdir_d_4,
  n544_6,
  n271_4,
  n_twr_d,
  td_in,
  db_z,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  test_0,
  test_1,
  test_5,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  ff_4mhz,
  ff_reset,
  n527_2,
  n490_4,
  n490_5,
  n493_5,
  n502_5,
  freq_changed_4,
  n518_5,
  n518_6,
  n490_6,
  n490_7,
  n518_8,
  n502_7,
  n25_7,
  i_DB_Z,
  ch1_sound,
  intcntr
)
;
input clk;
input n74_10;
input n104_5;
input n544_4;
input o_RAM_Q_7_29;
input o_RAM_Q_7_30;
input o_RAM_Q_7_31;
input o_RAM_Q_7_32;
input o_RAM_Q_7_33;
input o_RAM_Q_7_34;
input o_RAM_Q_7_35;
input o_RAM_Q_7_36;
input tdir_d_3;
input tdir_d_4;
input n544_6;
input n271_4;
input n_twr_d;
input [7:6] td_in;
input [5:0] db_z;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input test_0;
input test_1;
input test_5;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output n527_2;
output n490_4;
output n490_5;
output n493_5;
output n502_5;
output freq_changed_4;
output n518_5;
output n518_6;
output n490_6;
output n490_7;
output n518_8;
output n502_7;
output n25_7;
output [7:6] i_DB_Z;
output [7:0] ch1_sound;
output [4:0] intcntr;
wire n490_3;
wire n502_3;
wire n506_3;
wire n294_4;
wire n319_4;
wire n390_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_22;
wire o_RAM_Q_7_24;
wire o_RAM_Q_7_26;
wire o_RAM_Q_7_28;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_6;
wire freq_changed;
wire n493_7;
wire n493_9;
wire fraccntr_ld;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n288_13;
wire o_RAM_Q_7_18;
wire o_RAM_Q_7_20;
wire n20_6;
wire cntr_2_7;
wire cntr_2_7_3;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:0] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n490_s0 (
    .F(n490_3),
    .I0(n74_10),
    .I1(n490_4),
    .I2(n490_5) 
);
defparam n490_s0.INIT=8'h80;
  LUT4 n502_s0 (
    .F(n502_3),
    .I0(ta_d_2),
    .I1(ta_d_3),
    .I2(n502_7),
    .I3(n502_5) 
);
defparam n502_s0.INIT=16'h4000;
  LUT4 n506_s0 (
    .F(n506_3),
    .I0(n74_10),
    .I1(fraccntr_ld_4),
    .I2(ta_d_1),
    .I3(n493_9) 
);
defparam n506_s0.INIT=16'h2F22;
  LUT4 n518_s0 (
    .F(n527_2),
    .I0(n544_4),
    .I1(n518_8),
    .I2(n518_5),
    .I3(n518_6) 
);
defparam n518_s0.INIT=16'h8000;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam n294_s1.INIT=16'hBF00;
  LUT3 n319_s1 (
    .F(n319_4),
    .I0(fraccntr_ld_5),
    .I1(fraccntr_ld_4),
    .I2(n74_10) 
);
defparam n319_s1.INIT=8'h70;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(mute),
    .I1(n74_10),
    .I2(db_z[0]),
    .I3(n527_2) 
);
defparam n390_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n74_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n288_s10 (
    .F(o_RAM_Q_7_22),
    .I0(o_RAM_Q_7_29),
    .I1(o_RAM_Q_7_30),
    .I2(cyccntr[0]) 
);
defparam n288_s10.INIT=8'hCA;
  LUT3 n288_s11 (
    .F(o_RAM_Q_7_24),
    .I0(o_RAM_Q_7_31),
    .I1(o_RAM_Q_7_32),
    .I2(cyccntr[0]) 
);
defparam n288_s11.INIT=8'hCA;
  LUT3 n288_s12 (
    .F(o_RAM_Q_7_26),
    .I0(o_RAM_Q_7_33),
    .I1(o_RAM_Q_7_34),
    .I2(cyccntr[0]) 
);
defparam n288_s12.INIT=8'hCA;
  LUT3 n288_s13 (
    .F(o_RAM_Q_7_28),
    .I0(o_RAM_Q_7_35),
    .I1(o_RAM_Q_7_36),
    .I2(cyccntr[0]) 
);
defparam n288_s13.INIT=8'hCA;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n490_s1 (
    .F(n490_4),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6),
    .I3(n490_6) 
);
defparam n490_s1.INIT=16'h8000;
  LUT4 n490_s2 (
    .F(n490_5),
    .I0(ta_d_1),
    .I1(ta_d_0),
    .I2(n271_4),
    .I3(n490_7) 
);
defparam n490_s2.INIT=16'h4000;
  LUT2 n493_s2 (
    .F(n493_5),
    .I0(ta_d_1),
    .I1(ta_d_0) 
);
defparam n493_s2.INIT=4'h1;
  LUT2 n502_s2 (
    .F(n502_5),
    .I0(ta_d_0),
    .I1(ta_d_1) 
);
defparam n502_s2.INIT=4'h4;
  LUT3 freq_changed_s1 (
    .F(freq_changed_4),
    .I0(n_twr_d),
    .I1(ta_d_1),
    .I2(n490_7) 
);
defparam freq_changed_s1.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_3),
    .I2(test_1),
    .I3(fraccntr_ld_6) 
);
defparam fraccntr_ld_s1.INIT=16'h313F;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(freq_changed_4),
    .I1(n490_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 n518_s2 (
    .F(n518_5),
    .I0(ta_d_1),
    .I1(ta_d_0) 
);
defparam n518_s2.INIT=4'h8;
  LUT2 n518_s3 (
    .F(n518_6),
    .I0(ta_d_3),
    .I1(ta_d_2) 
);
defparam n518_s3.INIT=4'h8;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT2 n490_s3 (
    .F(n490_6),
    .I0(ta_d_3),
    .I1(ta_d_2) 
);
defparam n490_s3.INIT=4'h1;
  LUT3 n490_s4 (
    .F(n490_7),
    .I0(ta_d_5),
    .I1(ta_d_6),
    .I2(ta_d_7) 
);
defparam n490_s4.INIT=8'h10;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_6),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s2 (
    .F(freq_changed),
    .I0(n490_4),
    .I1(n_twr_d),
    .I2(ta_d_1),
    .I3(n490_7) 
);
defparam freq_changed_s2.INIT=16'h0200;
  LUT3 n493_s3 (
    .F(n493_7),
    .I0(n493_9),
    .I1(ta_d_1),
    .I2(ta_d_0) 
);
defparam n493_s3.INIT=8'h02;
  LUT4 n493_s4 (
    .F(n493_9),
    .I0(n544_4),
    .I1(ta_d_3),
    .I2(ta_d_2),
    .I3(n518_8) 
);
defparam n493_s4.INIT=16'h0200;
  LUT4 n518_s4 (
    .F(n518_8),
    .I0(n74_10),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I2(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .I3(n490_7) 
);
defparam n518_s4.INIT=16'h2000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(freq_changed_4),
    .I2(n490_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s4.INIT=16'hFFD5;
  LUT4 n502_s3 (
    .F(n502_7),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6),
    .I3(n518_8) 
);
defparam n502_s3.INIT=16'h8000;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE i_DB_Z_7_s0 (
    .Q(i_DB_Z[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE i_DB_Z_6_s0 (
    .Q(i_DB_Z[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n493_7) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n527_2),
    .RESET(n104_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n104_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n288_13),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n294_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n319_4) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_4) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch1_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch1_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch1_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch1_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch1_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch1_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch1_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch1_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n288_s7 (
    .O(n288_13),
    .I0(o_RAM_Q_7_18),
    .I1(o_RAM_Q_7_20),
    .S0(cyccntr[2]) 
);
  MUX2_LUT5 n288_s8 (
    .O(o_RAM_Q_7_18),
    .I0(o_RAM_Q_7_22),
    .I1(o_RAM_Q_7_24),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n288_s9 (
    .O(o_RAM_Q_7_20),
    .I0(o_RAM_Q_7_26),
    .I1(o_RAM_Q_7_28),
    .S0(cyccntr[1]) 
);
  IKASCC_primitive_dncntr u_cyccntr (
    .clk(clk),
    .n74_10(n74_10),
    .n319_4(n319_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_0 u_fraccntr_a (
    .clk(clk),
    .n74_10(n74_10),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n544_4(n544_4),
    .n271_4(n271_4),
    .n490_6(n490_6),
    .n490_7(n490_7),
    .n493_5(n493_5),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n20_6(n20_6),
    .n25_7(n25_7),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_1 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .n20_6(n20_6),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .cntr_2_7(cntr_2_7),
    .cntr_0(cntr_0[3:0])
);
  IKASCC_primitive_dncntr_2 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n490_4(n490_4),
    .n490_5(n490_5),
    .cntr_2_7(cntr_2_7),
    .test(test_0),
    .db_z(db_z[3:0]),
    .freq(freq[11:8]),
    .cntr(cntr_0[3:0]),
    .cntr_2_7_1(cntr_2_7_3),
    .cntr_2(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_3 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s */
module IKASCC_player_memory_s_0 (
  n14_6,
  n207_6,
  ch2_ram_addr_4_17,
  ch2_ram_addr_4_19,
  n_twr_d,
  ch2_ram_addr_4_14,
  td_in,
  ch2_ram_addr,
  cyccntr,
  test,
  o_RAM_Q_7_29,
  o_RAM_Q_7_30,
  o_RAM_Q_7_31,
  o_RAM_Q_7_32,
  o_RAM_Q_7_33,
  o_RAM_Q_7_34,
  o_RAM_Q_7_35,
  o_RAM_Q_7_36,
  \ramstyle_block.wavedata_ram ,
  \ramstyle_block.wavedata_cpu 
)
;
input n14_6;
input n207_6;
input ch2_ram_addr_4_17;
input ch2_ram_addr_4_19;
input n_twr_d;
input ch2_ram_addr_4_14;
input [7:0] td_in;
input [4:0] ch2_ram_addr;
input [0:0] cyccntr;
input [6:6] test;
output o_RAM_Q_7_29;
output o_RAM_Q_7_30;
output o_RAM_Q_7_31;
output o_RAM_Q_7_32;
output o_RAM_Q_7_33;
output o_RAM_Q_7_34;
output o_RAM_Q_7_35;
output o_RAM_Q_7_36;
output [7:0] \ramstyle_block.wavedata_ram ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 o_RAM_Q_7_s22 (
    .F(o_RAM_Q_7_29),
    .I0(\ramstyle_block.wavedata_ram [6]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s22.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s23 (
    .F(o_RAM_Q_7_30),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_cpu [7]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s23.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s24 (
    .F(o_RAM_Q_7_31),
    .I0(\ramstyle_block.wavedata_ram [4]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s24.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s25 (
    .F(o_RAM_Q_7_32),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_cpu [5]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s25.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s26 (
    .F(o_RAM_Q_7_33),
    .I0(\ramstyle_block.wavedata_ram [2]),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s26.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s27 (
    .F(o_RAM_Q_7_34),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_cpu [3]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s27.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s28 (
    .F(o_RAM_Q_7_35),
    .I0(\ramstyle_block.wavedata_ram [0]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s28.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s29 (
    .F(o_RAM_Q_7_36),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_cpu [1]),
    .I2(cyccntr[0]) 
);
defparam o_RAM_Q_7_s29.INIT=8'hAC;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch2_ram_addr_4_14) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hEF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram [1]),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram [0]),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n207_6) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_19),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_19),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_0 */
module IKASCC_primitive_dncntr_4 (
  clk,
  n74_10,
  n326_4,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n74_10;
input n326_4;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n326_4) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n326_4) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n326_4) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n326_4) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_4 */
module IKASCC_primitive_dncntr_5 (
  clk,
  n74_10,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n544_4,
  n271_4,
  n490_6,
  n490_7,
  n502_5,
  db_z,
  freq,
  n20_6,
  cntr
)
;
input clk;
input n74_10;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n544_4;
input n271_4;
input n490_6;
input n490_7;
input n502_5;
input [3:0] db_z;
input [3:0] freq;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_4;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n22_5;
wire n23_4;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(n20_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n20_s0.INIT=16'hACCC;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n21_s0.INIT=16'hACCC;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(n22_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n22_s0.INIT=16'hACCC;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(cntr[0]),
    .I1(n23_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n23_s0.INIT=16'h5CCC;
  LUT4 n20_s1 (
    .F(n20_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam n20_s1.INIT=16'hFE01;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n20_s2.INIT=16'hACCC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]) 
);
defparam n21_s1.INIT=8'hE1;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n21_s2.INIT=16'hACCC;
  LUT2 n22_s1 (
    .F(n22_4),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n22_s1.INIT=4'h9;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n22_s2.INIT=16'hACCC;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n23_s1.INIT=16'hACCC;
  LUT4 n20_s3 (
    .F(n20_6),
    .I0(n271_4),
    .I1(n490_6),
    .I2(n490_7),
    .I3(n502_5) 
);
defparam n20_s3.INIT=16'h8000;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_5 */
module IKASCC_primitive_dncntr_6 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  n20_6,
  i_DB_Z,
  freq,
  db_z,
  cntr,
  cntr_2_7,
  cntr_4
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input n20_6;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
input [3:0] cntr;
output cntr_2_7;
output [3:0] cntr_4;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_4[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hBF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_4[0]),
    .I1(cntr_4[1]),
    .I2(cntr_4[2]),
    .I3(cntr_4[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_4[0]),
    .I1(cntr_4[1]),
    .I2(cntr_4[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_4[0]),
    .I1(cntr_4[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_4[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_4[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_4[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_4[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_6 */
module IKASCC_primitive_dncntr_7 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  cntr_2_7,
  n271_4,
  n490_6,
  n490_7,
  n518_5,
  test,
  db_z,
  freq,
  cntr,
  cntr_2_7_5,
  cntr_6
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input cntr_2_7;
input n271_4;
input n490_6;
input n490_7;
input n518_5;
input [0:0] test;
input [3:0] db_z;
input [11:8] freq;
input [3:0] cntr;
output cntr_2_7_5;
output [3:0] cntr_6;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire n16_6;
wire cntr_2_8;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_6[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_5),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_6[0]),
    .I1(cntr_6[1]),
    .I2(cntr_6[2]),
    .I3(cntr_6[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(db_z[3]),
    .I1(freq[11]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_6[0]),
    .I1(cntr_6[1]),
    .I2(cntr_6[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(db_z[2]),
    .I1(freq[10]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_6[0]),
    .I1(cntr_6[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[1]),
    .I1(freq[9]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[0]),
    .I1(freq[8]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_5),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr_2_7),
    .I3(cntr_2_8) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT4 n16_s3 (
    .F(n16_6),
    .I0(n271_4),
    .I1(n490_6),
    .I2(n490_7),
    .I3(n518_5) 
);
defparam n16_s3.INIT=16'h8000;
  LUT2 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[2]),
    .I1(cntr[3]) 
);
defparam cntr_2_s4.INIT=4'h1;
  DFFSE cntr_2_s0 (
    .Q(cntr_6[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_6[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_6[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_6[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_7 */
module IKASCC_primitive_dncntr_8 (
  clk,
  fraccntr_ld_5,
  n74_10,
  fraccntr_ld_4,
  test,
  ff_reset,
  ff_4mhz,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n74_10;
input fraccntr_ld_4;
input [5:5] test;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire cntr_3_7;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(test[5]),
    .I2(ff_reset[6]),
    .I3(n74_10) 
);
defparam n29_s1.INIT=16'h4F00;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0001;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_8 */
module IKASCC_player_control_s_0 (
  clk,
  n74_10,
  n527_2,
  n104_5,
  n502_7,
  n518_5,
  o_RAM_Q_7_29,
  o_RAM_Q_7_30,
  n207_6,
  o_RAM_Q_7_31,
  o_RAM_Q_7_32,
  o_RAM_Q_7_33,
  o_RAM_Q_7_34,
  o_RAM_Q_7_35,
  o_RAM_Q_7_36,
  n_twr_d,
  n490_7,
  n490_4,
  n25_7,
  n544_4,
  n271_4,
  n490_6,
  n502_5,
  db_z,
  i_DB_Z,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ff_reset,
  freq_changed_4,
  ch2_sound,
  cyccntr,
  intcntr
)
;
input clk;
input n74_10;
input n527_2;
input n104_5;
input n502_7;
input n518_5;
input o_RAM_Q_7_29;
input o_RAM_Q_7_30;
input n207_6;
input o_RAM_Q_7_31;
input o_RAM_Q_7_32;
input o_RAM_Q_7_33;
input o_RAM_Q_7_34;
input o_RAM_Q_7_35;
input o_RAM_Q_7_36;
input n_twr_d;
input n490_7;
input n490_4;
input n25_7;
input n544_4;
input n271_4;
input n490_6;
input n502_5;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:0] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output freq_changed_4;
output [7:0] ch2_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n497_3;
wire n500_3;
wire n509_3;
wire n513_3;
wire n301_4;
wire n326_4;
wire n397_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_22;
wire o_RAM_Q_7_24;
wire o_RAM_Q_7_26;
wire o_RAM_Q_7_28;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_6;
wire freq_changed;
wire n497_6;
wire fraccntr_ld;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n295_13;
wire o_RAM_Q_7_18;
wire o_RAM_Q_7_20;
wire n20_6;
wire cntr_2_7;
wire cntr_2_7_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:0] cntr;
wire [3:0] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(ta_d[0]),
    .I1(n502_7),
    .I2(n497_6) 
);
defparam n497_s0.INIT=8'h80;
  LUT3 n500_s0 (
    .F(n500_3),
    .I0(ta_d[0]),
    .I1(n502_7),
    .I2(n497_6) 
);
defparam n500_s0.INIT=8'h40;
  LUT4 n509_s0 (
    .F(n509_3),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(n502_7),
    .I3(n518_5) 
);
defparam n509_s0.INIT=16'h4000;
  LUT4 n513_s0 (
    .F(n513_3),
    .I0(n497_6),
    .I1(n502_7),
    .I2(n74_10),
    .I3(fraccntr_ld_4) 
);
defparam n513_s0.INIT=16'h88F8;
  LUT4 n301_s1 (
    .F(n301_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam n301_s1.INIT=16'hBF00;
  LUT3 n326_s1 (
    .F(n326_4),
    .I0(fraccntr_ld_5),
    .I1(fraccntr_ld_4),
    .I2(n74_10) 
);
defparam n326_s1.INIT=8'h70;
  LUT4 n397_s1 (
    .F(n397_4),
    .I0(mute),
    .I1(n74_10),
    .I2(db_z[1]),
    .I3(n527_2) 
);
defparam n397_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr_0[1]),
    .I2(n74_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n295_s10 (
    .F(o_RAM_Q_7_22),
    .I0(o_RAM_Q_7_29),
    .I1(o_RAM_Q_7_30),
    .I2(n207_6) 
);
defparam n295_s10.INIT=8'hCA;
  LUT3 n295_s11 (
    .F(o_RAM_Q_7_24),
    .I0(o_RAM_Q_7_31),
    .I1(o_RAM_Q_7_32),
    .I2(n207_6) 
);
defparam n295_s11.INIT=8'hCA;
  LUT3 n295_s12 (
    .F(o_RAM_Q_7_26),
    .I0(o_RAM_Q_7_33),
    .I1(o_RAM_Q_7_34),
    .I2(n207_6) 
);
defparam n295_s12.INIT=8'hCA;
  LUT3 n295_s13 (
    .F(o_RAM_Q_7_28),
    .I0(o_RAM_Q_7_35),
    .I1(o_RAM_Q_7_36),
    .I2(n207_6) 
);
defparam n295_s13.INIT=8'hCA;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 freq_changed_s1 (
    .F(freq_changed_4),
    .I0(n_twr_d),
    .I1(ta_d[1]),
    .I2(n490_7) 
);
defparam freq_changed_s1.INIT=8'h40;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_7),
    .I2(test_1),
    .I3(fraccntr_ld_6) 
);
defparam fraccntr_ld_s1.INIT=16'h313F;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(freq_changed_4),
    .I1(n490_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[1]),
    .I2(cyccntr_0[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_6),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s2 (
    .F(freq_changed),
    .I0(n490_4),
    .I1(n_twr_d),
    .I2(ta_d[1]),
    .I3(n490_7) 
);
defparam freq_changed_s2.INIT=16'h2000;
  LUT3 n497_s2 (
    .F(n497_6),
    .I0(ta_d[1]),
    .I1(ta_d[3]),
    .I2(ta_d[2]) 
);
defparam n497_s2.INIT=8'h02;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(freq_changed_4),
    .I2(n490_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s4.INIT=16'hFFD5;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n527_2),
    .RESET(n104_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n104_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n295_13),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n301_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n326_4) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_4) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch2_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch2_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch2_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch2_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch2_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch2_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch2_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch2_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n295_s7 (
    .O(n295_13),
    .I0(o_RAM_Q_7_18),
    .I1(o_RAM_Q_7_20),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n295_s8 (
    .O(o_RAM_Q_7_18),
    .I0(o_RAM_Q_7_22),
    .I1(o_RAM_Q_7_24),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n295_s9 (
    .O(o_RAM_Q_7_20),
    .I0(o_RAM_Q_7_26),
    .I1(o_RAM_Q_7_28),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr_4 u_cyccntr (
    .clk(clk),
    .n74_10(n74_10),
    .n326_4(n326_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_5 u_fraccntr_a (
    .clk(clk),
    .n74_10(n74_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n544_4(n544_4),
    .n271_4(n271_4),
    .n490_6(n490_6),
    .n490_7(n490_7),
    .n502_5(n502_5),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_6 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .n20_6(n20_6),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .cntr_2_7(cntr_2_7),
    .cntr_4(cntr_0[3:0])
);
  IKASCC_primitive_dncntr_7 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .cntr_2_7(cntr_2_7),
    .n271_4(n271_4),
    .n490_6(n490_6),
    .n490_7(n490_7),
    .n518_5(n518_5),
    .test(test_0),
    .db_z(db_z[3:0]),
    .freq(freq[11:8]),
    .cntr(cntr_0[3:0]),
    .cntr_2_7_5(cntr_2_7_7),
    .cntr_6(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_8 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_0 */
module IKASCC_player_memory_s_1 (
  n14_6,
  n251_6,
  ch3_ram_addr_4_17,
  ch3_ram_addr_4_19,
  n163_5,
  ch3_ram_addr_4_14,
  n_twr_d,
  td_in,
  ch3_ram_addr,
  test,
  o_RAM_Q_7_29,
  o_RAM_Q_7_30,
  o_RAM_Q_7_31,
  o_RAM_Q_7_32,
  o_RAM_Q_7_33,
  o_RAM_Q_7_34,
  o_RAM_Q_7_35,
  o_RAM_Q_7_36,
  \ramstyle_block.wavedata_ram ,
  \ramstyle_block.wavedata_cpu 
)
;
input n14_6;
input n251_6;
input ch3_ram_addr_4_17;
input ch3_ram_addr_4_19;
input n163_5;
input ch3_ram_addr_4_14;
input n_twr_d;
input [7:0] td_in;
input [4:0] ch3_ram_addr;
input [6:6] test;
output o_RAM_Q_7_29;
output o_RAM_Q_7_30;
output o_RAM_Q_7_31;
output o_RAM_Q_7_32;
output o_RAM_Q_7_33;
output o_RAM_Q_7_34;
output o_RAM_Q_7_35;
output o_RAM_Q_7_36;
output [7:0] \ramstyle_block.wavedata_ram ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT4 o_RAM_Q_7_s22 (
    .F(o_RAM_Q_7_29),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s22.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s23 (
    .F(o_RAM_Q_7_30),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s23.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s24 (
    .F(o_RAM_Q_7_31),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s24.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s25 (
    .F(o_RAM_Q_7_32),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_ram [4]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s25.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s26 (
    .F(o_RAM_Q_7_33),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s26.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s27 (
    .F(o_RAM_Q_7_34),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_ram [2]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s27.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s28 (
    .F(o_RAM_Q_7_35),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s28.INIT=16'hACCC;
  LUT4 o_RAM_Q_7_s29 (
    .F(o_RAM_Q_7_36),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_ram [0]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam o_RAM_Q_7_s29.INIT=16'hACCC;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch3_ram_addr_4_14) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hEF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram [1]),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram [0]),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n251_6) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_17),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_19),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_19),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_1 */
module IKASCC_primitive_dncntr_9 (
  clk,
  n74_10,
  n325_4,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n74_10;
input n325_4;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n325_4) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n325_4) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n325_4) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n325_4) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_9 */
module IKASCC_primitive_dncntr_10 (
  clk,
  n74_10,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n544_4,
  n271_4,
  n490_7,
  n493_5,
  n496_5,
  db_z,
  freq,
  n20_6,
  cntr
)
;
input clk;
input n74_10;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n544_4;
input n271_4;
input n490_7;
input n493_5;
input n496_5;
input [3:0] db_z;
input [3:0] freq;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_4;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n22_5;
wire n23_4;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(n20_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n20_s0.INIT=16'hACCC;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n21_s0.INIT=16'hACCC;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(n22_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n22_s0.INIT=16'hACCC;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(cntr[0]),
    .I1(n23_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n23_s0.INIT=16'h5CCC;
  LUT4 n20_s1 (
    .F(n20_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam n20_s1.INIT=16'hFE01;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n20_s2.INIT=16'hACCC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]) 
);
defparam n21_s1.INIT=8'hE1;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n21_s2.INIT=16'hACCC;
  LUT2 n22_s1 (
    .F(n22_4),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n22_s1.INIT=4'h9;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n22_s2.INIT=16'hACCC;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n23_s1.INIT=16'hACCC;
  LUT4 n20_s3 (
    .F(n20_6),
    .I0(n271_4),
    .I1(n490_7),
    .I2(n493_5),
    .I3(n496_5) 
);
defparam n20_s3.INIT=16'h8000;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_10 */
module IKASCC_primitive_dncntr_11 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  n20_6,
  i_DB_Z,
  freq,
  db_z,
  cntr,
  cntr_2_7,
  cntr_8
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input n20_6;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
input [3:0] cntr;
output cntr_2_7;
output [3:0] cntr_8;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_8[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hBF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_8[0]),
    .I1(cntr_8[1]),
    .I2(cntr_8[2]),
    .I3(cntr_8[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_8[0]),
    .I1(cntr_8[1]),
    .I2(cntr_8[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_8[0]),
    .I1(cntr_8[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_8[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_8[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_8[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_8[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_11 */
module IKASCC_primitive_dncntr_12 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n490_5,
  n496_4,
  cntr_2_7,
  test,
  db_z,
  freq,
  cntr,
  cntr_2_7_9,
  cntr_10
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n490_5;
input n496_4;
input cntr_2_7;
input [0:0] test;
input [3:0] db_z;
input [11:8] freq;
input [3:0] cntr;
output cntr_2_7_9;
output [3:0] cntr_10;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire cntr_2_8;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_10[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_9),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_10[0]),
    .I1(cntr_10[1]),
    .I2(cntr_10[2]),
    .I3(cntr_10[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(db_z[3]),
    .I1(freq[11]),
    .I2(n490_5),
    .I3(n496_4) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_10[0]),
    .I1(cntr_10[1]),
    .I2(cntr_10[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(db_z[2]),
    .I1(freq[10]),
    .I2(n490_5),
    .I3(n496_4) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_10[0]),
    .I1(cntr_10[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[1]),
    .I1(freq[9]),
    .I2(n490_5),
    .I3(n496_4) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[0]),
    .I1(freq[8]),
    .I2(n490_5),
    .I3(n496_4) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_9),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr_2_7),
    .I3(cntr_2_8) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT2 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[2]),
    .I1(cntr[3]) 
);
defparam cntr_2_s4.INIT=4'h1;
  DFFSE cntr_2_s0 (
    .Q(cntr_10[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_10[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_10[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_10[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_12 */
module IKASCC_primitive_dncntr_13 (
  clk,
  fraccntr_ld_5,
  n74_10,
  fraccntr_ld_4,
  test,
  ff_reset,
  ff_4mhz,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n74_10;
input fraccntr_ld_4;
input [5:5] test;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire cntr_3_7;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(test[5]),
    .I2(ff_reset[6]),
    .I3(n74_10) 
);
defparam n29_s1.INIT=16'h4F00;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0001;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_13 */
module IKASCC_player_control_s_1 (
  clk,
  n74_10,
  n527_2,
  n104_5,
  n490_5,
  o_RAM_Q_7_29,
  o_RAM_Q_7_30,
  o_RAM_Q_7_31,
  o_RAM_Q_7_32,
  o_RAM_Q_7_33,
  o_RAM_Q_7_34,
  o_RAM_Q_7_35,
  o_RAM_Q_7_36,
  tdir_d_3,
  tdir_d_4,
  n544_6,
  n518_8,
  freq_changed_4,
  n_twr_d,
  n490_7,
  n502_7,
  n493_5,
  n25_7,
  n544_4,
  n271_4,
  db_z,
  i_DB_Z,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ff_reset,
  n496_4,
  n496_5,
  ch3_sound,
  intcntr
)
;
input clk;
input n74_10;
input n527_2;
input n104_5;
input n490_5;
input o_RAM_Q_7_29;
input o_RAM_Q_7_30;
input o_RAM_Q_7_31;
input o_RAM_Q_7_32;
input o_RAM_Q_7_33;
input o_RAM_Q_7_34;
input o_RAM_Q_7_35;
input o_RAM_Q_7_36;
input tdir_d_3;
input tdir_d_4;
input n544_6;
input n518_8;
input freq_changed_4;
input n_twr_d;
input n490_7;
input n502_7;
input n493_5;
input n25_7;
input n544_4;
input n271_4;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:0] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output n496_4;
output n496_5;
output [7:0] ch3_sound;
output [4:0] intcntr;
wire n496_3;
wire n512_3;
wire n300_4;
wire n325_4;
wire n396_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_22;
wire o_RAM_Q_7_24;
wire o_RAM_Q_7_26;
wire o_RAM_Q_7_28;
wire n499_4;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_6;
wire freq_changed;
wire n508_5;
wire fraccntr_ld;
wire accshft_7_8;
wire n499_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n294_13;
wire o_RAM_Q_7_18;
wire o_RAM_Q_7_20;
wire n20_6;
wire cntr_2_7;
wire cntr_2_7_11;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:0] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n496_s0 (
    .F(n496_3),
    .I0(n74_10),
    .I1(n490_5),
    .I2(n496_4) 
);
defparam n496_s0.INIT=8'h80;
  LUT4 n512_s0 (
    .F(n512_3),
    .I0(n74_10),
    .I1(fraccntr_ld_4),
    .I2(ta_d[1]),
    .I3(n499_4) 
);
defparam n512_s0.INIT=16'h2F22;
  LUT4 n300_s1 (
    .F(n300_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam n300_s1.INIT=16'hBF00;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(fraccntr_ld_5),
    .I1(fraccntr_ld_4),
    .I2(n74_10) 
);
defparam n325_s1.INIT=8'h70;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(mute),
    .I1(n74_10),
    .I2(db_z[2]),
    .I3(n527_2) 
);
defparam n396_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n74_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n294_s10 (
    .F(o_RAM_Q_7_22),
    .I0(o_RAM_Q_7_29),
    .I1(o_RAM_Q_7_30),
    .I2(cyccntr[0]) 
);
defparam n294_s10.INIT=8'hCA;
  LUT3 n294_s11 (
    .F(o_RAM_Q_7_24),
    .I0(o_RAM_Q_7_31),
    .I1(o_RAM_Q_7_32),
    .I2(cyccntr[0]) 
);
defparam n294_s11.INIT=8'hCA;
  LUT3 n294_s12 (
    .F(o_RAM_Q_7_26),
    .I0(o_RAM_Q_7_33),
    .I1(o_RAM_Q_7_34),
    .I2(cyccntr[0]) 
);
defparam n294_s12.INIT=8'hCA;
  LUT3 n294_s13 (
    .F(o_RAM_Q_7_28),
    .I0(o_RAM_Q_7_35),
    .I1(o_RAM_Q_7_36),
    .I2(cyccntr[0]) 
);
defparam n294_s13.INIT=8'hCA;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n496_s1 (
    .F(n496_4),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6),
    .I3(n496_5) 
);
defparam n496_s1.INIT=16'h8000;
  LUT2 n499_s1 (
    .F(n499_4),
    .I0(n518_8),
    .I1(n496_4) 
);
defparam n499_s1.INIT=4'h8;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_11),
    .I2(test_1),
    .I3(fraccntr_ld_6) 
);
defparam fraccntr_ld_s1.INIT=16'h313F;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n496_4),
    .I1(freq_changed_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT2 n496_s2 (
    .F(n496_5),
    .I0(ta_d[3]),
    .I1(ta_d[2]) 
);
defparam n496_s2.INIT=4'h4;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_6),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(n_twr_d),
    .I1(ta_d[1]),
    .I2(n490_7),
    .I3(n496_4) 
);
defparam freq_changed_s1.INIT=16'h1000;
  LUT4 n508_s1 (
    .F(n508_5),
    .I0(n502_7),
    .I1(n493_5),
    .I2(ta_d[3]),
    .I3(ta_d[2]) 
);
defparam n508_s1.INIT=16'h8000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(n496_4),
    .I2(freq_changed_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s4.INIT=16'hFFD5;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n499_s3 (
    .F(n499_8),
    .I0(ta_d[1]),
    .I1(ta_d[0]),
    .I2(n518_8),
    .I3(n496_4) 
);
defparam n499_s3.INIT=16'h1000;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n499_8) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n527_2),
    .RESET(n104_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n104_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n294_13),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n300_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n325_4) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_4) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch3_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch3_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch3_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch3_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch3_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch3_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch3_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch3_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n294_s7 (
    .O(n294_13),
    .I0(o_RAM_Q_7_18),
    .I1(o_RAM_Q_7_20),
    .S0(cyccntr[2]) 
);
  MUX2_LUT5 n294_s8 (
    .O(o_RAM_Q_7_18),
    .I0(o_RAM_Q_7_22),
    .I1(o_RAM_Q_7_24),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n294_s9 (
    .O(o_RAM_Q_7_20),
    .I0(o_RAM_Q_7_26),
    .I1(o_RAM_Q_7_28),
    .S0(cyccntr[1]) 
);
  IKASCC_primitive_dncntr_9 u_cyccntr (
    .clk(clk),
    .n74_10(n74_10),
    .n325_4(n325_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_10 u_fraccntr_a (
    .clk(clk),
    .n74_10(n74_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n544_4(n544_4),
    .n271_4(n271_4),
    .n490_7(n490_7),
    .n493_5(n493_5),
    .n496_5(n496_5),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_11 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .n20_6(n20_6),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .cntr_2_7(cntr_2_7),
    .cntr_8(cntr_0[3:0])
);
  IKASCC_primitive_dncntr_12 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n490_5(n490_5),
    .n496_4(n496_4),
    .cntr_2_7(cntr_2_7),
    .test(test_0),
    .db_z(db_z[3:0]),
    .freq(freq[11:8]),
    .cntr(cntr_0[3:0]),
    .cntr_2_7_9(cntr_2_7_11),
    .cntr_10(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_13 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_1 */
module IKASCC_player_memory_s_2 (
  n14_6,
  n396_11,
  ch45_ram_addr_4_18,
  ch45_ram_addr_4_20,
  td_in,
  ch45_ram_addr,
  \ramstyle_block.wavedata_ram ,
  \ramstyle_block.wavedata_cpu ,
  ch45_ram_q
)
;
input n14_6;
input n396_11;
input ch45_ram_addr_4_18;
input ch45_ram_addr_4_20;
input [7:0] td_in;
input [4:0] ch45_ram_addr;
output [7:0] \ramstyle_block.wavedata_ram ;
output [7:0] \ramstyle_block.wavedata_cpu ;
output [7:0] ch45_ram_q;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire \ramstyle_block.wavedata_ram_6_7 ;
wire VCC;
wire GND;
  LUT3 ch45_ram_q_7_s (
    .F(ch45_ram_q[7]),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(n396_11) 
);
defparam ch45_ram_q_7_s.INIT=8'hAC;
  LUT3 ch45_ram_q_6_s (
    .F(ch45_ram_q[6]),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(n396_11) 
);
defparam ch45_ram_q_6_s.INIT=8'hAC;
  LUT3 ch45_ram_q_5_s (
    .F(ch45_ram_q[5]),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(n396_11) 
);
defparam ch45_ram_q_5_s.INIT=8'hAC;
  LUT3 ch45_ram_q_4_s (
    .F(ch45_ram_q[4]),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_ram [4]),
    .I2(n396_11) 
);
defparam ch45_ram_q_4_s.INIT=8'hAC;
  LUT3 ch45_ram_q_3_s (
    .F(ch45_ram_q[3]),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(n396_11) 
);
defparam ch45_ram_q_3_s.INIT=8'hAC;
  LUT3 ch45_ram_q_2_s (
    .F(ch45_ram_q[2]),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_ram [2]),
    .I2(n396_11) 
);
defparam ch45_ram_q_2_s.INIT=8'hAC;
  LUT3 ch45_ram_q_1_s (
    .F(ch45_ram_q[1]),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(n396_11) 
);
defparam ch45_ram_q_1_s.INIT=8'hAC;
  LUT3 ch45_ram_q_0_s (
    .F(ch45_ram_q[0]),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_ram [0]),
    .I2(n396_11) 
);
defparam ch45_ram_q_0_s.INIT=8'hAC;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram [6]),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram [1]),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram [0]),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n396_11) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_7 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_18),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_18),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_20),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_20),
    .CLK(n14_6) 
);
  INV \ramstyle_block.wavedata_ram_6_s3  (
    .O(\ramstyle_block.wavedata_ram_6_7 ),
    .I(n396_11) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_2 */
module IKASCC_primitive_dncntr_14 (
  clk,
  n74_10,
  n332_4,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n74_10;
input n332_4;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n332_4) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n332_4) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n332_4) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n332_4) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_14 */
module IKASCC_primitive_dncntr_15 (
  clk,
  n74_10,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n544_4,
  n271_4,
  n490_7,
  n502_5,
  n496_5,
  db_z,
  freq,
  n20_6,
  cntr
)
;
input clk;
input n74_10;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n544_4;
input n271_4;
input n490_7;
input n502_5;
input n496_5;
input [3:0] db_z;
input [3:0] freq;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_4;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n22_5;
wire n23_4;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(n20_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n20_s0.INIT=16'hACCC;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n21_s0.INIT=16'hACCC;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(n22_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n22_s0.INIT=16'hACCC;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(cntr[0]),
    .I1(n23_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n23_s0.INIT=16'h5CCC;
  LUT4 n20_s1 (
    .F(n20_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam n20_s1.INIT=16'hFE01;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n20_s2.INIT=16'hACCC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]) 
);
defparam n21_s1.INIT=8'hE1;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n21_s2.INIT=16'hACCC;
  LUT2 n22_s1 (
    .F(n22_4),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n22_s1.INIT=4'h9;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n22_s2.INIT=16'hACCC;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n23_s1.INIT=16'hACCC;
  LUT4 n20_s3 (
    .F(n20_6),
    .I0(n271_4),
    .I1(n490_7),
    .I2(n502_5),
    .I3(n496_5) 
);
defparam n20_s3.INIT=16'h8000;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_15 */
module IKASCC_primitive_dncntr_16 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  n20_6,
  i_DB_Z,
  freq,
  db_z,
  cntr,
  cntr_2_7,
  cntr_12
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input n20_6;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
input [3:0] cntr;
output cntr_2_7;
output [3:0] cntr_12;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_12[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hBF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_12[0]),
    .I1(cntr_12[1]),
    .I2(cntr_12[2]),
    .I3(cntr_12[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_12[0]),
    .I1(cntr_12[1]),
    .I2(cntr_12[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_12[0]),
    .I1(cntr_12[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n544_4),
    .I3(n20_6) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_12[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_12[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_12[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_12[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_16 */
module IKASCC_primitive_dncntr_17 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  n503_5,
  cntr_2_7,
  test,
  db_z,
  freq,
  cntr,
  cntr_2_7_13,
  cntr_14
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input n503_5;
input cntr_2_7;
input [0:0] test;
input [3:0] db_z;
input [11:8] freq;
input [3:0] cntr;
output cntr_2_7_13;
output [3:0] cntr_14;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire cntr_2_8;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_14[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_13),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_14[0]),
    .I1(cntr_14[1]),
    .I2(cntr_14[2]),
    .I3(cntr_14[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(db_z[3]),
    .I1(freq[11]),
    .I2(n544_4),
    .I3(n503_5) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_14[0]),
    .I1(cntr_14[1]),
    .I2(cntr_14[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(db_z[2]),
    .I1(freq[10]),
    .I2(n544_4),
    .I3(n503_5) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_14[0]),
    .I1(cntr_14[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[1]),
    .I1(freq[9]),
    .I2(n544_4),
    .I3(n503_5) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[0]),
    .I1(freq[8]),
    .I2(n544_4),
    .I3(n503_5) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_13),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr_2_7),
    .I3(cntr_2_8) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT2 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[2]),
    .I1(cntr[3]) 
);
defparam cntr_2_s4.INIT=4'h1;
  DFFSE cntr_2_s0 (
    .Q(cntr_14[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_14[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_14[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_14[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_17 */
module IKASCC_primitive_dncntr_18 (
  clk,
  fraccntr_ld_5,
  n74_10,
  fraccntr_ld_4,
  test,
  ff_reset,
  ff_4mhz,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n74_10;
input fraccntr_ld_4;
input [5:5] test;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n13_5;
wire n15_6;
wire n14_7;
wire n15_8;
wire cntr_3_7;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(test[5]),
    .I2(ff_reset[6]),
    .I3(n74_10) 
);
defparam n29_s1.INIT=16'h4F00;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[2]),
    .I1(intcntr[3]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n15_s2.INIT=4'h1;
  LUT4 n14_s2 (
    .F(n14_7),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]),
    .I3(intcntr[3]) 
);
defparam n14_s2.INIT=16'hFE01;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0001;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_18 */
module IKASCC_player_control_s_2 (
  clk,
  n74_10,
  n527_2,
  n104_5,
  n544_4,
  n490_5,
  n518_6,
  n496_4,
  freq_changed_4,
  n271_4,
  n490_7,
  n518_5,
  n496_5,
  n_twr_d,
  n518_8,
  tdir_d_3,
  tdir_d_4,
  n544_6,
  n25_7,
  n502_5,
  db_z,
  i_DB_Z,
  ch4_wavelatch,
  test_0,
  test_1,
  test_5,
  ta_d,
  ff_4mhz,
  ff_reset,
  ch4_sound,
  intcntr
)
;
input clk;
input n74_10;
input n527_2;
input n104_5;
input n544_4;
input n490_5;
input n518_6;
input n496_4;
input freq_changed_4;
input n271_4;
input n490_7;
input n518_5;
input n496_5;
input n_twr_d;
input n518_8;
input tdir_d_3;
input tdir_d_4;
input n544_6;
input n25_7;
input n502_5;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch4_wavelatch;
input test_0;
input test_1;
input test_5;
input [1:0] ta_d;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output [7:0] ch4_sound;
output [4:0] intcntr;
wire n301_20;
wire n301_21;
wire n301_22;
wire n301_23;
wire n515_3;
wire n519_3;
wire n307_4;
wire n332_4;
wire n403_4;
wire accshft_en_6;
wire final_sound_7_5;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire n503_5;
wire fraccntr_ld_6;
wire freq_changed;
wire n506_5;
wire fraccntr_ld;
wire n503_7;
wire accshft_7_8;
wire n503_9;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n301_25;
wire n301_27;
wire n301_29;
wire n20_6;
wire cntr_2_7;
wire cntr_2_7_15;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:0] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n301_s24 (
    .F(n301_20),
    .I0(ch4_wavelatch[7]),
    .I1(ch4_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n301_s24.INIT=8'hCA;
  LUT3 n301_s25 (
    .F(n301_21),
    .I0(ch4_wavelatch[5]),
    .I1(ch4_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n301_s25.INIT=8'hCA;
  LUT3 n301_s26 (
    .F(n301_22),
    .I0(ch4_wavelatch[3]),
    .I1(ch4_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n301_s26.INIT=8'hCA;
  LUT3 n301_s27 (
    .F(n301_23),
    .I0(ch4_wavelatch[1]),
    .I1(ch4_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n301_s27.INIT=8'hCA;
  LUT4 n515_s0 (
    .F(n515_3),
    .I0(n74_10),
    .I1(n544_4),
    .I2(n490_5),
    .I3(n518_6) 
);
defparam n515_s0.INIT=16'h8000;
  LUT4 n519_s0 (
    .F(n519_3),
    .I0(n503_7),
    .I1(n506_5),
    .I2(fraccntr_ld_4),
    .I3(n74_10) 
);
defparam n519_s0.INIT=16'hEF00;
  LUT4 n307_s1 (
    .F(n307_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam n307_s1.INIT=16'hBF00;
  LUT3 n332_s1 (
    .F(n332_4),
    .I0(fraccntr_ld_5),
    .I1(fraccntr_ld_4),
    .I2(n74_10) 
);
defparam n332_s1.INIT=8'h70;
  LUT4 n403_s1 (
    .F(n403_4),
    .I0(mute),
    .I1(n74_10),
    .I2(db_z[3]),
    .I3(n527_2) 
);
defparam n403_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n74_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_15),
    .I2(test_1),
    .I3(fraccntr_ld_6) 
);
defparam fraccntr_ld_s1.INIT=16'h313F;
  LUT3 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n496_4),
    .I1(freq_changed_4),
    .I2(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=8'h07;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 n503_s2 (
    .F(n503_5),
    .I0(n271_4),
    .I1(n490_7),
    .I2(n518_5),
    .I3(n496_5) 
);
defparam n503_s2.INIT=16'h8000;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_6),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(n_twr_d),
    .I1(ta_d[1]),
    .I2(n490_7),
    .I3(n496_4) 
);
defparam freq_changed_s1.INIT=16'h4000;
  LUT4 n506_s1 (
    .F(n506_5),
    .I0(n518_8),
    .I1(ta_d[0]),
    .I2(ta_d[1]),
    .I3(n496_4) 
);
defparam n506_s1.INIT=16'h2000;
  LUT4 fraccntr_ld_s4 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(n496_4),
    .I2(freq_changed_4),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s4.INIT=16'hFFD5;
  LUT4 n503_s3 (
    .F(n503_7),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6),
    .I3(n503_5) 
);
defparam n503_s3.INIT=16'h8000;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  LUT4 n503_s4 (
    .F(n503_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(n503_7) 
);
defparam n503_s4.INIT=16'h0100;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n503_9) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n503_9) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n503_9) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n503_9) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n506_5) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n527_2),
    .RESET(n104_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n515_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n104_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n301_29),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n307_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n332_4) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_4) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch4_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch4_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch4_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch4_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch4_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch4_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch4_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch4_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n301_s22 (
    .O(n301_25),
    .I0(n301_20),
    .I1(n301_21),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n301_s23 (
    .O(n301_27),
    .I0(n301_22),
    .I1(n301_23),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n301_s21 (
    .O(n301_29),
    .I0(n301_25),
    .I1(n301_27),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_14 u_cyccntr (
    .clk(clk),
    .n74_10(n74_10),
    .n332_4(n332_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_15 u_fraccntr_a (
    .clk(clk),
    .n74_10(n74_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n544_4(n544_4),
    .n271_4(n271_4),
    .n490_7(n490_7),
    .n502_5(n502_5),
    .n496_5(n496_5),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .n20_6(n20_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_16 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .n20_6(n20_6),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .cntr_2_7(cntr_2_7),
    .cntr_12(cntr_0[3:0])
);
  IKASCC_primitive_dncntr_17 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .n503_5(n503_5),
    .cntr_2_7(cntr_2_7),
    .test(test_0),
    .db_z(db_z[3:0]),
    .freq(freq[11:8]),
    .cntr(cntr_0[3:0]),
    .cntr_2_7_13(cntr_2_7_15),
    .cntr_14(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_18 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_2 */
module IKASCC_primitive_dncntr_19 (
  clk,
  n74_10,
  n328_4,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n74_10;
input n328_4;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_9;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s4 (
    .F(n15_9),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n328_4) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n328_4) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n74_10),
    .SET(n328_4) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_9),
    .CLK(clk),
    .SET(n328_4) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_19 */
module IKASCC_primitive_dncntr_20 (
  clk,
  n74_10,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n544_4,
  n502_4,
  db_z,
  freq,
  cntr
)
;
input clk;
input n74_10;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n544_4;
input n502_4;
input [3:0] db_z;
input [3:0] freq;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_4;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n22_5;
wire n23_4;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(n20_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n20_s0.INIT=16'hACCC;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n21_s0.INIT=16'hACCC;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(n22_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n22_s0.INIT=16'hACCC;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(cntr[0]),
    .I1(n23_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n23_s0.INIT=16'h5CCC;
  LUT4 n20_s1 (
    .F(n20_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam n20_s1.INIT=16'hFE01;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n20_s2.INIT=16'hACCC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]) 
);
defparam n21_s1.INIT=8'hE1;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n21_s2.INIT=16'hACCC;
  LUT2 n22_s1 (
    .F(n22_4),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n22_s1.INIT=4'h9;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n22_s2.INIT=16'hACCC;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n23_s1.INIT=16'hACCC;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n74_10),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_20 */
module IKASCC_primitive_dncntr_21 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  n502_4,
  i_DB_Z,
  freq,
  db_z,
  cntr,
  cntr_2_7,
  cntr_16
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input n502_4;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
input [3:0] cntr;
output cntr_2_7;
output [3:0] cntr_16;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_16[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr_2_7),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hBF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_16[0]),
    .I1(cntr_16[1]),
    .I2(cntr_16[2]),
    .I3(cntr_16[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_16[0]),
    .I1(cntr_16[1]),
    .I2(cntr_16[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_16[0]),
    .I1(cntr_16[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n544_4),
    .I3(n502_4) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr[2]),
    .I3(cntr[3]) 
);
defparam cntr_2_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_16[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_16[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_16[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_16[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_21 */
module IKASCC_primitive_dncntr_22 (
  clk,
  n25_7,
  fraccntr_ld_4,
  fraccntr_ld_5,
  n74_10,
  n544_4,
  cntr_2_7,
  n271_4,
  n490_7,
  n502_5,
  test,
  db_z,
  freq,
  cntr,
  ta_d,
  cntr_2_7_17,
  cntr_18
)
;
input clk;
input n25_7;
input fraccntr_ld_4;
input fraccntr_ld_5;
input n74_10;
input n544_4;
input cntr_2_7;
input n271_4;
input n490_7;
input n502_5;
input [0:0] test;
input [3:0] db_z;
input [11:8] freq;
input [3:0] cntr;
input [0:0] ta_d;
output cntr_2_7_17;
output [3:0] cntr_18;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n18_5;
wire n19_4;
wire n16_6;
wire cntr_2_8;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n16_s0.INIT=16'hACCC;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n17_s0.INIT=16'hACCC;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(n18_5),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n18_s0.INIT=16'hACCC;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(cntr_18[0]),
    .I1(n19_4),
    .I2(fraccntr_ld_4),
    .I3(fraccntr_ld_5) 
);
defparam n19_s0.INIT=16'h5CCC;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7_17),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam cntr_2_s2.INIT=16'hEF00;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_18[0]),
    .I1(cntr_18[1]),
    .I2(cntr_18[2]),
    .I3(cntr_18[3]) 
);
defparam n16_s1.INIT=16'hFE01;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(db_z[3]),
    .I1(freq[11]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n16_s2.INIT=16'hACCC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(cntr_18[0]),
    .I1(cntr_18[1]),
    .I2(cntr_18[2]) 
);
defparam n17_s1.INIT=8'hE1;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(db_z[2]),
    .I1(freq[10]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n17_s2.INIT=16'hACCC;
  LUT2 n18_s1 (
    .F(n18_4),
    .I0(cntr_18[0]),
    .I1(cntr_18[1]) 
);
defparam n18_s1.INIT=4'h9;
  LUT4 n18_s2 (
    .F(n18_5),
    .I0(db_z[1]),
    .I1(freq[9]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n18_s2.INIT=16'hACCC;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(db_z[0]),
    .I1(freq[8]),
    .I2(n544_4),
    .I3(n16_6) 
);
defparam n19_s1.INIT=16'hACCC;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7_17),
    .I0(cntr[0]),
    .I1(cntr[1]),
    .I2(cntr_2_7),
    .I3(cntr_2_8) 
);
defparam cntr_2_s3.INIT=16'h1000;
  LUT4 n16_s3 (
    .F(n16_6),
    .I0(ta_d[0]),
    .I1(n271_4),
    .I2(n490_7),
    .I3(n502_5) 
);
defparam n16_s3.INIT=16'h8000;
  LUT2 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[2]),
    .I1(cntr[3]) 
);
defparam cntr_2_s4.INIT=4'h1;
  DFFSE cntr_2_s0 (
    .Q(cntr_18[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_18[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_18[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_18[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_22 */
module IKASCC_primitive_dncntr_23 (
  clk,
  fraccntr_ld_5,
  n74_10,
  fraccntr_ld_4,
  test,
  ff_reset,
  ff_4mhz,
  intcntr
)
;
input clk;
input fraccntr_ld_5;
input n74_10;
input fraccntr_ld_4;
input [5:5] test;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n13_5;
wire n15_6;
wire n14_7;
wire n15_8;
wire cntr_3_7;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(fraccntr_ld_5),
    .I1(test[5]),
    .I2(ff_reset[6]),
    .I3(n74_10) 
);
defparam n29_s1.INIT=16'h4F00;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[2]),
    .I1(intcntr[3]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n15_s2.INIT=4'h1;
  LUT4 n14_s2 (
    .F(n14_7),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]),
    .I3(intcntr[3]) 
);
defparam n14_s2.INIT=16'hFE01;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0001;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_23 */
module IKASCC_player_control_s_3 (
  clk,
  n74_10,
  n527_2,
  n104_5,
  n544_4,
  n_twr_d,
  n271_4,
  n490_7,
  n502_7,
  n502_5,
  n25_7,
  db_z,
  i_DB_Z,
  ch5_wavelatch,
  ta_d,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ff_reset,
  ch5_sound,
  intcntr
)
;
input clk;
input n74_10;
input n527_2;
input n104_5;
input n544_4;
input n_twr_d;
input n271_4;
input n490_7;
input n502_7;
input n502_5;
input n25_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch5_wavelatch;
input [3:0] ta_d;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output [7:0] ch5_sound;
output [4:0] intcntr;
wire n297_20;
wire n297_21;
wire n297_22;
wire n297_23;
wire n499_3;
wire n502_3;
wire freq_changed;
wire fraccntr_ld;
wire n515_3;
wire n303_4;
wire n328_4;
wire n399_4;
wire accshft_en_6;
wire final_sound_7_5;
wire n499_4;
wire n502_4;
wire fraccntr_ld_4;
wire fraccntr_ld_5;
wire accshft_en_7;
wire final_sound_7_6;
wire n502_5_19;
wire fraccntr_ld_6;
wire freq_changed_6;
wire n511_5;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n297_25;
wire n297_27;
wire n297_29;
wire cntr_2_7;
wire cntr_2_7_20;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:0] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n297_s24 (
    .F(n297_20),
    .I0(ch5_wavelatch[7]),
    .I1(ch5_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n297_s24.INIT=8'hCA;
  LUT3 n297_s25 (
    .F(n297_21),
    .I0(ch5_wavelatch[5]),
    .I1(ch5_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n297_s25.INIT=8'hCA;
  LUT3 n297_s26 (
    .F(n297_22),
    .I0(ch5_wavelatch[3]),
    .I1(ch5_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n297_s26.INIT=8'hCA;
  LUT3 n297_s27 (
    .F(n297_23),
    .I0(ch5_wavelatch[1]),
    .I1(ch5_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n297_s27.INIT=8'hCA;
  LUT2 n499_s0 (
    .F(n499_3),
    .I0(ta_d[0]),
    .I1(n499_4) 
);
defparam n499_s0.INIT=4'h8;
  LUT3 n502_s0 (
    .F(n502_3),
    .I0(n74_10),
    .I1(n544_4),
    .I2(n502_4) 
);
defparam n502_s0.INIT=8'h80;
  LUT3 freq_changed_s0 (
    .F(freq_changed),
    .I0(n_twr_d),
    .I1(n544_4),
    .I2(freq_changed_6) 
);
defparam freq_changed_s0.INIT=8'h40;
  LUT2 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(fraccntr_ld_4),
    .I1(fraccntr_ld_5) 
);
defparam fraccntr_ld_s0.INIT=4'h7;
  LUT3 n515_s0 (
    .F(n515_3),
    .I0(n74_10),
    .I1(fraccntr_ld_4),
    .I2(n499_4) 
);
defparam n515_s0.INIT=8'hF2;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(mul_rst_z),
    .I1(fraccntr_ld_4),
    .I2(fraccntr_ld_5),
    .I3(n74_10) 
);
defparam n303_s1.INIT=16'hBF00;
  LUT3 n328_s1 (
    .F(n328_4),
    .I0(fraccntr_ld_5),
    .I1(fraccntr_ld_4),
    .I2(n74_10) 
);
defparam n328_s1.INIT=8'h70;
  LUT4 n399_s1 (
    .F(n399_4),
    .I0(mute),
    .I1(n74_10),
    .I2(db_z[4]),
    .I3(n527_2) 
);
defparam n399_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n74_10),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n499_s1 (
    .F(n499_4),
    .I0(n74_10),
    .I1(n271_4),
    .I2(n544_4),
    .I3(freq_changed_6) 
);
defparam n499_s1.INIT=16'h8000;
  LUT4 n502_s1 (
    .F(n502_4),
    .I0(ta_d[0]),
    .I1(n271_4),
    .I2(n490_7),
    .I3(n502_5_19) 
);
defparam n502_s1.INIT=16'h4000;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7_20),
    .I2(test_1),
    .I3(fraccntr_ld_6) 
);
defparam fraccntr_ld_s1.INIT=16'h313F;
  LUT4 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(n_twr_d),
    .I1(n544_4),
    .I2(freq_changed_6),
    .I3(freq_changed_z) 
);
defparam fraccntr_ld_s2.INIT=16'h00BF;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT3 n502_s2 (
    .F(n502_5_19),
    .I0(ta_d[2]),
    .I1(ta_d[1]),
    .I2(ta_d[3]) 
);
defparam n502_s2.INIT=8'h10;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_6),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s2 (
    .F(freq_changed_6),
    .I0(n490_7),
    .I1(ta_d[2]),
    .I2(ta_d[1]),
    .I3(ta_d[3]) 
);
defparam freq_changed_s2.INIT=16'h0200;
  LUT4 n511_s1 (
    .F(n511_5),
    .I0(n502_7),
    .I1(n502_5),
    .I2(ta_d[3]),
    .I3(ta_d[2]) 
);
defparam n511_s1.INIT=16'h8000;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n527_2),
    .RESET(n104_5) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n104_5) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n104_5) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n297_29),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n303_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n328_4) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_4) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch5_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch5_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch5_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch5_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch5_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch5_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch5_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch5_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n297_s22 (
    .O(n297_25),
    .I0(n297_20),
    .I1(n297_21),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n297_s23 (
    .O(n297_27),
    .I0(n297_22),
    .I1(n297_23),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n297_s21 (
    .O(n297_29),
    .I0(n297_25),
    .I1(n297_27),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_19 u_cyccntr (
    .clk(clk),
    .n74_10(n74_10),
    .n328_4(n328_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_20 u_fraccntr_a (
    .clk(clk),
    .n74_10(n74_10),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n544_4(n544_4),
    .n502_4(n502_4),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_21 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .n502_4(n502_4),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .cntr_2_7(cntr_2_7),
    .cntr_16(cntr_0[3:0])
);
  IKASCC_primitive_dncntr_22 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .n544_4(n544_4),
    .cntr_2_7(cntr_2_7),
    .n271_4(n271_4),
    .n490_7(n490_7),
    .n502_5(n502_5_19),
    .test(test_0),
    .db_z(db_z[3:0]),
    .freq(freq[11:8]),
    .cntr(cntr_0[3:0]),
    .ta_d(ta_d[0]),
    .cntr_2_7_17(cntr_2_7_20),
    .cntr_18(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_23 u_intcntr (
    .clk(clk),
    .fraccntr_ld_5(fraccntr_ld_5),
    .n74_10(n74_10),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_3 */
module IKASCC_player_s (
  clk,
  n104_5,
  n74_10,
  n271_4,
  tdir_d_3,
  tdir_d_4,
  n_twr_d,
  tdir_d_5,
  n_tsltsl_d,
  td_in,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  ff_reset,
  ff_4mhz,
  db_z,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  w_scc_out,
  w_scc_data
)
;
input clk;
input n104_5;
input n74_10;
input n271_4;
input tdir_d_3;
input tdir_d_4;
input n_twr_d;
input tdir_d_5;
input n_tsltsl_d;
input [7:0] td_in;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [5:0] db_z;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
output [10:0] w_scc_out;
output [7:0] w_scc_data;
wire n544_3;
wire n567_3;
wire n570_3;
wire n577_3;
wire ch45_ram_addr_4_18;
wire ch45_ram_addr_4_20;
wire n306_5;
wire n305_5;
wire n544_4;
wire n544_5;
wire ch1_ram_addr_4_14;
wire n163_5;
wire ch2_ram_addr_4_14;
wire ch3_ram_addr_4_14;
wire n396_6;
wire w_scc_data_7_3;
wire w_scc_data_7_4;
wire w_scc_data_7_5;
wire w_scc_data_7_6;
wire w_scc_data_6_3;
wire w_scc_data_6_4;
wire w_scc_data_6_5;
wire w_scc_data_6_6;
wire w_scc_data_5_3;
wire w_scc_data_5_4;
wire w_scc_data_5_5;
wire w_scc_data_5_6;
wire w_scc_data_4_3;
wire w_scc_data_4_4;
wire w_scc_data_4_5;
wire w_scc_data_4_6;
wire w_scc_data_3_3;
wire w_scc_data_3_4;
wire w_scc_data_3_5;
wire w_scc_data_3_6;
wire w_scc_data_2_3;
wire w_scc_data_2_4;
wire w_scc_data_2_5;
wire w_scc_data_2_6;
wire w_scc_data_1_3;
wire w_scc_data_1_4;
wire w_scc_data_1_5;
wire w_scc_data_1_6;
wire w_scc_data_0_3;
wire w_scc_data_0_4;
wire w_scc_data_0_5;
wire w_scc_data_0_6;
wire ch45_ram_addr_4_21;
wire ch45_ram_addr_4_22;
wire ch45_ram_addr_3_12;
wire ch45_ram_addr_2_12;
wire ch45_ram_addr_1_12;
wire ch45_ram_addr_0_14;
wire n544_6;
wire ch1_ram_addr_4_15;
wire ch2_ram_addr_4_15;
wire ch3_ram_addr_4_15;
wire n396_7;
wire ch45_ram_addr_4_23;
wire n396_9;
wire n251_6;
wire n207_6;
wire n163_7;
wire n560_5;
wire n307_8;
wire n396_11;
wire ch1_ram_addr_4_17;
wire ch1_ram_addr_4_19;
wire ch3_ram_addr_4_17;
wire ch3_ram_addr_4_19;
wire ch2_ram_addr_4_17;
wire ch2_ram_addr_4_19;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_0_COUT;
wire n123_3;
wire n123_4;
wire n122_3;
wire n122_4;
wire n121_3;
wire n121_4;
wire n120_3;
wire n120_4;
wire n119_3;
wire n119_4;
wire n118_3;
wire n118_4;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_1_COUT;
wire n123_5;
wire n123_6;
wire n122_5;
wire n122_6;
wire n121_5;
wire n121_6;
wire n120_5;
wire n120_6;
wire n119_5;
wire n119_6;
wire n118_5;
wire n118_6;
wire n117_5;
wire n117_6;
wire n116_5;
wire n116_6;
wire n115_5;
wire n115_6;
wire n114_5;
wire n114_6;
wire n113_5;
wire n113_2_COUT;
wire n123_7;
wire n123_8;
wire n122_7;
wire n122_8;
wire n121_7;
wire n121_8;
wire n120_7;
wire n120_8;
wire n119_7;
wire n119_8;
wire n118_7;
wire n118_8;
wire n117_7;
wire n117_8;
wire n116_7;
wire n116_8;
wire n115_7;
wire n115_8;
wire n114_7;
wire n114_8;
wire n113_7;
wire n113_3_COUT;
wire n316_5;
wire o_RAM_Q_7_29;
wire o_RAM_Q_7_30;
wire o_RAM_Q_7_31;
wire o_RAM_Q_7_32;
wire o_RAM_Q_7_33;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_35;
wire o_RAM_Q_7_36;
wire n14_6;
wire n527_2;
wire n490_4;
wire n490_5;
wire n493_5;
wire n502_5;
wire freq_changed_4;
wire n518_5;
wire n518_6;
wire n490_6;
wire n490_7;
wire n518_8;
wire n502_7;
wire n25_7;
wire o_RAM_Q_7_29_21;
wire o_RAM_Q_7_30_22;
wire o_RAM_Q_7_31_23;
wire o_RAM_Q_7_32_24;
wire o_RAM_Q_7_33_25;
wire o_RAM_Q_7_34_26;
wire o_RAM_Q_7_35_27;
wire o_RAM_Q_7_36_28;
wire freq_changed_4_29;
wire o_RAM_Q_7_29_30;
wire o_RAM_Q_7_30_31;
wire o_RAM_Q_7_31_32;
wire o_RAM_Q_7_32_33;
wire o_RAM_Q_7_33_34;
wire o_RAM_Q_7_34_35;
wire o_RAM_Q_7_35_36;
wire o_RAM_Q_7_36_37;
wire n496_4;
wire n496_5;
wire [4:0] ch1_ram_addr;
wire [4:0] ch2_ram_addr;
wire [4:0] ch3_ram_addr;
wire [4:0] ch45_ram_addr;
wire [7:0] test;
wire [7:0] db_z_0;
wire [2:0] ch45_cntr;
wire [1:0] ch45_sr;
wire [7:0] ch4_wavelatch;
wire [7:0] ch5_wavelatch;
wire [7:0] \ramstyle_block.wavedata_ram ;
wire [7:0] \ramstyle_block.wavedata_cpu ;
wire [7:6] i_DB_Z;
wire [7:0] ch1_sound;
wire [4:0] intcntr;
wire [7:0] \ramstyle_block.wavedata_ram_0 ;
wire [7:0] \ramstyle_block.wavedata_cpu_0 ;
wire [7:0] ch2_sound;
wire [0:0] cyccntr;
wire [4:0] intcntr_0;
wire [7:0] \ramstyle_block.wavedata_ram_1 ;
wire [7:0] \ramstyle_block.wavedata_cpu_1 ;
wire [7:0] ch3_sound;
wire [4:0] intcntr_1;
wire [7:0] \ramstyle_block.wavedata_ram_2 ;
wire [7:0] \ramstyle_block.wavedata_cpu_2 ;
wire [7:0] ch45_ram_q;
wire [7:0] ch4_sound;
wire [4:0] intcntr_2;
wire [7:0] ch5_sound;
wire [4:0] intcntr_3;
wire VCC;
wire GND;
  LUT4 n544_s0 (
    .F(n544_3),
    .I0(n74_10),
    .I1(n271_4),
    .I2(n544_4),
    .I3(n544_5) 
);
defparam n544_s0.INIT=16'h8000;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]),
    .I2(ch45_cntr[2]),
    .I3(n74_10) 
);
defparam n567_s0.INIT=16'h0100;
  LUT3 ch1_ram_addr_4_s6 (
    .F(ch1_ram_addr[4]),
    .I0(ta_d_4),
    .I1(intcntr[4]),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_4_s6.INIT=8'hA3;
  LUT3 ch1_ram_addr_3_s1 (
    .F(ch1_ram_addr[3]),
    .I0(ta_d_3),
    .I1(intcntr[3]),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_3_s1.INIT=8'hA3;
  LUT3 ch1_ram_addr_2_s1 (
    .F(ch1_ram_addr[2]),
    .I0(ta_d_2),
    .I1(intcntr[2]),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_2_s1.INIT=8'hA3;
  LUT3 ch1_ram_addr_1_s1 (
    .F(ch1_ram_addr[1]),
    .I0(ta_d_1),
    .I1(intcntr[1]),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_1_s1.INIT=8'hA3;
  LUT3 ch1_ram_addr_0_s2 (
    .F(ch1_ram_addr[0]),
    .I0(ta_d_0),
    .I1(intcntr[0]),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_0_s2.INIT=8'hA3;
  LUT3 ch2_ram_addr_4_s6 (
    .F(ch2_ram_addr[4]),
    .I0(intcntr_0[4]),
    .I1(ta_d_4),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch2_ram_addr_3_s1 (
    .F(ch2_ram_addr[3]),
    .I0(intcntr_0[3]),
    .I1(ta_d_3),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_2_s1 (
    .F(ch2_ram_addr[2]),
    .I0(intcntr_0[2]),
    .I1(ta_d_2),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_1_s1 (
    .F(ch2_ram_addr[1]),
    .I0(intcntr_0[1]),
    .I1(ta_d_1),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_0_s2 (
    .F(ch2_ram_addr[0]),
    .I0(intcntr_0[0]),
    .I1(ta_d_0),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_0_s2.INIT=8'hC5;
  LUT3 ch3_ram_addr_4_s6 (
    .F(ch3_ram_addr[4]),
    .I0(intcntr_1[4]),
    .I1(ta_d_4),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch3_ram_addr_3_s1 (
    .F(ch3_ram_addr[3]),
    .I0(intcntr_1[3]),
    .I1(ta_d_3),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_2_s1 (
    .F(ch3_ram_addr[2]),
    .I0(intcntr_1[2]),
    .I1(ta_d_2),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_1_s1 (
    .F(ch3_ram_addr[1]),
    .I0(intcntr_1[1]),
    .I1(ta_d_1),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_0_s2 (
    .F(ch3_ram_addr[0]),
    .I0(intcntr_1[0]),
    .I1(ta_d_0),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_0_s2.INIT=8'hC5;
  LUT3 n570_s0 (
    .F(n570_3),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_3) 
);
defparam n570_s0.INIT=8'h10;
  LUT3 n577_s0 (
    .F(n577_3),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_3) 
);
defparam n577_s0.INIT=8'h80;
  LUT4 w_scc_data_7_s (
    .F(w_scc_data[7]),
    .I0(w_scc_data_7_3),
    .I1(w_scc_data_7_4),
    .I2(w_scc_data_7_5),
    .I3(w_scc_data_7_6) 
);
defparam w_scc_data_7_s.INIT=16'hFFFE;
  LUT4 w_scc_data_6_s (
    .F(w_scc_data[6]),
    .I0(w_scc_data_6_3),
    .I1(w_scc_data_6_4),
    .I2(w_scc_data_6_5),
    .I3(w_scc_data_6_6) 
);
defparam w_scc_data_6_s.INIT=16'hFFFE;
  LUT4 w_scc_data_5_s (
    .F(w_scc_data[5]),
    .I0(w_scc_data_5_3),
    .I1(w_scc_data_5_4),
    .I2(w_scc_data_5_5),
    .I3(w_scc_data_5_6) 
);
defparam w_scc_data_5_s.INIT=16'hFFFE;
  LUT4 w_scc_data_4_s (
    .F(w_scc_data[4]),
    .I0(w_scc_data_4_3),
    .I1(w_scc_data_4_4),
    .I2(w_scc_data_4_5),
    .I3(w_scc_data_4_6) 
);
defparam w_scc_data_4_s.INIT=16'hFFFE;
  LUT4 w_scc_data_3_s (
    .F(w_scc_data[3]),
    .I0(w_scc_data_3_3),
    .I1(w_scc_data_3_4),
    .I2(w_scc_data_3_5),
    .I3(w_scc_data_3_6) 
);
defparam w_scc_data_3_s.INIT=16'hFFFE;
  LUT4 w_scc_data_2_s (
    .F(w_scc_data[2]),
    .I0(w_scc_data_2_3),
    .I1(w_scc_data_2_4),
    .I2(w_scc_data_2_5),
    .I3(w_scc_data_2_6) 
);
defparam w_scc_data_2_s.INIT=16'hFFFE;
  LUT4 w_scc_data_1_s (
    .F(w_scc_data[1]),
    .I0(w_scc_data_1_3),
    .I1(w_scc_data_1_4),
    .I2(w_scc_data_1_5),
    .I3(w_scc_data_1_6) 
);
defparam w_scc_data_1_s.INIT=16'hFFFE;
  LUT4 w_scc_data_0_s (
    .F(w_scc_data[0]),
    .I0(w_scc_data_0_3),
    .I1(w_scc_data_0_4),
    .I2(w_scc_data_0_5),
    .I3(w_scc_data_0_6) 
);
defparam w_scc_data_0_s.INIT=16'hFFFE;
  LUT3 ch45_ram_addr_4_s11 (
    .F(ch45_ram_addr[4]),
    .I0(ch45_ram_addr_4_21),
    .I1(intcntr_2[4]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_4_s11.INIT=8'h3A;
  LUT3 ch45_ram_addr_3_s6 (
    .F(ch45_ram_addr[3]),
    .I0(ch45_ram_addr_3_12),
    .I1(intcntr_2[3]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_3_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_2_s6 (
    .F(ch45_ram_addr[2]),
    .I0(ch45_ram_addr_2_12),
    .I1(intcntr_2[2]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_2_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_1_s6 (
    .F(ch45_ram_addr[1]),
    .I0(ch45_ram_addr_1_12),
    .I1(intcntr_2[1]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_1_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_0_s8 (
    .F(ch45_ram_addr[0]),
    .I0(ch45_ram_addr_0_14),
    .I1(intcntr_2[0]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_0_s8.INIT=8'h3A;
  LUT2 ch45_ram_addr_4_s12 (
    .F(ch45_ram_addr_4_18),
    .I0(ch45_ram_addr[4]),
    .I1(n396_11) 
);
defparam ch45_ram_addr_4_s12.INIT=4'h4;
  LUT2 ch45_ram_addr_4_s13 (
    .F(ch45_ram_addr_4_20),
    .I0(ch45_ram_addr[4]),
    .I1(n396_11) 
);
defparam ch45_ram_addr_4_s13.INIT=4'h8;
  LUT2 n306_s1 (
    .F(n306_5),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]) 
);
defparam n306_s1.INIT=4'h9;
  LUT3 n305_s1 (
    .F(n305_5),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]),
    .I2(ch45_cntr[2]) 
);
defparam n305_s1.INIT=8'hE1;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6) 
);
defparam n544_s1.INIT=8'h80;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ta_d_7),
    .I1(ta_d_5),
    .I2(ta_d_6) 
);
defparam n544_s2.INIT=8'h80;
  LUT4 ch1_ram_addr_4_s9 (
    .F(ch1_ram_addr_4_14),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6),
    .I3(ch1_ram_addr_4_15) 
);
defparam ch1_ram_addr_4_s9.INIT=16'h8000;
  LUT2 n163_s2 (
    .F(n163_5),
    .I0(n_twr_d),
    .I1(test[6]) 
);
defparam n163_s2.INIT=4'h1;
  LUT4 ch2_ram_addr_4_s9 (
    .F(ch2_ram_addr_4_14),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(tdir_d_5),
    .I3(ch2_ram_addr_4_15) 
);
defparam ch2_ram_addr_4_s9.INIT=16'h8000;
  LUT4 ch3_ram_addr_4_s9 (
    .F(ch3_ram_addr_4_14),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(n544_6),
    .I3(ch3_ram_addr_4_15) 
);
defparam ch3_ram_addr_4_s9.INIT=16'h8000;
  LUT4 n396_s3 (
    .F(n396_6),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(tdir_d_5),
    .I3(n396_7) 
);
defparam n396_s3.INIT=16'h8000;
  LUT4 w_scc_data_7_s0 (
    .F(w_scc_data_7_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [7]),
    .I1(\ramstyle_block.wavedata_ram_0 [7]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_7_s0.INIT=16'hAC00;
  LUT4 w_scc_data_7_s1 (
    .F(w_scc_data_7_4),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_7_s1.INIT=16'hAC00;
  LUT4 w_scc_data_7_s2 (
    .F(w_scc_data_7_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [7]),
    .I1(\ramstyle_block.wavedata_ram_2 [7]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_7_s2.INIT=16'hAC00;
  LUT4 w_scc_data_7_s3 (
    .F(w_scc_data_7_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [7]),
    .I1(\ramstyle_block.wavedata_ram_1 [7]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_7_s3.INIT=16'hAC00;
  LUT4 w_scc_data_6_s0 (
    .F(w_scc_data_6_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [6]),
    .I1(\ramstyle_block.wavedata_ram_0 [6]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_6_s0.INIT=16'hAC00;
  LUT4 w_scc_data_6_s1 (
    .F(w_scc_data_6_4),
    .I0(\ramstyle_block.wavedata_cpu_2 [6]),
    .I1(\ramstyle_block.wavedata_ram_2 [6]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_6_s1.INIT=16'hAC00;
  LUT4 w_scc_data_6_s2 (
    .F(w_scc_data_6_5),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_6_s2.INIT=16'hAC00;
  LUT4 w_scc_data_6_s3 (
    .F(w_scc_data_6_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [6]),
    .I1(\ramstyle_block.wavedata_ram_1 [6]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_6_s3.INIT=16'hAC00;
  LUT4 w_scc_data_5_s0 (
    .F(w_scc_data_5_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [5]),
    .I1(\ramstyle_block.wavedata_ram_0 [5]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_5_s0.INIT=16'hAC00;
  LUT4 w_scc_data_5_s1 (
    .F(w_scc_data_5_4),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_5_s1.INIT=16'hAC00;
  LUT4 w_scc_data_5_s2 (
    .F(w_scc_data_5_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [5]),
    .I1(\ramstyle_block.wavedata_ram_2 [5]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_5_s2.INIT=16'hAC00;
  LUT4 w_scc_data_5_s3 (
    .F(w_scc_data_5_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [5]),
    .I1(\ramstyle_block.wavedata_ram_1 [5]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_5_s3.INIT=16'hAC00;
  LUT4 w_scc_data_4_s0 (
    .F(w_scc_data_4_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_0 [4]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_4_s0.INIT=16'hAC00;
  LUT4 w_scc_data_4_s1 (
    .F(w_scc_data_4_4),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_ram [4]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_4_s1.INIT=16'hAC00;
  LUT4 w_scc_data_4_s2 (
    .F(w_scc_data_4_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [4]),
    .I1(\ramstyle_block.wavedata_ram_2 [4]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_4_s2.INIT=16'hAC00;
  LUT4 w_scc_data_4_s3 (
    .F(w_scc_data_4_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [4]),
    .I1(\ramstyle_block.wavedata_ram_1 [4]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_4_s3.INIT=16'hAC00;
  LUT4 w_scc_data_3_s0 (
    .F(w_scc_data_3_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [3]),
    .I1(\ramstyle_block.wavedata_ram_0 [3]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_3_s0.INIT=16'hAC00;
  LUT4 w_scc_data_3_s1 (
    .F(w_scc_data_3_4),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_ram [3]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_3_s1.INIT=16'hAC00;
  LUT4 w_scc_data_3_s2 (
    .F(w_scc_data_3_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [3]),
    .I1(\ramstyle_block.wavedata_ram_2 [3]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_3_s2.INIT=16'hAC00;
  LUT4 w_scc_data_3_s3 (
    .F(w_scc_data_3_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [3]),
    .I1(\ramstyle_block.wavedata_ram_1 [3]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_3_s3.INIT=16'hAC00;
  LUT4 w_scc_data_2_s0 (
    .F(w_scc_data_2_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [2]),
    .I1(\ramstyle_block.wavedata_ram_0 [2]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_2_s0.INIT=16'hAC00;
  LUT4 w_scc_data_2_s1 (
    .F(w_scc_data_2_4),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_ram [2]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_2_s1.INIT=16'hAC00;
  LUT4 w_scc_data_2_s2 (
    .F(w_scc_data_2_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [2]),
    .I1(\ramstyle_block.wavedata_ram_2 [2]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_2_s2.INIT=16'hAC00;
  LUT4 w_scc_data_2_s3 (
    .F(w_scc_data_2_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [2]),
    .I1(\ramstyle_block.wavedata_ram_1 [2]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_2_s3.INIT=16'hAC00;
  LUT4 w_scc_data_1_s0 (
    .F(w_scc_data_1_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [1]),
    .I1(\ramstyle_block.wavedata_ram_0 [1]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_1_s0.INIT=16'hAC00;
  LUT4 w_scc_data_1_s1 (
    .F(w_scc_data_1_4),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_1_s1.INIT=16'hAC00;
  LUT4 w_scc_data_1_s2 (
    .F(w_scc_data_1_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [1]),
    .I1(\ramstyle_block.wavedata_ram_2 [1]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_1_s2.INIT=16'hAC00;
  LUT4 w_scc_data_1_s3 (
    .F(w_scc_data_1_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [1]),
    .I1(\ramstyle_block.wavedata_ram_1 [1]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_1_s3.INIT=16'hAC00;
  LUT4 w_scc_data_0_s0 (
    .F(w_scc_data_0_3),
    .I0(\ramstyle_block.wavedata_cpu_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_0 [0]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_scc_data_0_s0.INIT=16'hAC00;
  LUT4 w_scc_data_0_s1 (
    .F(w_scc_data_0_4),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_ram [0]),
    .I2(n163_5),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_scc_data_0_s1.INIT=16'hAC00;
  LUT4 w_scc_data_0_s2 (
    .F(w_scc_data_0_5),
    .I0(\ramstyle_block.wavedata_cpu_2 [0]),
    .I1(\ramstyle_block.wavedata_ram_2 [0]),
    .I2(n396_9),
    .I3(n396_6) 
);
defparam w_scc_data_0_s2.INIT=16'hAC00;
  LUT4 w_scc_data_0_s3 (
    .F(w_scc_data_0_6),
    .I0(\ramstyle_block.wavedata_cpu_1 [0]),
    .I1(\ramstyle_block.wavedata_ram_1 [0]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_scc_data_0_s3.INIT=16'hAC00;
  LUT4 ch45_ram_addr_4_s14 (
    .F(ch45_ram_addr_4_21),
    .I0(intcntr_3[4]),
    .I1(ta_d_4),
    .I2(n396_6),
    .I3(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_4_s14.INIT=16'hC5CC;
  LUT3 ch45_ram_addr_4_s15 (
    .F(ch45_ram_addr_4_22),
    .I0(ch45_sr[1]),
    .I1(test[7]),
    .I2(n396_6) 
);
defparam ch45_ram_addr_4_s15.INIT=8'h01;
  LUT4 ch45_ram_addr_3_s7 (
    .F(ch45_ram_addr_3_12),
    .I0(intcntr_3[3]),
    .I1(ta_d_3),
    .I2(n396_6),
    .I3(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_3_s7.INIT=16'hC5CC;
  LUT4 ch45_ram_addr_2_s7 (
    .F(ch45_ram_addr_2_12),
    .I0(intcntr_3[2]),
    .I1(ta_d_2),
    .I2(n396_6),
    .I3(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_2_s7.INIT=16'hC5CC;
  LUT4 ch45_ram_addr_1_s7 (
    .F(ch45_ram_addr_1_12),
    .I0(intcntr_3[1]),
    .I1(ta_d_1),
    .I2(n396_6),
    .I3(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_1_s7.INIT=16'hC5CC;
  LUT4 ch45_ram_addr_0_s9 (
    .F(ch45_ram_addr_0_14),
    .I0(intcntr_3[0]),
    .I1(ta_d_0),
    .I2(n396_6),
    .I3(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_0_s9.INIT=16'hC5CC;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ta_d_13),
    .I1(ta_d_14),
    .I2(ta_d_15) 
);
defparam n544_s3.INIT=8'h10;
  LUT4 ch1_ram_addr_4_s10 (
    .F(ch1_ram_addr_4_15),
    .I0(n_tsltsl_d),
    .I1(ta_d_7),
    .I2(ta_d_5),
    .I3(ta_d_6) 
);
defparam ch1_ram_addr_4_s10.INIT=16'h0001;
  LUT3 ch2_ram_addr_4_s10 (
    .F(ch2_ram_addr_4_15),
    .I0(ta_d_7),
    .I1(ta_d_6),
    .I2(ta_d_5) 
);
defparam ch2_ram_addr_4_s10.INIT=8'h10;
  LUT4 ch3_ram_addr_4_s10 (
    .F(ch3_ram_addr_4_15),
    .I0(n_tsltsl_d),
    .I1(ta_d_7),
    .I2(ta_d_5),
    .I3(ta_d_6) 
);
defparam ch3_ram_addr_4_s10.INIT=16'h0100;
  LUT3 n396_s4 (
    .F(n396_7),
    .I0(ta_d_7),
    .I1(ta_d_5),
    .I2(ta_d_6) 
);
defparam n396_s4.INIT=8'h40;
  LUT2 ch45_ram_addr_4_s16 (
    .F(ch45_ram_addr_4_23),
    .I0(test[6]),
    .I1(ch45_sr[1]) 
);
defparam ch45_ram_addr_4_s16.INIT=4'h4;
  LUT3 n396_s5 (
    .F(n396_9),
    .I0(test[7]),
    .I1(n_twr_d),
    .I2(test[6]) 
);
defparam n396_s5.INIT=8'h01;
  LUT3 n251_s2 (
    .F(n251_6),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch3_ram_addr_4_14) 
);
defparam n251_s2.INIT=8'h10;
  LUT3 n207_s2 (
    .F(n207_6),
    .I0(n_twr_d),
    .I1(test[6]),
    .I2(ch2_ram_addr_4_14) 
);
defparam n207_s2.INIT=8'h10;
  LUT3 n163_s3 (
    .F(n163_7),
    .I0(ch1_ram_addr_4_14),
    .I1(n_twr_d),
    .I2(test[6]) 
);
defparam n163_s3.INIT=8'h02;
  LUT4 n560_s1 (
    .F(n560_5),
    .I0(ff_reset[6]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n560_s1.INIT=16'h0002;
  LUT4 n307_s3 (
    .F(n307_8),
    .I0(ch45_cntr[0]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n307_s3.INIT=16'hAAA9;
  LUT4 n396_s6 (
    .F(n396_11),
    .I0(test[7]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(n396_6) 
);
defparam n396_s6.INIT=16'h0100;
  LUT4 ch1_ram_addr_4_s11 (
    .F(ch1_ram_addr_4_17),
    .I0(ch1_ram_addr[4]),
    .I1(ch1_ram_addr_4_14),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam ch1_ram_addr_4_s11.INIT=16'h0004;
  LUT4 ch1_ram_addr_4_s12 (
    .F(ch1_ram_addr_4_19),
    .I0(ch1_ram_addr[4]),
    .I1(ch1_ram_addr_4_14),
    .I2(n_twr_d),
    .I3(test[6]) 
);
defparam ch1_ram_addr_4_s12.INIT=16'h0008;
  LUT4 ch3_ram_addr_4_s11 (
    .F(ch3_ram_addr_4_17),
    .I0(ch3_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_4_s11.INIT=16'h0100;
  LUT4 ch3_ram_addr_4_s12 (
    .F(ch3_ram_addr_4_19),
    .I0(ch3_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_4_s12.INIT=16'h0200;
  LUT4 ch2_ram_addr_4_s11 (
    .F(ch2_ram_addr_4_17),
    .I0(ch2_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_4_s11.INIT=16'h0100;
  LUT4 ch2_ram_addr_4_s12 (
    .F(ch2_ram_addr_4_19),
    .I0(ch2_ram_addr[4]),
    .I1(n_twr_d),
    .I2(test[6]),
    .I3(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_4_s12.INIT=16'h0200;
  DFFRE test_6_s0 (
    .Q(test[6]),
    .D(db_z_0[6]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n104_5) 
);
  DFFRE test_5_s0 (
    .Q(test[5]),
    .D(db_z_0[5]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n104_5) 
);
  DFFRE test_1_s0 (
    .Q(test[1]),
    .D(db_z_0[1]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n104_5) 
);
  DFFRE test_0_s0 (
    .Q(test[0]),
    .D(db_z_0[0]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n104_5) 
);
  DFFE db_z_7_s0 (
    .Q(db_z_0[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_6_s0 (
    .Q(db_z_0[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_5_s0 (
    .Q(db_z_0[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_1_s0 (
    .Q(db_z_0[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_0_s0 (
    .Q(db_z_0[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFRE o_SOUND_10_s0 (
    .Q(w_scc_out[10]),
    .D(n113_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_9_s0 (
    .Q(w_scc_out[9]),
    .D(n114_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_8_s0 (
    .Q(w_scc_out[8]),
    .D(n115_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_7_s0 (
    .Q(w_scc_out[7]),
    .D(n116_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_6_s0 (
    .Q(w_scc_out[6]),
    .D(n117_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_5_s0 (
    .Q(w_scc_out[5]),
    .D(n118_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_4_s0 (
    .Q(w_scc_out[4]),
    .D(n119_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_3_s0 (
    .Q(w_scc_out[3]),
    .D(n120_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_2_s0 (
    .Q(w_scc_out[2]),
    .D(n121_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_1_s0 (
    .Q(w_scc_out[1]),
    .D(n122_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE o_SOUND_0_s0 (
    .Q(w_scc_out[0]),
    .D(n123_7),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE ch45_cntr_2_s0 (
    .Q(ch45_cntr[2]),
    .D(n305_5),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE ch45_cntr_1_s0 (
    .Q(ch45_cntr[1]),
    .D(n306_5),
    .CLK(clk),
    .CE(n74_10),
    .RESET(n104_5) 
);
  DFFRE ch45_sr_1_s0 (
    .Q(ch45_sr[1]),
    .D(ch45_sr[0]),
    .CLK(clk),
    .CE(n567_3),
    .RESET(n104_5) 
);
  DFFRE ch45_sr_0_s0 (
    .Q(ch45_sr[0]),
    .D(n316_5),
    .CLK(clk),
    .CE(n567_3),
    .RESET(n104_5) 
);
  DFFE ch4_wavelatch_7_s0 (
    .Q(ch4_wavelatch[7]),
    .D(ch45_ram_q[7]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_6_s0 (
    .Q(ch4_wavelatch[6]),
    .D(ch45_ram_q[6]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_5_s0 (
    .Q(ch4_wavelatch[5]),
    .D(ch45_ram_q[5]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_4_s0 (
    .Q(ch4_wavelatch[4]),
    .D(ch45_ram_q[4]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_3_s0 (
    .Q(ch4_wavelatch[3]),
    .D(ch45_ram_q[3]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_2_s0 (
    .Q(ch4_wavelatch[2]),
    .D(ch45_ram_q[2]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_1_s0 (
    .Q(ch4_wavelatch[1]),
    .D(ch45_ram_q[1]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_0_s0 (
    .Q(ch4_wavelatch[0]),
    .D(ch45_ram_q[0]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch5_wavelatch_7_s0 (
    .Q(ch5_wavelatch[7]),
    .D(ch45_ram_q[7]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_6_s0 (
    .Q(ch5_wavelatch[6]),
    .D(ch45_ram_q[6]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_5_s0 (
    .Q(ch5_wavelatch[5]),
    .D(ch45_ram_q[5]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_4_s0 (
    .Q(ch5_wavelatch[4]),
    .D(ch45_ram_q[4]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_3_s0 (
    .Q(ch5_wavelatch[3]),
    .D(ch45_ram_q[3]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_2_s0 (
    .Q(ch5_wavelatch[2]),
    .D(ch45_ram_q[2]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_1_s0 (
    .Q(ch5_wavelatch[1]),
    .D(ch45_ram_q[1]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_0_s0 (
    .Q(ch5_wavelatch[0]),
    .D(ch45_ram_q[0]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFRE test_7_s0 (
    .Q(test[7]),
    .D(db_z_0[7]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n104_5) 
);
  DFFR ch45_cntr_0_s1 (
    .Q(ch45_cntr[0]),
    .D(n307_8),
    .CLK(clk),
    .RESET(n104_5) 
);
defparam ch45_cntr_0_s1.INIT=1'b0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ch1_sound[0]),
    .I1(ch2_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ch1_sound[1]),
    .I1(ch2_sound[1]),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ch1_sound[2]),
    .I1(ch2_sound[2]),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ch1_sound[3]),
    .I1(ch2_sound[3]),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ch1_sound[4]),
    .I1(ch2_sound[4]),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ch1_sound[5]),
    .I1(ch2_sound[5]),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ch1_sound[6]),
    .I1(ch2_sound[6]),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_0_COUT),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n123_s0 (
    .SUM(n123_3),
    .COUT(n123_4),
    .I0(ch3_sound[0]),
    .I1(ch4_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s0.ALU_MODE=0;
  ALU n122_s0 (
    .SUM(n122_3),
    .COUT(n122_4),
    .I0(ch3_sound[1]),
    .I1(ch4_sound[1]),
    .I3(GND),
    .CIN(n123_4) 
);
defparam n122_s0.ALU_MODE=0;
  ALU n121_s0 (
    .SUM(n121_3),
    .COUT(n121_4),
    .I0(ch3_sound[2]),
    .I1(ch4_sound[2]),
    .I3(GND),
    .CIN(n122_4) 
);
defparam n121_s0.ALU_MODE=0;
  ALU n120_s0 (
    .SUM(n120_3),
    .COUT(n120_4),
    .I0(ch3_sound[3]),
    .I1(ch4_sound[3]),
    .I3(GND),
    .CIN(n121_4) 
);
defparam n120_s0.ALU_MODE=0;
  ALU n119_s0 (
    .SUM(n119_3),
    .COUT(n119_4),
    .I0(ch3_sound[4]),
    .I1(ch4_sound[4]),
    .I3(GND),
    .CIN(n120_4) 
);
defparam n119_s0.ALU_MODE=0;
  ALU n118_s0 (
    .SUM(n118_3),
    .COUT(n118_4),
    .I0(ch3_sound[5]),
    .I1(ch4_sound[5]),
    .I3(GND),
    .CIN(n119_4) 
);
defparam n118_s0.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(ch3_sound[6]),
    .I1(ch4_sound[6]),
    .I3(GND),
    .CIN(n118_4) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_1_COUT),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n123_s1 (
    .SUM(n123_5),
    .COUT(n123_6),
    .I0(n123_1),
    .I1(n123_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s1.ALU_MODE=0;
  ALU n122_s1 (
    .SUM(n122_5),
    .COUT(n122_6),
    .I0(n122_1),
    .I1(n122_3),
    .I3(GND),
    .CIN(n123_6) 
);
defparam n122_s1.ALU_MODE=0;
  ALU n121_s1 (
    .SUM(n121_5),
    .COUT(n121_6),
    .I0(n121_1),
    .I1(n121_3),
    .I3(GND),
    .CIN(n122_6) 
);
defparam n121_s1.ALU_MODE=0;
  ALU n120_s1 (
    .SUM(n120_5),
    .COUT(n120_6),
    .I0(n120_1),
    .I1(n120_3),
    .I3(GND),
    .CIN(n121_6) 
);
defparam n120_s1.ALU_MODE=0;
  ALU n119_s1 (
    .SUM(n119_5),
    .COUT(n119_6),
    .I0(n119_1),
    .I1(n119_3),
    .I3(GND),
    .CIN(n120_6) 
);
defparam n119_s1.ALU_MODE=0;
  ALU n118_s1 (
    .SUM(n118_5),
    .COUT(n118_6),
    .I0(n118_1),
    .I1(n118_3),
    .I3(GND),
    .CIN(n119_6) 
);
defparam n118_s1.ALU_MODE=0;
  ALU n117_s1 (
    .SUM(n117_5),
    .COUT(n117_6),
    .I0(n117_1),
    .I1(n117_3),
    .I3(GND),
    .CIN(n118_6) 
);
defparam n117_s1.ALU_MODE=0;
  ALU n116_s1 (
    .SUM(n116_5),
    .COUT(n116_6),
    .I0(n116_1),
    .I1(n116_3),
    .I3(GND),
    .CIN(n117_6) 
);
defparam n116_s1.ALU_MODE=0;
  ALU n115_s1 (
    .SUM(n115_5),
    .COUT(n115_6),
    .I0(n115_1),
    .I1(n115_3),
    .I3(GND),
    .CIN(n116_6) 
);
defparam n115_s1.ALU_MODE=0;
  ALU n114_s1 (
    .SUM(n114_5),
    .COUT(n114_6),
    .I0(n114_1),
    .I1(n114_3),
    .I3(GND),
    .CIN(n115_6) 
);
defparam n114_s1.ALU_MODE=0;
  ALU n113_s1 (
    .SUM(n113_5),
    .COUT(n113_2_COUT),
    .I0(n113_1),
    .I1(n113_3),
    .I3(GND),
    .CIN(n114_6) 
);
defparam n113_s1.ALU_MODE=0;
  ALU n123_s2 (
    .SUM(n123_7),
    .COUT(n123_8),
    .I0(n123_5),
    .I1(ch5_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s2.ALU_MODE=0;
  ALU n122_s2 (
    .SUM(n122_7),
    .COUT(n122_8),
    .I0(n122_5),
    .I1(ch5_sound[1]),
    .I3(GND),
    .CIN(n123_8) 
);
defparam n122_s2.ALU_MODE=0;
  ALU n121_s2 (
    .SUM(n121_7),
    .COUT(n121_8),
    .I0(n121_5),
    .I1(ch5_sound[2]),
    .I3(GND),
    .CIN(n122_8) 
);
defparam n121_s2.ALU_MODE=0;
  ALU n120_s2 (
    .SUM(n120_7),
    .COUT(n120_8),
    .I0(n120_5),
    .I1(ch5_sound[3]),
    .I3(GND),
    .CIN(n121_8) 
);
defparam n120_s2.ALU_MODE=0;
  ALU n119_s2 (
    .SUM(n119_7),
    .COUT(n119_8),
    .I0(n119_5),
    .I1(ch5_sound[4]),
    .I3(GND),
    .CIN(n120_8) 
);
defparam n119_s2.ALU_MODE=0;
  ALU n118_s2 (
    .SUM(n118_7),
    .COUT(n118_8),
    .I0(n118_5),
    .I1(ch5_sound[5]),
    .I3(GND),
    .CIN(n119_8) 
);
defparam n118_s2.ALU_MODE=0;
  ALU n117_s2 (
    .SUM(n117_7),
    .COUT(n117_8),
    .I0(n117_5),
    .I1(ch5_sound[6]),
    .I3(GND),
    .CIN(n118_8) 
);
defparam n117_s2.ALU_MODE=0;
  ALU n116_s2 (
    .SUM(n116_7),
    .COUT(n116_8),
    .I0(n116_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n117_8) 
);
defparam n116_s2.ALU_MODE=0;
  ALU n115_s2 (
    .SUM(n115_7),
    .COUT(n115_8),
    .I0(n115_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n116_8) 
);
defparam n115_s2.ALU_MODE=0;
  ALU n114_s2 (
    .SUM(n114_7),
    .COUT(n114_8),
    .I0(n114_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n115_8) 
);
defparam n114_s2.ALU_MODE=0;
  ALU n113_s2 (
    .SUM(n113_7),
    .COUT(n113_3_COUT),
    .I0(n113_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n114_8) 
);
defparam n113_s2.ALU_MODE=0;
  INV n316_s2 (
    .O(n316_5),
    .I(ch45_sr[1]) 
);
  IKASCC_player_memory_s u_mem_ch1 (
    .n163_7(n163_7),
    .ch1_ram_addr_4_17(ch1_ram_addr_4_17),
    .ch1_ram_addr_4_19(ch1_ram_addr_4_19),
    .ch1_ram_addr_4_14(ch1_ram_addr_4_14),
    .n163_5(n163_5),
    .n_twr_d(n_twr_d),
    .clk(clk),
    .td_in(td_in[7:0]),
    .ch1_ram_addr(ch1_ram_addr[4:0]),
    .test(test[6]),
    .o_RAM_Q_7_29(o_RAM_Q_7_29),
    .o_RAM_Q_7_30(o_RAM_Q_7_30),
    .o_RAM_Q_7_31(o_RAM_Q_7_31),
    .o_RAM_Q_7_32(o_RAM_Q_7_32),
    .o_RAM_Q_7_33(o_RAM_Q_7_33),
    .o_RAM_Q_7_34(o_RAM_Q_7_34),
    .o_RAM_Q_7_35(o_RAM_Q_7_35),
    .o_RAM_Q_7_36(o_RAM_Q_7_36),
    .n14_6(n14_6),
    .\ramstyle_block.wavedata_ram (\ramstyle_block.wavedata_ram [7:0]),
    .\ramstyle_block.wavedata_cpu (\ramstyle_block.wavedata_cpu [7:0])
);
  IKASCC_player_control_s u_ctrl_ch1 (
    .clk(clk),
    .n74_10(n74_10),
    .n104_5(n104_5),
    .n544_4(n544_4),
    .o_RAM_Q_7_29(o_RAM_Q_7_29),
    .o_RAM_Q_7_30(o_RAM_Q_7_30),
    .o_RAM_Q_7_31(o_RAM_Q_7_31),
    .o_RAM_Q_7_32(o_RAM_Q_7_32),
    .o_RAM_Q_7_33(o_RAM_Q_7_33),
    .o_RAM_Q_7_34(o_RAM_Q_7_34),
    .o_RAM_Q_7_35(o_RAM_Q_7_35),
    .o_RAM_Q_7_36(o_RAM_Q_7_36),
    .tdir_d_3(tdir_d_3),
    .tdir_d_4(tdir_d_4),
    .n544_6(n544_6),
    .n271_4(n271_4),
    .n_twr_d(n_twr_d),
    .td_in(td_in[7:6]),
    .db_z(db_z[5:0]),
    .ta_d_0(ta_d_0),
    .ta_d_1(ta_d_1),
    .ta_d_2(ta_d_2),
    .ta_d_3(ta_d_3),
    .ta_d_5(ta_d_5),
    .ta_d_6(ta_d_6),
    .ta_d_7(ta_d_7),
    .test_0(test[0]),
    .test_1(test[1]),
    .test_5(test[5]),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .n527_2(n527_2),
    .n490_4(n490_4),
    .n490_5(n490_5),
    .n493_5(n493_5),
    .n502_5(n502_5),
    .freq_changed_4(freq_changed_4),
    .n518_5(n518_5),
    .n518_6(n518_6),
    .n490_6(n490_6),
    .n490_7(n490_7),
    .n518_8(n518_8),
    .n502_7(n502_7),
    .n25_7(n25_7),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch1_sound(ch1_sound[7:0]),
    .intcntr(intcntr[4:0])
);
  IKASCC_player_memory_s_0 u_mem_ch2 (
    .n14_6(n14_6),
    .n207_6(n207_6),
    .ch2_ram_addr_4_17(ch2_ram_addr_4_17),
    .ch2_ram_addr_4_19(ch2_ram_addr_4_19),
    .n_twr_d(n_twr_d),
    .ch2_ram_addr_4_14(ch2_ram_addr_4_14),
    .td_in(td_in[7:0]),
    .ch2_ram_addr(ch2_ram_addr[4:0]),
    .cyccntr(cyccntr[0]),
    .test(test[6]),
    .o_RAM_Q_7_29(o_RAM_Q_7_29_21),
    .o_RAM_Q_7_30(o_RAM_Q_7_30_22),
    .o_RAM_Q_7_31(o_RAM_Q_7_31_23),
    .o_RAM_Q_7_32(o_RAM_Q_7_32_24),
    .o_RAM_Q_7_33(o_RAM_Q_7_33_25),
    .o_RAM_Q_7_34(o_RAM_Q_7_34_26),
    .o_RAM_Q_7_35(o_RAM_Q_7_35_27),
    .o_RAM_Q_7_36(o_RAM_Q_7_36_28),
    .\ramstyle_block.wavedata_ram (\ramstyle_block.wavedata_ram_0 [7:0]),
    .\ramstyle_block.wavedata_cpu (\ramstyle_block.wavedata_cpu_0 [7:0])
);
  IKASCC_player_control_s_0 u_ctrl_ch2 (
    .clk(clk),
    .n74_10(n74_10),
    .n527_2(n527_2),
    .n104_5(n104_5),
    .n502_7(n502_7),
    .n518_5(n518_5),
    .o_RAM_Q_7_29(o_RAM_Q_7_29_21),
    .o_RAM_Q_7_30(o_RAM_Q_7_30_22),
    .n207_6(n207_6),
    .o_RAM_Q_7_31(o_RAM_Q_7_31_23),
    .o_RAM_Q_7_32(o_RAM_Q_7_32_24),
    .o_RAM_Q_7_33(o_RAM_Q_7_33_25),
    .o_RAM_Q_7_34(o_RAM_Q_7_34_26),
    .o_RAM_Q_7_35(o_RAM_Q_7_35_27),
    .o_RAM_Q_7_36(o_RAM_Q_7_36_28),
    .n_twr_d(n_twr_d),
    .n490_7(n490_7),
    .n490_4(n490_4),
    .n25_7(n25_7),
    .n544_4(n544_4),
    .n271_4(n271_4),
    .n490_6(n490_6),
    .n502_5(n502_5),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .test_0(test[0]),
    .test_1(test[1]),
    .test_5(test[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .freq_changed_4(freq_changed_4_29),
    .ch2_sound(ch2_sound[7:0]),
    .cyccntr(cyccntr[0]),
    .intcntr(intcntr_0[4:0])
);
  IKASCC_player_memory_s_1 u_mem_ch3 (
    .n14_6(n14_6),
    .n251_6(n251_6),
    .ch3_ram_addr_4_17(ch3_ram_addr_4_17),
    .ch3_ram_addr_4_19(ch3_ram_addr_4_19),
    .n163_5(n163_5),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .n_twr_d(n_twr_d),
    .td_in(td_in[7:0]),
    .ch3_ram_addr(ch3_ram_addr[4:0]),
    .test(test[6]),
    .o_RAM_Q_7_29(o_RAM_Q_7_29_30),
    .o_RAM_Q_7_30(o_RAM_Q_7_30_31),
    .o_RAM_Q_7_31(o_RAM_Q_7_31_32),
    .o_RAM_Q_7_32(o_RAM_Q_7_32_33),
    .o_RAM_Q_7_33(o_RAM_Q_7_33_34),
    .o_RAM_Q_7_34(o_RAM_Q_7_34_35),
    .o_RAM_Q_7_35(o_RAM_Q_7_35_36),
    .o_RAM_Q_7_36(o_RAM_Q_7_36_37),
    .\ramstyle_block.wavedata_ram (\ramstyle_block.wavedata_ram_1 [7:0]),
    .\ramstyle_block.wavedata_cpu (\ramstyle_block.wavedata_cpu_1 [7:0])
);
  IKASCC_player_control_s_1 u_ctrl_ch3 (
    .clk(clk),
    .n74_10(n74_10),
    .n527_2(n527_2),
    .n104_5(n104_5),
    .n490_5(n490_5),
    .o_RAM_Q_7_29(o_RAM_Q_7_29_30),
    .o_RAM_Q_7_30(o_RAM_Q_7_30_31),
    .o_RAM_Q_7_31(o_RAM_Q_7_31_32),
    .o_RAM_Q_7_32(o_RAM_Q_7_32_33),
    .o_RAM_Q_7_33(o_RAM_Q_7_33_34),
    .o_RAM_Q_7_34(o_RAM_Q_7_34_35),
    .o_RAM_Q_7_35(o_RAM_Q_7_35_36),
    .o_RAM_Q_7_36(o_RAM_Q_7_36_37),
    .tdir_d_3(tdir_d_3),
    .tdir_d_4(tdir_d_4),
    .n544_6(n544_6),
    .n518_8(n518_8),
    .freq_changed_4(freq_changed_4),
    .n_twr_d(n_twr_d),
    .n490_7(n490_7),
    .n502_7(n502_7),
    .n493_5(n493_5),
    .n25_7(n25_7),
    .n544_4(n544_4),
    .n271_4(n271_4),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .test_0(test[0]),
    .test_1(test[1]),
    .test_5(test[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .n496_4(n496_4),
    .n496_5(n496_5),
    .ch3_sound(ch3_sound[7:0]),
    .intcntr(intcntr_1[4:0])
);
  IKASCC_player_memory_s_2 u_mem_ch45 (
    .n14_6(n14_6),
    .n396_11(n396_11),
    .ch45_ram_addr_4_18(ch45_ram_addr_4_18),
    .ch45_ram_addr_4_20(ch45_ram_addr_4_20),
    .td_in(td_in[7:0]),
    .ch45_ram_addr(ch45_ram_addr[4:0]),
    .\ramstyle_block.wavedata_ram (\ramstyle_block.wavedata_ram_2 [7:0]),
    .\ramstyle_block.wavedata_cpu (\ramstyle_block.wavedata_cpu_2 [7:0]),
    .ch45_ram_q(ch45_ram_q[7:0])
);
  IKASCC_player_control_s_2 u_ctrl_ch4 (
    .clk(clk),
    .n74_10(n74_10),
    .n527_2(n527_2),
    .n104_5(n104_5),
    .n544_4(n544_4),
    .n490_5(n490_5),
    .n518_6(n518_6),
    .n496_4(n496_4),
    .freq_changed_4(freq_changed_4_29),
    .n271_4(n271_4),
    .n490_7(n490_7),
    .n518_5(n518_5),
    .n496_5(n496_5),
    .n_twr_d(n_twr_d),
    .n518_8(n518_8),
    .tdir_d_3(tdir_d_3),
    .tdir_d_4(tdir_d_4),
    .n544_6(n544_6),
    .n25_7(n25_7),
    .n502_5(n502_5),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch4_wavelatch(ch4_wavelatch[7:0]),
    .test_0(test[0]),
    .test_1(test[1]),
    .test_5(test[5]),
    .ta_d({ta_d_1,ta_d_0}),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .ch4_sound(ch4_sound[7:0]),
    .intcntr(intcntr_2[4:0])
);
  IKASCC_player_control_s_3 u_ctrl_ch5 (
    .clk(clk),
    .n74_10(n74_10),
    .n527_2(n527_2),
    .n104_5(n104_5),
    .n544_4(n544_4),
    .n_twr_d(n_twr_d),
    .n271_4(n271_4),
    .n490_7(n490_7),
    .n502_7(n502_7),
    .n502_5(n502_5),
    .n25_7(n25_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch5_wavelatch(ch5_wavelatch[7:0]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .test_0(test[0]),
    .test_1(test[1]),
    .test_5(test[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .ch5_sound(ch5_sound[7:0]),
    .intcntr(intcntr_3[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_s */
module IKASCC (
  clk,
  n74_10,
  n_tsltsl_d,
  n_twr_d,
  n_trd_d,
  n104_5,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  td_in,
  ff_reset,
  ff_4mhz,
  tdir_d,
  tdir_d_3,
  tdir_d_4,
  tdir_d_5,
  tdir_d_6,
  w_scc_out,
  w_scc_data
)
;
input clk;
input n74_10;
input n_tsltsl_d;
input n_twr_d;
input n_trd_d;
input n104_5;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [7:0] td_in;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output tdir_d;
output tdir_d_3;
output tdir_d_4;
output tdir_d_5;
output tdir_d_6;
output [10:0] w_scc_out;
output [7:0] w_scc_data;
wire n9_3;
wire n271_4;
wire [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
wire [5:0] db_z;
wire [5:0] bankreg2;
wire VCC;
wire GND;
  LUT2 n9_s0 (
    .F(n9_3),
    .I0(n_tsltsl_d),
    .I1(n_twr_d) 
);
defparam n9_s0.INIT=4'hE;
  LUT4 tdir_d_s (
    .F(tdir_d),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(tdir_d_5),
    .I3(tdir_d_6) 
);
defparam tdir_d_s.INIT=16'h8000;
  LUT4 tdir_d_s0 (
    .F(tdir_d_3),
    .I0(bankreg2[4]),
    .I1(bankreg2[5]),
    .I2(ta_d_11),
    .I3(ta_d_12) 
);
defparam tdir_d_s0.INIT=16'h8000;
  LUT4 tdir_d_s1 (
    .F(tdir_d_4),
    .I0(bankreg2[0]),
    .I1(bankreg2[1]),
    .I2(bankreg2[2]),
    .I3(bankreg2[3]) 
);
defparam tdir_d_s1.INIT=16'h8000;
  LUT4 tdir_d_s2 (
    .F(tdir_d_5),
    .I0(n_tsltsl_d),
    .I1(ta_d_13),
    .I2(ta_d_14),
    .I3(ta_d_15) 
);
defparam tdir_d_s2.INIT=16'h0100;
  LUT2 tdir_d_s3 (
    .F(tdir_d_6),
    .I0(n_trd_d),
    .I1(ta_d_7) 
);
defparam tdir_d_s3.INIT=4'h1;
  DFFE \IKASCC_SYNC_MODE.wr_syncchain_1_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .D(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .CLK(clk),
    .CE(n74_10) 
);
  DFFE \IKASCC_SYNC_MODE.wr_syncchain_0_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .D(n9_3),
    .CLK(clk),
    .CE(n74_10) 
);
  IKASCC_vrc_s \IKASCC_SYNC_MODE.u_vrc_s_main  (
    .clk(clk),
    .n74_10(n74_10),
    .n104_5(n104_5),
    .td_in(td_in[5:0]),
    .ta_d({ta_d_15,ta_d_14,ta_d_13,ta_d_12,ta_d_11}),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .n271_4(n271_4),
    .db_z(db_z[5:0]),
    .bankreg2(bankreg2[5:0])
);
  IKASCC_player_s \IKASCC_SYNC_MODE.u_player_main  (
    .clk(clk),
    .n104_5(n104_5),
    .n74_10(n74_10),
    .n271_4(n271_4),
    .tdir_d_3(tdir_d_3),
    .tdir_d_4(tdir_d_4),
    .n_twr_d(n_twr_d),
    .tdir_d_5(tdir_d_5),
    .n_tsltsl_d(n_tsltsl_d),
    .td_in(td_in[7:0]),
    .ta_d_0(ta_d_0),
    .ta_d_1(ta_d_1),
    .ta_d_2(ta_d_2),
    .ta_d_3(ta_d_3),
    .ta_d_4(ta_d_4),
    .ta_d_5(ta_d_5),
    .ta_d_6(ta_d_6),
    .ta_d_7(ta_d_7),
    .ta_d_13(ta_d_13),
    .ta_d_14(ta_d_14),
    .ta_d_15(ta_d_15),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .db_z(db_z[5:0]),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .w_scc_out(w_scc_out[10:0]),
    .w_scc_data(w_scc_data[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC */
module ip_ikascc_wrapper (
  clk,
  n74_10,
  n_tsltsl_d,
  n_twr_d,
  n_trd_d,
  n104_5,
  ff_reset,
  ff_4mhz,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  td_in,
  n_led_d_3_4,
  tdir_d,
  tdir_d_3,
  tdir_d_4,
  tdir_d_5,
  tdir_d_6,
  n_led_d,
  w_scc_out,
  w_scc_data
)
;
input clk;
input n74_10;
input n_tsltsl_d;
input n_twr_d;
input n_trd_d;
input n104_5;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [7:0] td_in;
output n_led_d_3_4;
output tdir_d;
output tdir_d_3;
output tdir_d_4;
output tdir_d_5;
output tdir_d_6;
output [4:4] n_led_d;
output [10:0] w_scc_out;
output [7:0] w_scc_data;
wire n118_6;
wire n139_6;
wire n138_6;
wire n136_6;
wire n135_6;
wire n134_6;
wire n133_6;
wire n132_6;
wire n131_6;
wire n130_6;
wire n128_6;
wire n127_6;
wire n126_6;
wire n124_6;
wire n123_6;
wire n121_6;
wire n120_6;
wire n119_6;
wire n118_8;
wire n137_7;
wire n135_7;
wire n133_7;
wire n129_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n123_7;
wire n122_7;
wire n140_11;
wire n140_12;
wire n118_10;
wire n132_8;
wire n130_8;
wire n126_8;
wire n122_8;
wire n140_13;
wire n140_14;
wire n140_15;
wire n140_16;
wire n140_17;
wire n120_9;
wire n118_12;
wire n122_10;
wire n125_9;
wire n130_10;
wire n137_9;
wire n140_19;
wire n132_10;
wire ff_led_count_20_10;
wire n140_22;
wire n129_9;
wire [21:0] ff_led_count;
wire VCC;
wire GND;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(ff_led_count[20]),
    .I1(n118_12),
    .I2(ff_led_count[21]),
    .I3(n118_8) 
);
defparam n118_s2.INIT=16'h7800;
  LUT2 n139_s2 (
    .F(n139_6),
    .I0(ff_led_count[0]),
    .I1(n118_8) 
);
defparam n139_s2.INIT=4'h4;
  LUT3 n138_s2 (
    .F(n138_6),
    .I0(ff_led_count[0]),
    .I1(ff_led_count[1]),
    .I2(n118_8) 
);
defparam n138_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_6),
    .I0(ff_led_count[2]),
    .I1(n137_7),
    .I2(ff_led_count[3]),
    .I3(n118_8) 
);
defparam n136_s2.INIT=16'h7800;
  LUT3 n135_s2 (
    .F(n135_6),
    .I0(ff_led_count[4]),
    .I1(n135_7),
    .I2(n118_8) 
);
defparam n135_s2.INIT=8'h60;
  LUT4 n134_s2 (
    .F(n134_6),
    .I0(ff_led_count[4]),
    .I1(n135_7),
    .I2(ff_led_count[5]),
    .I3(n118_8) 
);
defparam n134_s2.INIT=16'h7800;
  LUT4 n133_s2 (
    .F(n133_6),
    .I0(n135_7),
    .I1(n133_7),
    .I2(ff_led_count[6]),
    .I3(n118_8) 
);
defparam n133_s2.INIT=16'h7800;
  LUT3 n132_s2 (
    .F(n132_6),
    .I0(ff_led_count[7]),
    .I1(n132_10),
    .I2(n118_8) 
);
defparam n132_s2.INIT=8'h60;
  LUT4 n131_s2 (
    .F(n131_6),
    .I0(ff_led_count[7]),
    .I1(n132_10),
    .I2(ff_led_count[8]),
    .I3(n118_8) 
);
defparam n131_s2.INIT=16'h7800;
  LUT3 n130_s2 (
    .F(n130_6),
    .I0(ff_led_count[9]),
    .I1(n130_10),
    .I2(n118_8) 
);
defparam n130_s2.INIT=8'h60;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(ff_led_count[10]),
    .I1(n129_7),
    .I2(ff_led_count[11]),
    .I3(n118_8) 
);
defparam n128_s2.INIT=16'h7800;
  LUT3 n127_s2 (
    .F(n127_6),
    .I0(ff_led_count[12]),
    .I1(n127_7),
    .I2(n118_8) 
);
defparam n127_s2.INIT=8'h60;
  LUT3 n126_s2 (
    .F(n126_6),
    .I0(ff_led_count[13]),
    .I1(n126_7),
    .I2(n118_8) 
);
defparam n126_s2.INIT=8'h60;
  LUT4 n124_s2 (
    .F(n124_6),
    .I0(ff_led_count[14]),
    .I1(n125_7),
    .I2(ff_led_count[15]),
    .I3(n118_8) 
);
defparam n124_s2.INIT=16'h7800;
  LUT4 n123_s2 (
    .F(n123_6),
    .I0(n126_7),
    .I1(n123_7),
    .I2(ff_led_count[16]),
    .I3(n118_8) 
);
defparam n123_s2.INIT=16'h7800;
  LUT4 n121_s2 (
    .F(n121_6),
    .I0(ff_led_count[17]),
    .I1(n122_7),
    .I2(ff_led_count[18]),
    .I3(n118_8) 
);
defparam n121_s2.INIT=16'h7800;
  LUT4 n120_s2 (
    .F(n120_6),
    .I0(n126_7),
    .I1(n120_9),
    .I2(ff_led_count[19]),
    .I3(n118_8) 
);
defparam n120_s2.INIT=16'h7800;
  LUT3 n119_s2 (
    .F(n119_6),
    .I0(ff_led_count[20]),
    .I1(n118_12),
    .I2(n118_8) 
);
defparam n119_s2.INIT=8'h60;
  LUT4 n118_s4 (
    .F(n118_8),
    .I0(n140_11),
    .I1(n140_12),
    .I2(ff_reset[6]),
    .I3(n74_10) 
);
defparam n118_s4.INIT=16'h7770;
  LUT2 n137_s3 (
    .F(n137_7),
    .I0(ff_led_count[0]),
    .I1(ff_led_count[1]) 
);
defparam n137_s3.INIT=4'h8;
  LUT4 n135_s3 (
    .F(n135_7),
    .I0(ff_led_count[0]),
    .I1(ff_led_count[1]),
    .I2(ff_led_count[2]),
    .I3(ff_led_count[3]) 
);
defparam n135_s3.INIT=16'h8000;
  LUT2 n133_s3 (
    .F(n133_7),
    .I0(ff_led_count[4]),
    .I1(ff_led_count[5]) 
);
defparam n133_s3.INIT=4'h8;
  LUT2 n129_s3 (
    .F(n129_7),
    .I0(ff_led_count[9]),
    .I1(n130_10) 
);
defparam n129_s3.INIT=4'h8;
  LUT4 n127_s3 (
    .F(n127_7),
    .I0(ff_led_count[9]),
    .I1(ff_led_count[10]),
    .I2(ff_led_count[11]),
    .I3(n130_10) 
);
defparam n127_s3.INIT=16'h8000;
  LUT4 n126_s3 (
    .F(n126_7),
    .I0(n126_8),
    .I1(n135_7),
    .I2(n132_8),
    .I3(n130_8) 
);
defparam n126_s3.INIT=16'h8000;
  LUT2 n125_s3 (
    .F(n125_7),
    .I0(ff_led_count[13]),
    .I1(n126_7) 
);
defparam n125_s3.INIT=4'h8;
  LUT3 n123_s3 (
    .F(n123_7),
    .I0(ff_led_count[13]),
    .I1(ff_led_count[14]),
    .I2(ff_led_count[15]) 
);
defparam n123_s3.INIT=8'h80;
  LUT2 n122_s3 (
    .F(n122_7),
    .I0(n122_8),
    .I1(n126_7) 
);
defparam n122_s3.INIT=4'h8;
  LUT4 n140_s6 (
    .F(n140_11),
    .I0(n140_13),
    .I1(n140_14),
    .I2(n140_15),
    .I3(n140_16) 
);
defparam n140_s6.INIT=16'h8000;
  LUT3 n140_s7 (
    .F(n140_12),
    .I0(n74_10),
    .I1(n126_8),
    .I2(n140_17) 
);
defparam n140_s7.INIT=8'h80;
  LUT3 n118_s6 (
    .F(n118_10),
    .I0(ff_led_count[18]),
    .I1(ff_led_count[19]),
    .I2(n126_8) 
);
defparam n118_s6.INIT=8'h80;
  LUT3 n132_s4 (
    .F(n132_8),
    .I0(ff_led_count[4]),
    .I1(ff_led_count[5]),
    .I2(ff_led_count[6]) 
);
defparam n132_s4.INIT=8'h80;
  LUT2 n130_s4 (
    .F(n130_8),
    .I0(ff_led_count[7]),
    .I1(ff_led_count[8]) 
);
defparam n130_s4.INIT=4'h8;
  LUT4 n126_s4 (
    .F(n126_8),
    .I0(ff_led_count[9]),
    .I1(ff_led_count[10]),
    .I2(ff_led_count[11]),
    .I3(ff_led_count[12]) 
);
defparam n126_s4.INIT=16'h8000;
  LUT4 n122_s4 (
    .F(n122_8),
    .I0(ff_led_count[13]),
    .I1(ff_led_count[14]),
    .I2(ff_led_count[15]),
    .I3(ff_led_count[16]) 
);
defparam n122_s4.INIT=16'h8000;
  LUT4 n140_s8 (
    .F(n140_13),
    .I0(ff_led_count[5]),
    .I1(ff_led_count[6]),
    .I2(ff_led_count[4]),
    .I3(ff_led_count[7]) 
);
defparam n140_s8.INIT=16'h1000;
  LUT4 n140_s9 (
    .F(n140_14),
    .I0(ff_led_count[2]),
    .I1(ff_led_count[3]),
    .I2(ff_led_count[15]),
    .I3(ff_led_count[17]) 
);
defparam n140_s9.INIT=16'h4000;
  LUT2 n140_s10 (
    .F(n140_15),
    .I0(ff_led_count[0]),
    .I1(ff_led_count[1]) 
);
defparam n140_s10.INIT=4'h1;
  LUT4 n140_s11 (
    .F(n140_16),
    .I0(ff_led_count[8]),
    .I1(ff_led_count[13]),
    .I2(ff_led_count[14]),
    .I3(ff_led_count[16]) 
);
defparam n140_s11.INIT=16'h0001;
  LUT4 n140_s12 (
    .F(n140_17),
    .I0(ff_led_count[19]),
    .I1(ff_led_count[18]),
    .I2(ff_led_count[20]),
    .I3(ff_led_count[21]) 
);
defparam n140_s12.INIT=16'h4000;
  LUT3 n120_s4 (
    .F(n120_9),
    .I0(ff_led_count[18]),
    .I1(ff_led_count[17]),
    .I2(n122_8) 
);
defparam n120_s4.INIT=8'h80;
  LUT4 n118_s7 (
    .F(n118_12),
    .I0(n130_10),
    .I1(ff_led_count[17]),
    .I2(n122_8),
    .I3(n118_10) 
);
defparam n118_s7.INIT=16'h8000;
  LUT4 n122_s5 (
    .F(n122_10),
    .I0(ff_led_count[17]),
    .I1(n122_8),
    .I2(n126_7),
    .I3(n118_8) 
);
defparam n122_s5.INIT=16'h6A00;
  LUT4 n125_s4 (
    .F(n125_9),
    .I0(ff_led_count[14]),
    .I1(ff_led_count[13]),
    .I2(n126_7),
    .I3(n118_8) 
);
defparam n125_s4.INIT=16'h6A00;
  LUT4 n130_s5 (
    .F(n130_10),
    .I0(n135_7),
    .I1(n132_8),
    .I2(ff_led_count[7]),
    .I3(ff_led_count[8]) 
);
defparam n130_s5.INIT=16'h8000;
  LUT4 n137_s4 (
    .F(n137_9),
    .I0(ff_led_count[2]),
    .I1(ff_led_count[0]),
    .I2(ff_led_count[1]),
    .I3(n118_8) 
);
defparam n137_s4.INIT=16'h6A00;
  LUT4 n140_s13 (
    .F(n140_19),
    .I0(n140_11),
    .I1(n74_10),
    .I2(n126_8),
    .I3(n140_17) 
);
defparam n140_s13.INIT=16'h8000;
  LUT4 n132_s5 (
    .F(n132_10),
    .I0(n135_7),
    .I1(ff_led_count[4]),
    .I2(ff_led_count[5]),
    .I3(ff_led_count[6]) 
);
defparam n132_s5.INIT=16'h8000;
  LUT4 ff_led_count_20_s4 (
    .F(ff_led_count_20_10),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(ff_reset[6]) 
);
defparam ff_led_count_20_s4.INIT=16'h01FF;
  LUT3 n140_s15 (
    .F(n140_22),
    .I0(n_led_d[4]),
    .I1(n140_19),
    .I2(ff_reset[6]) 
);
defparam n140_s15.INIT=8'h67;
  LUT4 n129_s4 (
    .F(n129_9),
    .I0(ff_led_count[10]),
    .I1(ff_led_count[9]),
    .I2(n130_10),
    .I3(n118_8) 
);
defparam n129_s4.INIT=16'h6A00;
  DFFE ff_led_count_20_s1 (
    .Q(ff_led_count[20]),
    .D(n119_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_20_s1.INIT=1'b0;
  DFFE ff_led_count_19_s1 (
    .Q(ff_led_count[19]),
    .D(n120_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_19_s1.INIT=1'b0;
  DFFE ff_led_count_18_s1 (
    .Q(ff_led_count[18]),
    .D(n121_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_18_s1.INIT=1'b0;
  DFFE ff_led_count_17_s1 (
    .Q(ff_led_count[17]),
    .D(n122_10),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_17_s1.INIT=1'b0;
  DFFE ff_led_count_16_s1 (
    .Q(ff_led_count[16]),
    .D(n123_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_16_s1.INIT=1'b0;
  DFFE ff_led_count_15_s1 (
    .Q(ff_led_count[15]),
    .D(n124_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_15_s1.INIT=1'b0;
  DFFE ff_led_count_14_s1 (
    .Q(ff_led_count[14]),
    .D(n125_9),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_14_s1.INIT=1'b0;
  DFFE ff_led_count_13_s1 (
    .Q(ff_led_count[13]),
    .D(n126_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_13_s1.INIT=1'b0;
  DFFE ff_led_count_12_s1 (
    .Q(ff_led_count[12]),
    .D(n127_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_12_s1.INIT=1'b0;
  DFFE ff_led_count_11_s1 (
    .Q(ff_led_count[11]),
    .D(n128_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_11_s1.INIT=1'b0;
  DFFE ff_led_count_10_s1 (
    .Q(ff_led_count[10]),
    .D(n129_9),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_10_s1.INIT=1'b0;
  DFFE ff_led_count_9_s1 (
    .Q(ff_led_count[9]),
    .D(n130_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_9_s1.INIT=1'b0;
  DFFE ff_led_count_8_s1 (
    .Q(ff_led_count[8]),
    .D(n131_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_8_s1.INIT=1'b0;
  DFFE ff_led_count_7_s1 (
    .Q(ff_led_count[7]),
    .D(n132_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_7_s1.INIT=1'b0;
  DFFE ff_led_count_6_s1 (
    .Q(ff_led_count[6]),
    .D(n133_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_6_s1.INIT=1'b0;
  DFFE ff_led_count_5_s1 (
    .Q(ff_led_count[5]),
    .D(n134_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_5_s1.INIT=1'b0;
  DFFE ff_led_count_4_s1 (
    .Q(ff_led_count[4]),
    .D(n135_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_4_s1.INIT=1'b0;
  DFFE ff_led_count_3_s1 (
    .Q(ff_led_count[3]),
    .D(n136_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_3_s1.INIT=1'b0;
  DFFE ff_led_count_2_s1 (
    .Q(ff_led_count[2]),
    .D(n137_9),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_2_s1.INIT=1'b0;
  DFFE ff_led_count_1_s1 (
    .Q(ff_led_count[1]),
    .D(n138_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_1_s1.INIT=1'b0;
  DFFE ff_led_count_0_s1 (
    .Q(ff_led_count[0]),
    .D(n139_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_0_s1.INIT=1'b0;
  DFFE ff_led_count_21_s1 (
    .Q(ff_led_count[21]),
    .D(n118_6),
    .CLK(clk),
    .CE(ff_led_count_20_10) 
);
defparam ff_led_count_21_s1.INIT=1'b0;
  DFF ff_led_s2 (
    .Q(n_led_d[4]),
    .D(n140_22),
    .CLK(clk) 
);
defparam ff_led_s2.INIT=1'b0;
  INV n_led_d_3_s0 (
    .O(n_led_d_3_4),
    .I(n_led_d[4]) 
);
  IKASCC u_ikascc (
    .clk(clk),
    .n74_10(n74_10),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .n_trd_d(n_trd_d),
    .n104_5(n104_5),
    .ta_d_0(ta_d_0),
    .ta_d_1(ta_d_1),
    .ta_d_2(ta_d_2),
    .ta_d_3(ta_d_3),
    .ta_d_4(ta_d_4),
    .ta_d_5(ta_d_5),
    .ta_d_6(ta_d_6),
    .ta_d_7(ta_d_7),
    .ta_d_11(ta_d_11),
    .ta_d_12(ta_d_12),
    .ta_d_13(ta_d_13),
    .ta_d_14(ta_d_14),
    .ta_d_15(ta_d_15),
    .td_in(td_in[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .tdir_d(tdir_d),
    .tdir_d_3(tdir_d_3),
    .tdir_d_4(tdir_d_4),
    .tdir_d_5(tdir_d_5),
    .tdir_d_6(tdir_d_6),
    .w_scc_out(w_scc_out[10:0]),
    .w_scc_data(w_scc_data[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ikascc_wrapper */
module ip_pwm (
  clk,
  n104_5,
  ff_sound,
  tsnd_d
)
;
input clk;
input n104_5;
input [10:0] ff_sound;
output tsnd_d;
wire w_integ_5_3;
wire w_integ_6_3;
wire w_integ_7_3;
wire w_integ_8_3;
wire w_integ_9_3;
wire w_integ_10_3;
wire w_integ_11_3;
wire w_integ_12_3;
wire w_integ_13_3;
wire w_integ_14_3;
wire w_integ_16_9;
wire [15:5] ff_integ;
wire [15:5] w_integ;
wire VCC;
wire GND;
  DFFR ff_integ_15_s0 (
    .Q(ff_integ[15]),
    .D(w_integ[15]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_14_s0 (
    .Q(ff_integ[14]),
    .D(w_integ[14]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_13_s0 (
    .Q(ff_integ[13]),
    .D(w_integ[13]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_12_s0 (
    .Q(ff_integ[12]),
    .D(w_integ[12]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_11_s0 (
    .Q(ff_integ[11]),
    .D(w_integ[11]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_10_s0 (
    .Q(ff_integ[10]),
    .D(w_integ[10]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_9_s0 (
    .Q(ff_integ[9]),
    .D(w_integ[9]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_8_s0 (
    .Q(ff_integ[8]),
    .D(w_integ[8]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_7_s0 (
    .Q(ff_integ[7]),
    .D(w_integ[7]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_6_s0 (
    .Q(ff_integ[6]),
    .D(w_integ[6]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_5_s0 (
    .Q(ff_integ[5]),
    .D(w_integ[5]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_integ_16_s0 (
    .Q(tsnd_d),
    .D(w_integ_16_9),
    .CLK(clk),
    .RESET(n104_5) 
);
  ALU w_integ_5_s (
    .SUM(w_integ[5]),
    .COUT(w_integ_5_3),
    .I0(ff_integ[5]),
    .I1(ff_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_integ_5_s.ALU_MODE=0;
  ALU w_integ_6_s (
    .SUM(w_integ[6]),
    .COUT(w_integ_6_3),
    .I0(ff_integ[6]),
    .I1(ff_sound[1]),
    .I3(GND),
    .CIN(w_integ_5_3) 
);
defparam w_integ_6_s.ALU_MODE=0;
  ALU w_integ_7_s (
    .SUM(w_integ[7]),
    .COUT(w_integ_7_3),
    .I0(ff_integ[7]),
    .I1(ff_sound[2]),
    .I3(GND),
    .CIN(w_integ_6_3) 
);
defparam w_integ_7_s.ALU_MODE=0;
  ALU w_integ_8_s (
    .SUM(w_integ[8]),
    .COUT(w_integ_8_3),
    .I0(ff_integ[8]),
    .I1(ff_sound[3]),
    .I3(GND),
    .CIN(w_integ_7_3) 
);
defparam w_integ_8_s.ALU_MODE=0;
  ALU w_integ_9_s (
    .SUM(w_integ[9]),
    .COUT(w_integ_9_3),
    .I0(ff_integ[9]),
    .I1(ff_sound[4]),
    .I3(GND),
    .CIN(w_integ_8_3) 
);
defparam w_integ_9_s.ALU_MODE=0;
  ALU w_integ_10_s (
    .SUM(w_integ[10]),
    .COUT(w_integ_10_3),
    .I0(ff_integ[10]),
    .I1(ff_sound[5]),
    .I3(GND),
    .CIN(w_integ_9_3) 
);
defparam w_integ_10_s.ALU_MODE=0;
  ALU w_integ_11_s (
    .SUM(w_integ[11]),
    .COUT(w_integ_11_3),
    .I0(ff_integ[11]),
    .I1(ff_sound[6]),
    .I3(GND),
    .CIN(w_integ_10_3) 
);
defparam w_integ_11_s.ALU_MODE=0;
  ALU w_integ_12_s (
    .SUM(w_integ[12]),
    .COUT(w_integ_12_3),
    .I0(ff_integ[12]),
    .I1(ff_sound[7]),
    .I3(GND),
    .CIN(w_integ_11_3) 
);
defparam w_integ_12_s.ALU_MODE=0;
  ALU w_integ_13_s (
    .SUM(w_integ[13]),
    .COUT(w_integ_13_3),
    .I0(ff_integ[13]),
    .I1(ff_sound[8]),
    .I3(GND),
    .CIN(w_integ_12_3) 
);
defparam w_integ_13_s.ALU_MODE=0;
  ALU w_integ_14_s (
    .SUM(w_integ[14]),
    .COUT(w_integ_14_3),
    .I0(ff_integ[14]),
    .I1(ff_sound[9]),
    .I3(GND),
    .CIN(w_integ_13_3) 
);
defparam w_integ_14_s.ALU_MODE=0;
  ALU w_integ_15_s1 (
    .SUM(w_integ[15]),
    .COUT(w_integ_16_9),
    .I0(ff_integ[15]),
    .I1(ff_sound[10]),
    .I3(GND),
    .CIN(w_integ_14_3) 
);
defparam w_integ_15_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_pwm */
module tangcart_msx (
  n_treset,
  tclock,
  n_tsltsl,
  n_tmerq,
  n_tiorq,
  n_twr,
  n_trd,
  ta,
  tdir,
  td,
  tsnd,
  n_led,
  button,
  dip_sw,
  twait
)
;
input n_treset;
input tclock;
input n_tsltsl;
input n_tmerq;
input n_tiorq;
input n_twr;
input n_trd;
input [15:0] ta;
output tdir;
inout [7:0] td;
output tsnd;
output [5:0] n_led;
input [1:0] button;
input [6:0] dip_sw;
output twait;
wire n_treset_d;
wire tclock_d;
wire n_tsltsl_d;
wire n_twr_d;
wire n_trd_d;
wire n26_4;
wire n155_4;
wire n63_4;
wire n62_4;
wire n26_5;
wire td_0_9;
wire n41_10;
wire n45_10;
wire n42_7;
wire n43_7;
wire n44_8;
wire n74_10;
wire twait_d;
wire n104_5;
wire n64_6;
wire clk;
wire n_led_d_3_4;
wire tdir_d;
wire tdir_d_3;
wire tdir_d_4;
wire tdir_d_5;
wire tdir_d_6;
wire tsnd_d;
wire [15:0] ta_d;
wire [7:0] td_in;
wire [6:0] ff_reset;
wire [2:0] ff_4mhz;
wire [10:0] ff_sound;
wire [3:0] ff_wait;
wire [4:4] n_led_d;
wire [10:0] w_scc_out;
wire [7:0] w_scc_data;
wire VCC;
wire GND;
  IBUF n_treset_ibuf (
    .O(n_treset_d),
    .I(n_treset) 
);
  IBUF tclock_ibuf (
    .O(tclock_d),
    .I(tclock) 
);
  IBUF n_tsltsl_ibuf (
    .O(n_tsltsl_d),
    .I(n_tsltsl) 
);
  IBUF n_twr_ibuf (
    .O(n_twr_d),
    .I(n_twr) 
);
  IBUF n_trd_ibuf (
    .O(n_trd_d),
    .I(n_trd) 
);
  IBUF ta_0_ibuf (
    .O(ta_d[0]),
    .I(ta[0]) 
);
  IBUF ta_1_ibuf (
    .O(ta_d[1]),
    .I(ta[1]) 
);
  IBUF ta_2_ibuf (
    .O(ta_d[2]),
    .I(ta[2]) 
);
  IBUF ta_3_ibuf (
    .O(ta_d[3]),
    .I(ta[3]) 
);
  IBUF ta_4_ibuf (
    .O(ta_d[4]),
    .I(ta[4]) 
);
  IBUF ta_5_ibuf (
    .O(ta_d[5]),
    .I(ta[5]) 
);
  IBUF ta_6_ibuf (
    .O(ta_d[6]),
    .I(ta[6]) 
);
  IBUF ta_7_ibuf (
    .O(ta_d[7]),
    .I(ta[7]) 
);
  IBUF ta_11_ibuf (
    .O(ta_d[11]),
    .I(ta[11]) 
);
  IBUF ta_12_ibuf (
    .O(ta_d[12]),
    .I(ta[12]) 
);
  IBUF ta_13_ibuf (
    .O(ta_d[13]),
    .I(ta[13]) 
);
  IBUF ta_14_ibuf (
    .O(ta_d[14]),
    .I(ta[14]) 
);
  IBUF ta_15_ibuf (
    .O(ta_d[15]),
    .I(ta[15]) 
);
  IOBUF td_0_iobuf (
    .O(td_in[0]),
    .IO(td[0]),
    .I(w_scc_data[0]),
    .OEN(td_0_9) 
);
  IOBUF td_1_iobuf (
    .O(td_in[1]),
    .IO(td[1]),
    .I(w_scc_data[1]),
    .OEN(td_0_9) 
);
  IOBUF td_2_iobuf (
    .O(td_in[2]),
    .IO(td[2]),
    .I(w_scc_data[2]),
    .OEN(td_0_9) 
);
  IOBUF td_3_iobuf (
    .O(td_in[3]),
    .IO(td[3]),
    .I(w_scc_data[3]),
    .OEN(td_0_9) 
);
  IOBUF td_4_iobuf (
    .O(td_in[4]),
    .IO(td[4]),
    .I(w_scc_data[4]),
    .OEN(td_0_9) 
);
  IOBUF td_5_iobuf (
    .O(td_in[5]),
    .IO(td[5]),
    .I(w_scc_data[5]),
    .OEN(td_0_9) 
);
  IOBUF td_6_iobuf (
    .O(td_in[6]),
    .IO(td[6]),
    .I(w_scc_data[6]),
    .OEN(td_0_9) 
);
  IOBUF td_7_iobuf (
    .O(td_in[7]),
    .IO(td[7]),
    .I(w_scc_data[7]),
    .OEN(td_0_9) 
);
  OBUF tdir_obuf (
    .O(tdir),
    .I(tdir_d) 
);
  OBUF tsnd_obuf (
    .O(tsnd),
    .I(tsnd_d) 
);
  OBUF n_led_0_obuf (
    .O(n_led[0]),
    .I(n_led_d[4]) 
);
  OBUF n_led_1_obuf (
    .O(n_led[1]),
    .I(n_led_d_3_4) 
);
  OBUF n_led_2_obuf (
    .O(n_led[2]),
    .I(n_led_d[4]) 
);
  OBUF n_led_3_obuf (
    .O(n_led[3]),
    .I(n_led_d_3_4) 
);
  OBUF n_led_4_obuf (
    .O(n_led[4]),
    .I(n_led_d[4]) 
);
  OBUF n_led_5_obuf (
    .O(n_led[5]),
    .I(GND) 
);
  OBUF twait_obuf (
    .O(twait),
    .I(twait_d) 
);
  LUT2 n26_s0 (
    .F(n26_4),
    .I0(ff_reset[1]),
    .I1(n26_5) 
);
defparam n26_s0.INIT=4'hB;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(ff_4mhz[1]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[2]),
    .I3(ff_reset[6]) 
);
defparam n155_s1.INIT=16'h40FF;
  LUT2 n63_s0 (
    .F(n63_4),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]) 
);
defparam n63_s0.INIT=4'h6;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n26_s1 (
    .F(n26_5),
    .I0(ff_reset[2]),
    .I1(ff_reset[3]),
    .I2(ff_reset[4]),
    .I3(ff_reset[5]) 
);
defparam n26_s1.INIT=16'h0001;
  LUT4 td_0_s4 (
    .F(td_0_9),
    .I0(tdir_d_3),
    .I1(tdir_d_4),
    .I2(tdir_d_5),
    .I3(tdir_d_6) 
);
defparam td_0_s4.INIT=16'h7FFF;
  LUT4 n41_s2 (
    .F(n41_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n41_s2.INIT=16'hEAAA;
  LUT4 n45_s2 (
    .F(n45_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n45_s2.INIT=16'h7FFF;
  LUT4 n42_s2 (
    .F(n42_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n42_s2.INIT=16'hBFC0;
  LUT4 n43_s2 (
    .F(n43_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n43_s2.INIT=16'hBC3C;
  LUT4 n44_s3 (
    .F(n44_8),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n44_s3.INIT=16'hB333;
  LUT3 n74_s1 (
    .F(n74_10),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]) 
);
defparam n74_s1.INIT=8'h01;
  DFF ff_reset_5_s0 (
    .Q(ff_reset[5]),
    .D(ff_reset[4]),
    .CLK(clk) 
);
defparam ff_reset_5_s0.INIT=1'b0;
  DFF ff_reset_4_s0 (
    .Q(ff_reset[4]),
    .D(ff_reset[3]),
    .CLK(clk) 
);
defparam ff_reset_4_s0.INIT=1'b0;
  DFF ff_reset_3_s0 (
    .Q(ff_reset[3]),
    .D(ff_reset[2]),
    .CLK(clk) 
);
defparam ff_reset_3_s0.INIT=1'b0;
  DFF ff_reset_2_s0 (
    .Q(ff_reset[2]),
    .D(ff_reset[1]),
    .CLK(clk) 
);
defparam ff_reset_2_s0.INIT=1'b0;
  DFF ff_reset_1_s0 (
    .Q(ff_reset[1]),
    .D(ff_reset[0]),
    .CLK(clk) 
);
defparam ff_reset_1_s0.INIT=1'b0;
  DFF ff_reset_0_s0 (
    .Q(ff_reset[0]),
    .D(n_treset_d),
    .CLK(clk) 
);
defparam ff_reset_0_s0.INIT=1'b0;
  DFFR ff_4mhz_2_s0 (
    .Q(ff_4mhz[2]),
    .D(n62_4),
    .CLK(clk),
    .RESET(n155_4) 
);
  DFFR ff_4mhz_1_s0 (
    .Q(ff_4mhz[1]),
    .D(n63_4),
    .CLK(clk),
    .RESET(n155_4) 
);
  DFFR ff_4mhz_0_s0 (
    .Q(ff_4mhz[0]),
    .D(n64_6),
    .CLK(clk),
    .RESET(n155_4) 
);
  DFFR ff_sound_10_s0 (
    .Q(ff_sound[10]),
    .D(w_scc_out[10]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_9_s0 (
    .Q(ff_sound[9]),
    .D(w_scc_out[9]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_8_s0 (
    .Q(ff_sound[8]),
    .D(w_scc_out[8]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_7_s0 (
    .Q(ff_sound[7]),
    .D(w_scc_out[7]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_6_s0 (
    .Q(ff_sound[6]),
    .D(w_scc_out[6]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_5_s0 (
    .Q(ff_sound[5]),
    .D(w_scc_out[5]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_4_s0 (
    .Q(ff_sound[4]),
    .D(w_scc_out[4]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_3_s0 (
    .Q(ff_sound[3]),
    .D(w_scc_out[3]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_2_s0 (
    .Q(ff_sound[2]),
    .D(w_scc_out[2]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_1_s0 (
    .Q(ff_sound[1]),
    .D(w_scc_out[1]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFFR ff_sound_0_s0 (
    .Q(ff_sound[0]),
    .D(w_scc_out[0]),
    .CLK(clk),
    .RESET(n104_5) 
);
  DFF ff_reset_6_s0 (
    .Q(ff_reset[6]),
    .D(n26_4),
    .CLK(clk) 
);
defparam ff_reset_6_s0.INIT=1'b0;
  DFFS ff_wait_4_s1 (
    .Q(twait_d),
    .D(n45_10),
    .CLK(clk),
    .SET(GND) 
);
defparam ff_wait_4_s1.INIT=1'b1;
  DFF ff_wait_3_s2 (
    .Q(ff_wait[3]),
    .D(n41_10),
    .CLK(clk) 
);
defparam ff_wait_3_s2.INIT=1'b0;
  DFF ff_wait_2_s2 (
    .Q(ff_wait[2]),
    .D(n42_7),
    .CLK(clk) 
);
defparam ff_wait_2_s2.INIT=1'b0;
  DFF ff_wait_1_s2 (
    .Q(ff_wait[1]),
    .D(n43_7),
    .CLK(clk) 
);
defparam ff_wait_1_s2.INIT=1'b0;
  DFF ff_wait_0_s2 (
    .Q(ff_wait[0]),
    .D(n44_8),
    .CLK(clk) 
);
defparam ff_wait_0_s2.INIT=1'b0;
  INV n104_s2 (
    .O(n104_5),
    .I(ff_reset[6]) 
);
  INV n64_s2 (
    .O(n64_6),
    .I(ff_4mhz[0]) 
);
  Gowin_PLL u_pll (
    .tclock_d(tclock_d),
    .clk(clk)
);
  ip_ikascc_wrapper i68 (
    .clk(clk),
    .n74_10(n74_10),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .n_trd_d(n_trd_d),
    .n104_5(n104_5),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ta_d_0(ta_d[0]),
    .ta_d_1(ta_d[1]),
    .ta_d_2(ta_d[2]),
    .ta_d_3(ta_d[3]),
    .ta_d_4(ta_d[4]),
    .ta_d_5(ta_d[5]),
    .ta_d_6(ta_d[6]),
    .ta_d_7(ta_d[7]),
    .ta_d_11(ta_d[11]),
    .ta_d_12(ta_d[12]),
    .ta_d_13(ta_d[13]),
    .ta_d_14(ta_d[14]),
    .ta_d_15(ta_d[15]),
    .td_in(td_in[7:0]),
    .n_led_d_3_4(n_led_d_3_4),
    .tdir_d(tdir_d),
    .tdir_d_3(tdir_d_3),
    .tdir_d_4(tdir_d_4),
    .tdir_d_5(tdir_d_5),
    .tdir_d_6(tdir_d_6),
    .n_led_d(n_led_d[4]),
    .w_scc_out(w_scc_out[10:0]),
    .w_scc_data(w_scc_data[7:0])
);
  ip_pwm u_pwm (
    .clk(clk),
    .n104_5(n104_5),
    .ff_sound(ff_sound[10:0]),
    .tsnd_d(tsnd_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangcart_msx */
