INFO: [VRFC 10-163] Analyzing VHDL file "C:/REPOS/EGH400_1/EGH400_1_Thesis/src/sim/fpga_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_top_tb'
